
---------- Begin Simulation Statistics ----------
final_tick                                 1085573200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150195                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402764                       # Number of bytes of host memory used
host_op_rate                                   261567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.51                       # Real time elapsed on the host
host_tick_rate                               80334886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2029587                       # Number of instructions simulated
sim_ops                                       3534578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001086                       # Number of seconds simulated
sim_ticks                                  1085573200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434704                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24698                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            460774                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236756                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197948                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10761                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12579                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2342365                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1904638                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24813                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341268                       # Number of branches committed
system.cpu.commit.bw_lim_events                586802                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             741                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          896902                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2029587                       # Number of instructions committed
system.cpu.commit.committedOps                3534578                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2319792                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.523662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1167203     50.31%     50.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       171120      7.38%     57.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       167751      7.23%     64.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       226916      9.78%     74.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       586802     25.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2319792                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73593                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9089                       # Number of function calls committed.
system.cpu.commit.int_insts                   3478569                       # Number of committed integer instructions.
system.cpu.commit.loads                        486700                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21532      0.61%      0.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2777275     78.57%     79.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38597      1.09%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2867      0.08%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6236      0.18%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11238      0.32%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12154      0.34%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6531      0.18%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1175      0.03%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          467488     13.23%     94.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         156925      4.44%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19212      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12105      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3534578                       # Class of committed instruction
system.cpu.commit.refs                         655730                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2029587                       # Number of Instructions Simulated
system.cpu.committedOps                       3534578                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.337185                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.337185                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8373                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        36286                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        52215                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5105                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1035560                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4651179                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   286833                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1130057                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24871                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86713                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570960                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1971                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190012                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      486107                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    238305                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2213577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4507                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2806095                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           771                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49742                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179115                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             324648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247517                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.033958                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2564034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.921412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931470                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1229809     47.96%     47.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73267      2.86%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58208      2.27%     53.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74117      2.89%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1128633     44.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2564034                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119441                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65647                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    214064400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    214064000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    214064000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    214064000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    214064000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    214064000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       595600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       595600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       595600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       595600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4496000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4437200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4503200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77649600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77640400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77655600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77672400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1632384000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29824                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   371935                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.500777                       # Inst execution rate
system.cpu.iew.exec_refs                       762858                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190001                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  698803                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604023                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                924                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               575                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               201246                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4431410                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572857                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35432                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4073011                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3303                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24871                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15481                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           665                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38794                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          291                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117321                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32215                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21328                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8496                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5704443                       # num instructions consuming a value
system.cpu.iew.wb_count                       4050548                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567347                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3236401                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.492501                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4057319                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6310344                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3500129                       # number of integer regfile writes
system.cpu.ipc                               0.747839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.747839                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27483      0.67%      0.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3210962     78.16%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   56      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42698      1.04%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4712      0.11%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1244      0.03%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6813      0.17%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14847      0.36%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13761      0.33%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7059      0.17%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2264      0.06%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               558423     13.59%     94.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179600      4.37%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25180      0.61%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13344      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4108446                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90271                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181797                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86331                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131705                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3990692                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10617487                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3964217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5196593                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4430331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4108446                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1079                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          896821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18361                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            338                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1337506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2564034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.602337                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1181735     46.09%     46.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              167958      6.55%     52.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291012     11.35%     63.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              334852     13.06%     77.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              588477     22.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2564034                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.513834                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      238437                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           373                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11521                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4236                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604023                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              201246                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1540876                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2713934                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840059                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4841549                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               38                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42701                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   336413                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17081                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4210                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11968391                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4574344                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6246411                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1158761                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  87316                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24871                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183773                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1404839                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154885                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7268080                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20157                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                883                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    199581                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            935                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6164470                       # The number of ROB reads
system.cpu.rob.rob_writes                     9108096                       # The number of ROB writes
system.cpu.timesIdled                            1493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38402                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              414                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          682                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            682                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              130                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1334                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8059                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1377                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12135                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       950144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       950144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  950144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13512                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11326598                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29343902                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17714                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4140                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23892                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                945                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2127                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2127                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17714                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7667                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50575                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1280320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1449280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10419                       # Total snoops (count)
system.l2bus.snoopTraffic                       85504                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30259                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014078                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117816                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29833     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      426      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30259                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20639599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19086121                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3170799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       235003                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235003                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       235003                       # number of overall hits
system.cpu.icache.overall_hits::total          235003                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3301                       # number of overall misses
system.cpu.icache.overall_misses::total          3301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164116800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164116800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164116800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164116800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       238304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       238304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013852                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013852                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013852                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49717.297789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49717.297789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49717.297789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49717.297789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          659                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          659                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          659                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          659                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2642                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132367600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132367600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132367600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132367600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50101.286904                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50101.286904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50101.286904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50101.286904                       # average overall mshr miss latency
system.cpu.icache.replacements                   2385                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       235003                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235003                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164116800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164116800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       238304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49717.297789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49717.297789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          659                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          659                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132367600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132367600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50101.286904                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50101.286904                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.447256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              209780                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.921207                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.447256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            479250                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           479250                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       664782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           664782                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       664782                       # number of overall hits
system.cpu.dcache.overall_hits::total          664782                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35380                       # number of overall misses
system.cpu.dcache.overall_misses::total         35380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1716251998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1716251998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1716251998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1716251998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       700162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       700162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       700162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       700162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48509.101131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48509.101131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48509.101131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48509.101131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30529                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.209011                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1836                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2806                       # number of writebacks
system.cpu.dcache.writebacks::total              2806                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17200                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580847998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580847998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580847998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253487562                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834335560                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45811.814654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45811.814654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45811.814654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56068.914399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48507.881395                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1609159600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1609159600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       531126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       531126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48459.904836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48459.904836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476966400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476966400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45205.800398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45205.800398                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107092398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107092398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49260.532659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49260.532659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103881598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103881598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48816.540414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48816.540414                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4521                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4521                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253487562                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253487562                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56068.914399                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56068.914399                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.111555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638692                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16175                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.486368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   740.514547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.597008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          275                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.268555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1417523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1417523                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             833                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5013                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1006                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6852                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            833                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5013                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1006                       # number of overall hits
system.l2cache.overall_hits::total               6852                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1807                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7665                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3515                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12987                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1807                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7665                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3515                       # number of overall misses
system.l2cache.overall_misses::total            12987                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122172000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523232800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242496370                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    887901170                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122172000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523232800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242496370                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    887901170                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2640                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12678                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4521                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19839                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2640                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12678                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4521                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19839                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.684470                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604591                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777483                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654620                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.684470                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604591                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777483                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654620                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67610.403985                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68262.596217                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68989.009957                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68368.458458                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67610.403985                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68262.596217                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68989.009957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68368.458458                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1334                       # number of writebacks
system.l2cache.writebacks::total                 1334                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           26                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             36                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           26                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            36                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1807                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7655                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3489                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12951                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1807                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7655                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3489                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          561                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13512                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107716000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461682400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213747996                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    783146396                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107716000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461682400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213747996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33150655                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    816297051                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.684470                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603802                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.771732                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652805                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.684470                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603802                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.771732                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681083                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59610.403985                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60311.221424                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61263.398108                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60469.955679                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59610.403985                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60311.221424                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61263.398108                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59092.076649                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60412.748002                       # average overall mshr miss latency
system.l2cache.replacements                      9472                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          561                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          561                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33150655                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33150655                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59092.076649                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59092.076649                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1379                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1379                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94972800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94972800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2127                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2127                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648331                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648331                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68870.775925                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68870.775925                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1377                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1377                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83934400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83934400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.647391                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.647391                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60954.538853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60954.538853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          833                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4265                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1006                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6104                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1807                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6286                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3515                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11608                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122172000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428260000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242496370                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    792928370                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2640                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10551                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4521                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.684470                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595773                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777483                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.655375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67610.403985                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68129.175947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68989.009957                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68308.784459                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           34                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1807                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6278                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3489                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11574                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107716000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377748000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213747996                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    699211996                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.684470                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595015                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.771732                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.653455                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59610.403985                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60170.117872                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61263.398108                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60412.303093                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3701.229208                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26133                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9472                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.758974                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.965404                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   278.585892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2365.692345                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   901.395429                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.590138                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003410                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068014                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220067                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034568                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903620                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1240                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2856                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0          106                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          969                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1729                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.302734                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320696                       # Number of tag accesses
system.l2cache.tags.data_accesses              320696                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1085573200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       223296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              864768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1807                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7655                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3489                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          561                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13512                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106531738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          451300751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    205694098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33073772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              796600358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106531738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106531738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78646009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78646009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78646009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106531738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         451300751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    205694098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33073772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             875246368                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10086353200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74308                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414028                       # Number of bytes of host memory used
host_op_rate                                   140601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   170.52                       # Real time elapsed on the host
host_tick_rate                               52784564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12670974                       # Number of instructions simulated
sim_ops                                      23975216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009001                       # Number of seconds simulated
sim_ticks                                  9000780000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2548533                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1131                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            282344                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2390386                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             979806                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2548533                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1568727                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2967302                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  264456                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       252160                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11433153                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6151136                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            282364                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2244442                       # Number of branches committed
system.cpu.commit.bw_lim_events               2626940                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            2164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3405540                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10641387                       # Number of instructions committed
system.cpu.commit.committedOps               20440638                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     20268681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.008484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.475595                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12471143     61.53%     61.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2037423     10.05%     71.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1504070      7.42%     79.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1629105      8.04%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2626940     12.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20268681                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     593450                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               233523                       # Number of function calls committed.
system.cpu.commit.int_insts                  20037675                       # Number of committed integer instructions.
system.cpu.commit.loads                       2727900                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        67577      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15388571     75.28%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           37460      0.18%     75.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1187      0.01%     75.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          35740      0.17%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            288      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            8198      0.04%     76.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           88309      0.43%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           64428      0.32%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         144230      0.71%     77.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift         12205      0.06%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp         1000      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9000      0.04%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          568      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2629954     12.87%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1760465      8.61%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        97946      0.48%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        93512      0.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20440638                       # Class of committed instruction
system.cpu.commit.refs                        4581877                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10641387                       # Number of Instructions Simulated
system.cpu.committedOps                      20440638                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.114569                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.114569                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          556                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          146                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          757                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            15                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                749313                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               25440163                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13167469                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6910743                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 282572                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                149060                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3057279                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          7585                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1967393                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2793                       # TLB misses on write requests
system.cpu.fetch.Branches                     2967302                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2147678                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7458857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                144746                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       13542228                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 1149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2406                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  565144                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.131869                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           13514162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1244262                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.601825                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21259157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.224065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.774020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13974258     65.73%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   517185      2.43%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   458297      2.16%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   648856      3.05%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5660561     26.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21259157                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    837858                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   442088                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1154100800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1154101200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1154101200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1154101200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1154101200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1154100800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8029600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8029200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      4164800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      4164800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      4164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      4164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     33304400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     33298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     33279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     33294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    514892800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    514862400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    514943200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    514937600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     9150135600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1242793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               344477                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2429230                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.004489                       # Inst execution rate
system.cpu.iew.exec_refs                      5016425                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1967389                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  713455                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3246945                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6107                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4188                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2102272                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23846176                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3049036                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            393845                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22602969                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   141                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 282572                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   220                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           109098                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       519045                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       248296                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            544                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       321751                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          22726                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22069395                       # num instructions consuming a value
system.cpu.iew.wb_count                      22419529                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.660300                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14572414                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.996337                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22492083                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33668939                       # number of integer regfile reads
system.cpu.int_regfile_writes                17579199                       # number of integer regfile writes
system.cpu.ipc                               0.472910                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.472910                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            121475      0.53%      0.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17311516     75.28%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                37676      0.16%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2471      0.01%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               41330      0.18%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 314      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8316      0.04%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                92655      0.40%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                64654      0.28%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              144280      0.63%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              12469      0.05%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp            1000      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9000      0.04%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            568      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3019332     13.13%     90.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1912358      8.32%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123832      0.54%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          93567      0.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22996813                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  630028                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1263295                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       602945                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             713972                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22245310                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           66083841                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21816584                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26538011                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23835248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22996813                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               10928                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3405539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             94352                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           8764                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4041420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21259157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.081737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.477486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12503323     58.81%     58.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1877538      8.83%     67.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2055790      9.67%     77.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2282329     10.74%     88.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2540177     11.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21259157                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.021992                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2148826                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1189                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             64382                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33912                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3246945                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2102272                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10002134                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    162                       # number of misc regfile writes
system.cpu.numCycles                         22501950                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                   2001                       # Number of system calls
system.cpu.rename.BlockCycles                  711443                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22015290                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13290259                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    697                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   247                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              62423011                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24984456                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            26770294                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   6928082                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2253                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 282572                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14237                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4755009                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            886691                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         37366879                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          32564                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3934                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     47801                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4265                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     41487919                       # The number of ROB reads
system.cpu.rob.rob_writes                    48699602                       # The number of ROB writes
system.cpu.timesIdled                          363354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       603640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           56                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1207281                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               56                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::CleanEvict              546                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           602                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        43520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        43520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 627                       # Request fanout histogram
system.membus.reqLayer2.occupancy              577237                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1345163                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              603392                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           815                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            603459                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                248                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               248                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         603393                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side      1807867                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3054                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1810921                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side     38567808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       113856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 38681664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               642                       # Total snoops (count)
system.l2bus.snoopTraffic                        3456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             604283                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000094                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.009712                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   604226     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               604283                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1222398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            483569023                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           723158769                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               8.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1513435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1513435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1513435                       # number of overall hits
system.cpu.icache.overall_hits::total         1513435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       634242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         634242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       634242                       # number of overall misses
system.cpu.icache.overall_misses::total        634242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6475470800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6475470800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6475470800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6475470800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2147677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2147677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2147677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2147677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.295315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.295315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.295315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.295315                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10209.779233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10209.779233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10209.779233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10209.779233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst        31619                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31619                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        31619                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31619                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       602623                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       602623                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       602623                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       602623                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5811472400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5811472400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5811472400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5811472400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.280593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.280593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.280593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.280593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9643.628604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9643.628604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9643.628604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9643.628604                       # average overall mshr miss latency
system.cpu.icache.replacements                 602622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1513435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1513435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       634242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        634242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6475470800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6475470800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2147677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2147677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.295315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.295315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10209.779233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10209.779233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        31619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       602623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       602623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5811472400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5811472400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.280593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.280593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9643.628604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9643.628604                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1768754                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            602622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.935097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4897976                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4897976                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4793519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4793519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4793519                       # number of overall hits
system.cpu.dcache.overall_hits::total         4793519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1161                       # number of overall misses
system.cpu.dcache.overall_misses::total          1161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31098400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31098400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31098400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31098400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4794680                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4794680                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4794680                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4794680                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000242                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26785.874246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26785.874246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26785.874246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26785.874246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               132                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          761                       # number of writebacks
system.cpu.dcache.writebacks::total               761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1018                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17412000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3854209                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21266209                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000177                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000177                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20460.634548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20460.634548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20460.634548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23079.095808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20890.185658                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2939786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2939786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27011600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27011600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2940699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2940699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29585.542169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29585.542169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13523600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13523600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22427.197347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22427.197347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1853733                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1853733                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4086800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4086800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1853981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1853981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16479.032258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16479.032258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3888400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3888400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15679.032258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15679.032258                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          167                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          167                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3854209                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3854209                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23079.095808                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 23079.095808                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              160060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.229862                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   795.974925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.025075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.777319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          790                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9590378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9590378                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          602188                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             700                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          129                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              603017                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         602188                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            700                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          129                       # number of overall hits
system.l2cache.overall_hits::total             603017                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           435                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           151                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               624                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          435                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          151                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              624                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     29418800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10404400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2628762                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42451962                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     29418800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10404400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2628762                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42451962                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       602623                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          851                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          167                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          603641                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       602623                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          851                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          167                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         603641                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.000722                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.177438                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.227545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.001034                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.000722                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.177438                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.227545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.001034                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67629.425287                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68903.311258                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69177.947368                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68031.990385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67629.425287                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68903.311258                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69177.947368                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68031.990385                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             54                       # number of writebacks
system.l2cache.writebacks::total                   54                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          435                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          150                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          623                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          435                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          150                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          627                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     25946800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9148000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2324762                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37419562                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     25946800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9148000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2324762                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       218796                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     37638358                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.000722                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.176263                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.227545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.001032                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.000722                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.176263                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.227545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.001039                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59647.816092                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60986.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61177.947368                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60063.502408                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59647.816092                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60986.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61177.947368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        54699                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60029.279107                       # average overall mshr miss latency
system.l2cache.replacements                       634                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       218796                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       218796                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        54699                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        54699                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          223                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              223                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           25                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             25                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1713200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1713200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          248                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          248                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.100806                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.100806                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68528                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68528                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           25                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           25                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1513200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1513200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.100806                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.100806                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60528                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60528                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       602188                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          477                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          129                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       602794                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          435                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          599                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     29418800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8691200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2628762                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40738762                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       602623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          167                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       603393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.000722                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.208955                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.227545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.000993                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67629.425287                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68977.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69177.947368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68011.288815                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          435                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          598                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     25946800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7634800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2324762                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35906362                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.000722                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207297                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.227545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000991                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59647.816092                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61078.400000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61177.947368                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60044.083612                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2081                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  634                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.282334                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.320252                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1240.693144                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1750.116204                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   936.837810                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   132.032590                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008867                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.302904                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.427274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228720                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032235                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1072                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1069                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261719                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              9658874                       # Number of tag accesses
system.l2cache.tags.data_accesses             9658874                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9000780000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               40064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3456                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              434                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              150                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  626                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            54                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  54                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3085955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1066574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       270199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher        28442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4451170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3085955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3085955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          383967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                383967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          383967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3085955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1066574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       270199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher        28442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4835137                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10103808800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               71913869                       # Simulator instruction rate (inst/s)
host_mem_usage                                4417100                       # Number of bytes of host memory used
host_op_rate                                136027248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                               98944959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12681288                       # Number of instructions simulated
sim_ops                                      23995478                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000017                       # Number of seconds simulated
sim_ticks                                    17455600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4257                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               667                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3942                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3157                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4586                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          584                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     13263                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     9237                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               705                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2054                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2841                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12590                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                10314                       # Number of instructions committed
system.cpu.commit.committedOps                  20262                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        24281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.834480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.414152                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        16693     68.75%     68.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2000      8.24%     76.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1343      5.53%     82.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1404      5.78%     88.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2841     11.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        24281                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1063                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  127                       # Number of function calls committed.
system.cpu.commit.int_insts                     19874                       # Number of committed integer instructions.
system.cpu.commit.loads                          3261                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          120      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            14686     72.48%     73.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.05%     73.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              134      0.66%     73.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             74      0.37%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.55%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.18%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              62      0.31%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.36%     75.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.41%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            23      0.11%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2937     14.50%     90.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1327      6.55%     97.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      1.60%     98.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      1.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20262                       # Class of committed instruction
system.cpu.commit.refs                           4848                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       10314                       # Number of Instructions Simulated
system.cpu.committedOps                         20262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.231045                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.231045                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           31                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           80                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          140                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  8959                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  37691                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     8397                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9175                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    712                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   767                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4365                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2074                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4586                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2617                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         17417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   281                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21105                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           242                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105089                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               9591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1329                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.483627                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              28010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.496501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.876114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    16579     59.19%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      634      2.26%     61.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      632      2.26%     63.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      641      2.29%     66.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9524     34.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                28010                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1357                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      847                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1414400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1414400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1414000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1414000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1414000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1414400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       676800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       673200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       11512800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  860                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2629                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.643874                       # Inst execution rate
system.cpu.iew.exec_refs                         6450                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2074                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5357                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5003                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                126                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2462                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               32843                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4376                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1031                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 28098                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    712                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    37                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              180                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1744                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          875                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          780                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             80                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     31041                       # num instructions consuming a value
system.cpu.iew.wb_count                         27598                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621082                       # average fanout of values written-back
system.cpu.iew.wb_producers                     19279                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.632416                       # insts written-back per cycle
system.cpu.iew.wb_sent                          27815                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    40503                       # number of integer regfile reads
system.cpu.int_regfile_writes                   22211                       # number of integer regfile writes
system.cpu.ipc                               0.236348                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.236348                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               347      1.19%      1.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 21212     72.83%     74.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.04%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   150      0.51%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 109      0.37%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.38%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.16%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  103      0.35%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.37%     76.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  94      0.32%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 62      0.21%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4166     14.30%     91.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1897      6.51%     97.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             410      1.41%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            298      1.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  29127                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1366                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2739                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1308                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1927                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  27414                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              83736                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        26290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             43513                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      32619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     29127                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 224                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               209                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         28010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.039879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.497954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17308     61.79%     61.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2160      7.71%     69.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2356      8.41%     77.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2489      8.89%     86.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3697     13.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           28010                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.667453                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2659                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            66                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                71                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               97                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5003                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2462                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   12583                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            43639                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    6487                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 24322                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    205                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8975                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    243                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   139                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 90848                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  36026                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               41846                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9309                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    490                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    712                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1165                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17542                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1777                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            53510                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1362                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 75                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1401                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        54292                       # The number of ROB reads
system.cpu.rob.rob_writes                       69460                       # The number of ROB writes
system.cpu.timesIdled                             214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1098                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               33                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              225                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 261                       # Request fanout histogram
system.membus.reqLayer2.occupancy              234414                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             563486                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 538                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            78                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               744                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          534                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1647                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        23744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               273                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                822                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045012                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.207457                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      785     95.50%     95.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      4.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  822                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              213600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               491978                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              445200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        17455600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2168                       # number of overall hits
system.cpu.icache.overall_hits::total            2168                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          449                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          449                       # number of overall misses
system.cpu.icache.overall_misses::total           449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16841600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16841600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16841600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16841600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2617                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.171571                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.171571                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.171571                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.171571                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37509.131403                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37509.131403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37509.131403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37509.131403                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           78                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13373200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13373200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13373200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13373200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.141765                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.141765                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.141765                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.141765                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36046.361186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36046.361186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36046.361186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36046.361186                       # average overall mshr miss latency
system.cpu.icache.replacements                    371                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2168                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          449                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16841600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16841600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.171571                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.171571                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37509.131403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37509.131403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13373200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13373200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.141765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.141765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36046.361186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36046.361186                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              377707                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            602.403509                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5605                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5456                       # number of overall hits
system.cpu.dcache.overall_hits::total            5456                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          277                       # number of overall misses
system.cpu.dcache.overall_misses::total           277                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11911600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11911600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11911600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11911600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43002.166065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43002.166065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43002.166065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43002.166065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                21                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           58                       # number of writebacks
system.cpu.dcache.writebacks::total                58                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          118                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          118                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6981200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6981200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6981200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1053178                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8034378                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031048                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43906.918239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43906.918239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43906.918239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55430.421053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45136.955056                       # average overall mshr miss latency
system.cpu.dcache.replacements                    178                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11449600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11449600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43043.609023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43043.609023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44108.108108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44108.108108                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       462000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       462000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        42000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        42000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       453200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       453200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        41200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        41200                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1053178                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1053178                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55430.421053                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55430.421053                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4683401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3896.340266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   806.794887                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   217.205113                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          680                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11644                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             206                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              77                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 287                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            206                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             77                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                287                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           165                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            82                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               262                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          165                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           82                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           15                       # number of overall misses
system.l2cache.overall_misses::total              262                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     11191600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6132000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1008786                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     18332386                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     11191600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6132000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1008786                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     18332386                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          371                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          159                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             549                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          371                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          159                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            549                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.444744                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.515723                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789474                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.477231                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.444744                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.515723                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789474                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.477231                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67827.878788                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 74780.487805                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67252.400000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69970.938931                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67827.878788                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 74780.487805                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67252.400000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69970.938931                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          165                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           82                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          165                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           82                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9871600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5476000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       888786                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     16236386                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9871600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5476000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       888786                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     16236386                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.444744                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.515723                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.789474                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.477231                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.444744                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.515723                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.789474                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.477231                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59827.878788                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66780.487805                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59252.400000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61970.938931                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59827.878788                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66780.487805                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59252.400000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61970.938931                       # average overall mshr miss latency
system.l2cache.replacements                       273                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           58                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           58                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           58                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           58                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       389600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       389600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.454545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.454545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        77920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        77920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.454545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        69920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        69920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          206                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           71                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          281                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          165                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           77                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          257                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     11191600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5742400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1008786                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17942786                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          371                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          148                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.444744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.520270                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789474                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.477695                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67827.878788                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 74576.623377                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67252.400000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69816.287938                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          165                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           77                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          257                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9871600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5126400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       888786                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15886786                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.444744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.520270                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.789474                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.477695                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59827.878788                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66576.623377                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59252.400000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61816.287938                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1218720                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4369                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               278.947127                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.833177                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1300.209129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1719.004764                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.585437                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.367492                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.317434                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.419679                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222555                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          996                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2821                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.243164                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9049                       # Number of tag accesses
system.l2cache.tags.data_accesses                9049                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     17455600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              165                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               82                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  262                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          604963450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          300648502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     54996677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              960608630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     604963450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         604963450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        73328903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              73328903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        73328903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         604963450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         300648502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     54996677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1033937533                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
