{"vcs1":{"timestamp_begin":1747292827.823012939, "rt":10.54, "ut":10.64, "st":0.65}}
{"vcselab":{"timestamp_begin":1747292838.452723817, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747292838.906094985, "rt":0.46, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747292827.130417351}
{"VCS_COMP_START_TIME": 1747292827.130417351}
{"VCS_COMP_END_TIME": 1747292839.529958551}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486252}}
{"vcselab": {"peak_mem": 183884}}
