
L476_nRF24L01_MultiCeiver_PRX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b44  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08002ccc  08002ccc  00012ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002de8  08002de8  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08002de8  08002de8  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002de8  08002de8  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002de8  08002de8  00012de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dec  08002dec  00012dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08002df0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  2000002c  08002e1c  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08002e1c  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008561  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b01  00000000  00000000  000285bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ab0  00000000  00000000  0002a0c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009b8  00000000  00000000  0002ab70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020253  00000000  00000000  0002b528  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006de0  00000000  00000000  0004b77b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000af715  00000000  00000000  0005255b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00101c70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a60  00000000  00000000  00101cec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002cb4 	.word	0x08002cb4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08002cb4 	.word	0x08002cb4

080001c8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	619a      	str	r2, [r3, #24]
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <nRF24_CE_H>:

static inline void nRF24_CE_L() {
    LL_GPIO_ResetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
}

static inline void nRF24_CE_H() {
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 80001e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001f0:	f7ff ffea 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80001f4:	bf00      	nop
 80001f6:	bd80      	pop	{r7, pc}

080001f8 <Delay_ms>:
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
    return LL_SPI_ReceiveData8(NRF_SPI);
}


static inline void Delay_ms(uint32_t ms) { LL_mDelay(ms); }
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	6878      	ldr	r0, [r7, #4]
 8000202:	f002 fcf5 	bl	8002bf0 <LL_mDelay>
 8000206:	bf00      	nop
 8000208:	3708      	adds	r7, #8
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
	...

08000210 <Init_Transceiver>:
nRF24_TXResult tx_res;

//Initialisation du transceiver --> paramètres par défaut, raz des IRQ, passage en mode power down
//et vérification que le transceiver fonctionne.
//Les registres du nRF24L01 sont accessibles par SPI en mode power down.
void Init_Transceiver() {
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
	uint8_t check_OK;

	nRF24_Init(); // Initialize the nRF24L01 to its default state
 8000216:	f000 fe84 	bl	8000f22 <nRF24_Init>
	nRF24_ClearIRQFlags(); // Clear any pending IRQ flags
 800021a:	f001 f889 	bl	8001330 <nRF24_ClearIRQFlags>
	nRF24_SetPowerMode(nRF24_PWR_DOWN); //passage en mode power down.
 800021e:	2000      	movs	r0, #0
 8000220:	f000 fefa 	bl	8001018 <nRF24_SetPowerMode>
	//même si le passage en mode power down est rapide, on laisse un délai de 1 ms
	Delay_ms(1);
 8000224:	2001      	movs	r0, #1
 8000226:	f7ff ffe7 	bl	80001f8 <Delay_ms>

	check_OK = nRF24_Check(); //vérif de la présence du nRF24L01
 800022a:	f000 fec7 	bl	8000fbc <nRF24_Check>
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
	if (check_OK == 1) {
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d103      	bne.n	8000240 <Init_Transceiver+0x30>
		UART_SendStr("The transceiver nRF24L01 is on-line.\r\n");
 8000238:	4805      	ldr	r0, [pc, #20]	; (8000250 <Init_Transceiver+0x40>)
 800023a:	f001 fb19 	bl	8001870 <UART_SendStr>
	} else {
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
	}

}
 800023e:	e002      	b.n	8000246 <Init_Transceiver+0x36>
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <Init_Transceiver+0x44>)
 8000242:	f001 fb15 	bl	8001870 <UART_SendStr>
}
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	08002ccc 	.word	0x08002ccc
 8000254:	08002cf4 	.word	0x08002cf4

08000258 <Config_RF_channel>:

//Configuration du canal RF : fréq du canal RF, puissance RF et data rate
void Config_RF_channel(uint8_t channel_nb, uint8_t DataRate, uint8_t TX_Power) {
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	4603      	mov	r3, r0
 8000260:	71fb      	strb	r3, [r7, #7]
 8000262:	460b      	mov	r3, r1
 8000264:	71bb      	strb	r3, [r7, #6]
 8000266:	4613      	mov	r3, r2
 8000268:	717b      	strb	r3, [r7, #5]
	// Set RF channel
	nRF24_SetRFChannel(channel_nb);
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	4618      	mov	r0, r3
 800026e:	f000 ff13 	bl	8001098 <nRF24_SetRFChannel>
	// Set data rate
	nRF24_SetDataRate(DataRate);
 8000272:	79bb      	ldrb	r3, [r7, #6]
 8000274:	4618      	mov	r0, r3
 8000276:	f000 ffb4 	bl	80011e2 <nRF24_SetDataRate>
	// Set TX power
	nRF24_SetTXPower(TX_Power);
 800027a:	797b      	ldrb	r3, [r7, #5]
 800027c:	4618      	mov	r0, r3
 800027e:	f000 ff95 	bl	80011ac <nRF24_SetTXPower>
}
 8000282:	bf00      	nop
 8000284:	3708      	adds	r7, #8
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
	...

0800028c <Config_PRX_adress>:

//configure les 6 adresses des data pipes. Configure aussi la largeur de l'adresse (3 à 5 octets)
void Config_PRX_adress(uint8_t Address_width, uint8_t autoAck_on) {
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	4603      	mov	r3, r0
 8000294:	460a      	mov	r2, r1
 8000296:	71fb      	strb	r3, [r7, #7]
 8000298:	4613      	mov	r3, r2
 800029a:	71bb      	strb	r3, [r7, #6]
	if ((Address_width < 3) | (Address_width > 5)) { //par défaut, adresse sur 5 octets
 800029c:	79fb      	ldrb	r3, [r7, #7]
 800029e:	2b02      	cmp	r3, #2
 80002a0:	bf94      	ite	ls
 80002a2:	2301      	movls	r3, #1
 80002a4:	2300      	movhi	r3, #0
 80002a6:	b2da      	uxtb	r2, r3
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	2b05      	cmp	r3, #5
 80002ac:	bf8c      	ite	hi
 80002ae:	2301      	movhi	r3, #1
 80002b0:	2300      	movls	r3, #0
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	4313      	orrs	r3, r2
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d003      	beq.n	80002c4 <Config_PRX_adress+0x38>
		nRF24_SetAddrWidth(5);
 80002bc:	2005      	movs	r0, #5
 80002be:	f000 ff14 	bl	80010ea <nRF24_SetAddrWidth>
 80002c2:	e003      	b.n	80002cc <Config_PRX_adress+0x40>
	} else {
		nRF24_SetAddrWidth(Address_width);
 80002c4:	79fb      	ldrb	r3, [r7, #7]
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 ff0f 	bl	80010ea <nRF24_SetAddrWidth>
	}

	//ouverture des 6 data pipes (bits du registre EN_RXADDR)
	nRF24_SetRXPipe(nRF24_PIPE0,autoAck_on,payload_length);
 80002cc:	4b22      	ldr	r3, [pc, #136]	; (8000358 <Config_PRX_adress+0xcc>)
 80002ce:	781a      	ldrb	r2, [r3, #0]
 80002d0:	79bb      	ldrb	r3, [r7, #6]
 80002d2:	4619      	mov	r1, r3
 80002d4:	2000      	movs	r0, #0
 80002d6:	f000 ff9f 	bl	8001218 <nRF24_SetRXPipe>
	nRF24_SetRXPipe(nRF24_PIPE1,autoAck_on,payload_length);
 80002da:	4b1f      	ldr	r3, [pc, #124]	; (8000358 <Config_PRX_adress+0xcc>)
 80002dc:	781a      	ldrb	r2, [r3, #0]
 80002de:	79bb      	ldrb	r3, [r7, #6]
 80002e0:	4619      	mov	r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	f000 ff98 	bl	8001218 <nRF24_SetRXPipe>
	nRF24_SetRXPipe(nRF24_PIPE2,autoAck_on,payload_length);
 80002e8:	4b1b      	ldr	r3, [pc, #108]	; (8000358 <Config_PRX_adress+0xcc>)
 80002ea:	781a      	ldrb	r2, [r3, #0]
 80002ec:	79bb      	ldrb	r3, [r7, #6]
 80002ee:	4619      	mov	r1, r3
 80002f0:	2002      	movs	r0, #2
 80002f2:	f000 ff91 	bl	8001218 <nRF24_SetRXPipe>
	nRF24_SetRXPipe(nRF24_PIPE3,autoAck_on,payload_length);
 80002f6:	4b18      	ldr	r3, [pc, #96]	; (8000358 <Config_PRX_adress+0xcc>)
 80002f8:	781a      	ldrb	r2, [r3, #0]
 80002fa:	79bb      	ldrb	r3, [r7, #6]
 80002fc:	4619      	mov	r1, r3
 80002fe:	2003      	movs	r0, #3
 8000300:	f000 ff8a 	bl	8001218 <nRF24_SetRXPipe>
	nRF24_SetRXPipe(nRF24_PIPE4,autoAck_on,payload_length);
 8000304:	4b14      	ldr	r3, [pc, #80]	; (8000358 <Config_PRX_adress+0xcc>)
 8000306:	781a      	ldrb	r2, [r3, #0]
 8000308:	79bb      	ldrb	r3, [r7, #6]
 800030a:	4619      	mov	r1, r3
 800030c:	2004      	movs	r0, #4
 800030e:	f000 ff83 	bl	8001218 <nRF24_SetRXPipe>
	nRF24_SetRXPipe(nRF24_PIPE5,autoAck_on,payload_length);
 8000312:	4b11      	ldr	r3, [pc, #68]	; (8000358 <Config_PRX_adress+0xcc>)
 8000314:	781a      	ldrb	r2, [r3, #0]
 8000316:	79bb      	ldrb	r3, [r7, #6]
 8000318:	4619      	mov	r1, r3
 800031a:	2005      	movs	r0, #5
 800031c:	f000 ff7c 	bl	8001218 <nRF24_SetRXPipe>

	//config des adresses des 6 data pipes
	nRF24_SetAddr(nRF24_PIPE0, addresses[0]);
 8000320:	490e      	ldr	r1, [pc, #56]	; (800035c <Config_PRX_adress+0xd0>)
 8000322:	2000      	movs	r0, #0
 8000324:	f000 fef2 	bl	800110c <nRF24_SetAddr>
	nRF24_SetAddr(nRF24_PIPE1, addresses[1]);
 8000328:	490d      	ldr	r1, [pc, #52]	; (8000360 <Config_PRX_adress+0xd4>)
 800032a:	2001      	movs	r0, #1
 800032c:	f000 feee 	bl	800110c <nRF24_SetAddr>
	nRF24_SetAddr(nRF24_PIPE2, addresses[2]);
 8000330:	490c      	ldr	r1, [pc, #48]	; (8000364 <Config_PRX_adress+0xd8>)
 8000332:	2002      	movs	r0, #2
 8000334:	f000 feea 	bl	800110c <nRF24_SetAddr>
	nRF24_SetAddr(nRF24_PIPE3, addresses[3]);
 8000338:	490b      	ldr	r1, [pc, #44]	; (8000368 <Config_PRX_adress+0xdc>)
 800033a:	2003      	movs	r0, #3
 800033c:	f000 fee6 	bl	800110c <nRF24_SetAddr>
	nRF24_SetAddr(nRF24_PIPE4, addresses[4]);
 8000340:	490a      	ldr	r1, [pc, #40]	; (800036c <Config_PRX_adress+0xe0>)
 8000342:	2004      	movs	r0, #4
 8000344:	f000 fee2 	bl	800110c <nRF24_SetAddr>
	nRF24_SetAddr(nRF24_PIPE5, addresses[5]);
 8000348:	4909      	ldr	r1, [pc, #36]	; (8000370 <Config_PRX_adress+0xe4>)
 800034a:	2005      	movs	r0, #5
 800034c:	f000 fede 	bl	800110c <nRF24_SetAddr>
}
 8000350:	bf00      	nop
 8000352:	3708      	adds	r7, #8
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000000 	.word	0x20000000
 800035c:	20000004 	.word	0x20000004
 8000360:	2000000a 	.word	0x2000000a
 8000364:	20000010 	.word	0x20000010
 8000368:	20000016 	.word	0x20000016
 800036c:	2000001c 	.word	0x2000001c
 8000370:	20000022 	.word	0x20000022

08000374 <Config_ESB_Protocol>:
}

//Active le protocole Enhanced ShockBurst, notamment l'auto acknowledgment et l'auto retransmit.
//On spécifie, pour le PTX uniquement, le nb de retransmission (ARC --> count_retries, de 0 à 15) et le
//délai entre retransmission (ARD --> delay_retries, de 0 à 15)
void Config_ESB_Protocol(uint8_t delay_retries, uint8_t count_retries) {
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	4603      	mov	r3, r0
 800037c:	460a      	mov	r2, r1
 800037e:	71fb      	strb	r3, [r7, #7]
 8000380:	4613      	mov	r3, r2
 8000382:	71bb      	strb	r3, [r7, #6]
	//autorisation de l'auto acknowledgement pour tous les data pipes
	nRF24_EnableAA(0);
 8000384:	2000      	movs	r0, #0
 8000386:	f000 ff9b 	bl	80012c0 <nRF24_EnableAA>
	nRF24_EnableAA(1);
 800038a:	2001      	movs	r0, #1
 800038c:	f000 ff98 	bl	80012c0 <nRF24_EnableAA>
	nRF24_EnableAA(2);
 8000390:	2002      	movs	r0, #2
 8000392:	f000 ff95 	bl	80012c0 <nRF24_EnableAA>
	nRF24_EnableAA(3);
 8000396:	2003      	movs	r0, #3
 8000398:	f000 ff92 	bl	80012c0 <nRF24_EnableAA>
	nRF24_EnableAA(4);
 800039c:	2004      	movs	r0, #4
 800039e:	f000 ff8f 	bl	80012c0 <nRF24_EnableAA>
	nRF24_EnableAA(5);
 80003a2:	2005      	movs	r0, #5
 80003a4:	f000 ff8c 	bl	80012c0 <nRF24_EnableAA>

	//réglage paramètres de retransmission
	nRF24_SetAutoRetr(delay_retries,count_retries);
 80003a8:	79ba      	ldrb	r2, [r7, #6]
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	4611      	mov	r1, r2
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 fe80 	bl	80010b4 <nRF24_SetAutoRetr>
}
 80003b4:	bf00      	nop
 80003b6:	3708      	adds	r7, #8
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}

080003bc <StartListen>:

//la fonction active la fonction RX (mise à 1 de la broche CE).
//Le transceiver doit être au préalable sorti du mode power down (donc en mode StandBy I) et
//et le mode RX doit avoir été sélectionné (PRIM_RX = 1).
void StartListen() {
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	nRF24_CE_H();
 80003c0:	f7ff ff10 	bl	80001e4 <nRF24_CE_H>
}
 80003c4:	bf00      	nop
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <Continuous_RX_Listen>:

//attention : fonction bloquante : la fonction permet une écoute permanente et l'affichage des messages
//reçues sur le canal RF via l'UART. Ici, la fonction n'utilise pas d'interruption, mais un polling
//du statut du RX_FIFO. Le délai wait_time_ms est ajouté entre chaque interrogation de l'état du
//RX_FIFO
void Continuous_RX_Listen(int wait_time_ms) {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
	while (1) {
		if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) {
 80003d0:	f000 ff93 	bl	80012fa <nRF24_GetStatus_RXFIFO>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b01      	cmp	r3, #1
 80003d8:	d027      	beq.n	800042a <Continuous_RX_Listen+0x62>
			// Get a payload from the transceiver
			pipe_message_recu = nRF24_ReadPayload(nRF24_payload_recu, &payload_length);
 80003da:	4918      	ldr	r1, [pc, #96]	; (800043c <Continuous_RX_Listen+0x74>)
 80003dc:	4818      	ldr	r0, [pc, #96]	; (8000440 <Continuous_RX_Listen+0x78>)
 80003de:	f001 f819 	bl	8001414 <nRF24_ReadPayload>
 80003e2:	4603      	mov	r3, r0
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b17      	ldr	r3, [pc, #92]	; (8000444 <Continuous_RX_Listen+0x7c>)
 80003e8:	701a      	strb	r2, [r3, #0]

			// Clear all pending IRQ flags
			nRF24_ClearIRQFlags();
 80003ea:	f000 ffa1 	bl	8001330 <nRF24_ClearIRQFlags>

			// Print a payload contents to UART
			UART_SendStr("Message reçu sur le data pipe #");
 80003ee:	4816      	ldr	r0, [pc, #88]	; (8000448 <Continuous_RX_Listen+0x80>)
 80003f0:	f001 fa3e 	bl	8001870 <UART_SendStr>
			UART_SendInt(pipe_message_recu);
 80003f4:	4b13      	ldr	r3, [pc, #76]	; (8000444 <Continuous_RX_Listen+0x7c>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	4618      	mov	r0, r3
 80003fa:	f001 fa7b 	bl	80018f4 <UART_SendInt>
			UART_SendStr(" de ");
 80003fe:	4813      	ldr	r0, [pc, #76]	; (800044c <Continuous_RX_Listen+0x84>)
 8000400:	f001 fa36 	bl	8001870 <UART_SendStr>
			UART_SendInt(payload_length);
 8000404:	4b0d      	ldr	r3, [pc, #52]	; (800043c <Continuous_RX_Listen+0x74>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f001 fa73 	bl	80018f4 <UART_SendInt>
			UART_SendStr(" octets:>");
 800040e:	4810      	ldr	r0, [pc, #64]	; (8000450 <Continuous_RX_Listen+0x88>)
 8000410:	f001 fa2e 	bl	8001870 <UART_SendStr>
			UART_SendBufHex((char *)nRF24_payload_recu, payload_length);
 8000414:	4b09      	ldr	r3, [pc, #36]	; (800043c <Continuous_RX_Listen+0x74>)
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	b29b      	uxth	r3, r3
 800041a:	4619      	mov	r1, r3
 800041c:	4808      	ldr	r0, [pc, #32]	; (8000440 <Continuous_RX_Listen+0x78>)
 800041e:	f001 fa3d 	bl	800189c <UART_SendBufHex>
			UART_SendStr("<\r\n");
 8000422:	480c      	ldr	r0, [pc, #48]	; (8000454 <Continuous_RX_Listen+0x8c>)
 8000424:	f001 fa24 	bl	8001870 <UART_SendStr>
 8000428:	e7d2      	b.n	80003d0 <Continuous_RX_Listen+0x8>
		}
		else {
			UART_SendStr("Wait for message \n");
 800042a:	480b      	ldr	r0, [pc, #44]	; (8000458 <Continuous_RX_Listen+0x90>)
 800042c:	f001 fa20 	bl	8001870 <UART_SendStr>
			Delay_ms(900);
 8000430:	f44f 7061 	mov.w	r0, #900	; 0x384
 8000434:	f7ff fee0 	bl	80001f8 <Delay_ms>
		if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) {
 8000438:	e7ca      	b.n	80003d0 <Continuous_RX_Listen+0x8>
 800043a:	bf00      	nop
 800043c:	20000000 	.word	0x20000000
 8000440:	2000004c 	.word	0x2000004c
 8000444:	2000004a 	.word	0x2000004a
 8000448:	08002d24 	.word	0x08002d24
 800044c:	08002d48 	.word	0x08002d48
 8000450:	08002d50 	.word	0x08002d50
 8000454:	08002d5c 	.word	0x08002d5c
 8000458:	08002d60 	.word	0x08002d60

0800045c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000460:	4b05      	ldr	r3, [pc, #20]	; (8000478 <LL_RCC_MSI_Enable+0x1c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a04      	ldr	r2, [pc, #16]	; (8000478 <LL_RCC_MSI_Enable+0x1c>)
 8000466:	f043 0301 	orr.w	r3, r3, #1
 800046a:	6013      	str	r3, [r2, #0]
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000

0800047c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000480:	4b06      	ldr	r3, [pc, #24]	; (800049c <LL_RCC_MSI_IsReady+0x20>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f003 0302 	and.w	r3, r3, #2
 8000488:	2b02      	cmp	r3, #2
 800048a:	d101      	bne.n	8000490 <LL_RCC_MSI_IsReady+0x14>
 800048c:	2301      	movs	r3, #1
 800048e:	e000      	b.n	8000492 <LL_RCC_MSI_IsReady+0x16>
 8000490:	2300      	movs	r3, #0
}
 8000492:	4618      	mov	r0, r3
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	40021000 	.word	0x40021000

080004a0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <LL_RCC_SetSysClkSource+0x24>)
 80004aa:	689b      	ldr	r3, [r3, #8]
 80004ac:	f023 0203 	bic.w	r2, r3, #3
 80004b0:	4904      	ldr	r1, [pc, #16]	; (80004c4 <LL_RCC_SetSysClkSource+0x24>)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	4313      	orrs	r3, r2
 80004b6:	608b      	str	r3, [r1, #8]
}
 80004b8:	bf00      	nop
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr
 80004c4:	40021000 	.word	0x40021000

080004c8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <LL_RCC_GetSysClkSource+0x18>)
 80004ce:	689b      	ldr	r3, [r3, #8]
 80004d0:	f003 030c 	and.w	r3, r3, #12
}
 80004d4:	4618      	mov	r0, r3
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	40021000 	.word	0x40021000

080004e4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <LL_RCC_SetAHBPrescaler+0x24>)
 80004ee:	689b      	ldr	r3, [r3, #8]
 80004f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80004f4:	4904      	ldr	r1, [pc, #16]	; (8000508 <LL_RCC_SetAHBPrescaler+0x24>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4313      	orrs	r3, r2
 80004fa:	608b      	str	r3, [r1, #8]
}
 80004fc:	bf00      	nop
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	40021000 	.word	0x40021000

0800050c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000516:	689b      	ldr	r3, [r3, #8]
 8000518:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800051c:	4904      	ldr	r1, [pc, #16]	; (8000530 <LL_RCC_SetAPB1Prescaler+0x24>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4313      	orrs	r3, r2
 8000522:	608b      	str	r3, [r1, #8]
}
 8000524:	bf00      	nop
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	40021000 	.word	0x40021000

08000534 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800053c:	4b06      	ldr	r3, [pc, #24]	; (8000558 <LL_RCC_SetAPB2Prescaler+0x24>)
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000544:	4904      	ldr	r1, [pc, #16]	; (8000558 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	608b      	str	r3, [r1, #8]
}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	40021000 	.word	0x40021000

0800055c <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <LL_RCC_SetUSARTClockSource+0x30>)
 8000566:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	0c1b      	lsrs	r3, r3, #16
 800056e:	43db      	mvns	r3, r3
 8000570:	401a      	ands	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	b29b      	uxth	r3, r3
 8000576:	4905      	ldr	r1, [pc, #20]	; (800058c <LL_RCC_SetUSARTClockSource+0x30>)
 8000578:	4313      	orrs	r3, r2
 800057a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800057e:	bf00      	nop
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	40021000 	.word	0x40021000

08000590 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <LL_RCC_PLL_Enable+0x1c>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a04      	ldr	r2, [pc, #16]	; (80005ac <LL_RCC_PLL_Enable+0x1c>)
 800059a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800059e:	6013      	str	r3, [r2, #0]
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000

080005b0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80005b4:	4b07      	ldr	r3, [pc, #28]	; (80005d4 <LL_RCC_PLL_IsReady+0x24>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80005c0:	d101      	bne.n	80005c6 <LL_RCC_PLL_IsReady+0x16>
 80005c2:	2301      	movs	r3, #1
 80005c4:	e000      	b.n	80005c8 <LL_RCC_PLL_IsReady+0x18>
 80005c6:	2300      	movs	r3, #0
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	40021000 	.word	0x40021000

080005d8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80005d8:	b480      	push	{r7}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
 80005e4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80005e8:	68da      	ldr	r2, [r3, #12]
 80005ea:	4b0a      	ldr	r3, [pc, #40]	; (8000614 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80005ec:	4013      	ands	r3, r2
 80005ee:	68f9      	ldr	r1, [r7, #12]
 80005f0:	68ba      	ldr	r2, [r7, #8]
 80005f2:	4311      	orrs	r1, r2
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	0212      	lsls	r2, r2, #8
 80005f8:	4311      	orrs	r1, r2
 80005fa:	683a      	ldr	r2, [r7, #0]
 80005fc:	430a      	orrs	r2, r1
 80005fe:	4904      	ldr	r1, [pc, #16]	; (8000610 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000600:	4313      	orrs	r3, r2
 8000602:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	40021000 	.word	0x40021000
 8000614:	f9ff808c 	.word	0xf9ff808c

08000618 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	4a04      	ldr	r2, [pc, #16]	; (8000634 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40021000 	.word	0x40021000

08000638 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000648:	4904      	ldr	r1, [pc, #16]	; (800065c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4313      	orrs	r3, r2
 800064e:	600b      	str	r3, [r1, #0]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	40007000 	.word	0x40007000

08000660 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <LL_FLASH_SetLatency+0x24>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f023 0207 	bic.w	r2, r3, #7
 8000670:	4904      	ldr	r1, [pc, #16]	; (8000684 <LL_FLASH_SetLatency+0x24>)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4313      	orrs	r3, r2
 8000676:	600b      	str	r3, [r1, #0]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	40022000 	.word	0x40022000

08000688 <SystemClock_Config_80M>:
  *            APB2 Prescaler                 = 1
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */
void SystemClock_Config_80M()
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 800068c:	f7ff fee6 	bl	800045c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000690:	bf00      	nop
 8000692:	f7ff fef3 	bl	800047c <LL_RCC_MSI_IsReady>
 8000696:	4603      	mov	r3, r0
 8000698:	2b01      	cmp	r3, #1
 800069a:	d1fa      	bne.n	8000692 <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 800069c:	2004      	movs	r0, #4
 800069e:	f7ff ffdf 	bl	8000660 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 80006a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006a6:	f7ff ffc7 	bl	8000638 <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 80006aa:	2300      	movs	r3, #0
 80006ac:	2228      	movs	r2, #40	; 0x28
 80006ae:	2100      	movs	r1, #0
 80006b0:	2001      	movs	r0, #1
 80006b2:	f7ff ff91 	bl	80005d8 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 80006b6:	f7ff ff6b 	bl	8000590 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 80006ba:	f7ff ffad 	bl	8000618 <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 80006be:	bf00      	nop
 80006c0:	f7ff ff76 	bl	80005b0 <LL_RCC_PLL_IsReady>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d1fa      	bne.n	80006c0 <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80006ca:	2000      	movs	r0, #0
 80006cc:	f7ff ff0a 	bl	80004e4 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80006d0:	2003      	movs	r0, #3
 80006d2:	f7ff fee5 	bl	80004a0 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 80006d6:	bf00      	nop
 80006d8:	f7ff fef6 	bl	80004c8 <LL_RCC_GetSysClkSource>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b0c      	cmp	r3, #12
 80006e0:	d1fa      	bne.n	80006d8 <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f7ff ff12 	bl	800050c <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80006e8:	2000      	movs	r0, #0
 80006ea:	f7ff ff23 	bl	8000534 <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 80006ee:	4806      	ldr	r0, [pc, #24]	; (8000708 <SystemClock_Config_80M+0x80>)
 80006f0:	f002 faa4 	bl	8002c3c <LL_SetSystemCoreClock>
	LL_Init1msTick(80000000);
 80006f4:	4804      	ldr	r0, [pc, #16]	; (8000708 <SystemClock_Config_80M+0x80>)
 80006f6:	f002 fa6d 	bl	8002bd4 <LL_Init1msTick>

	LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 80006fa:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80006fe:	f7ff ff2d 	bl	800055c <LL_RCC_SetUSARTClockSource>
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	04c4b400 	.word	0x04c4b400

0800070c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <__NVIC_GetPriorityGrouping+0x18>)
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	0a1b      	lsrs	r3, r3, #8
 8000716:	f003 0307 	and.w	r3, r3, #7
}
 800071a:	4618      	mov	r0, r3
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	2b00      	cmp	r3, #0
 8000738:	db0b      	blt.n	8000752 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	f003 021f 	and.w	r2, r3, #31
 8000740:	4907      	ldr	r1, [pc, #28]	; (8000760 <__NVIC_EnableIRQ+0x38>)
 8000742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000746:	095b      	lsrs	r3, r3, #5
 8000748:	2001      	movs	r0, #1
 800074a:	fa00 f202 	lsl.w	r2, r0, r2
 800074e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000e100 	.word	0xe000e100

08000764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000774:	2b00      	cmp	r3, #0
 8000776:	db0a      	blt.n	800078e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	b2da      	uxtb	r2, r3
 800077c:	490c      	ldr	r1, [pc, #48]	; (80007b0 <__NVIC_SetPriority+0x4c>)
 800077e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000782:	0112      	lsls	r2, r2, #4
 8000784:	b2d2      	uxtb	r2, r2
 8000786:	440b      	add	r3, r1
 8000788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800078c:	e00a      	b.n	80007a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	b2da      	uxtb	r2, r3
 8000792:	4908      	ldr	r1, [pc, #32]	; (80007b4 <__NVIC_SetPriority+0x50>)
 8000794:	79fb      	ldrb	r3, [r7, #7]
 8000796:	f003 030f 	and.w	r3, r3, #15
 800079a:	3b04      	subs	r3, #4
 800079c:	0112      	lsls	r2, r2, #4
 800079e:	b2d2      	uxtb	r2, r2
 80007a0:	440b      	add	r3, r1
 80007a2:	761a      	strb	r2, [r3, #24]
}
 80007a4:	bf00      	nop
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000e100 	.word	0xe000e100
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b089      	sub	sp, #36	; 0x24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f003 0307 	and.w	r3, r3, #7
 80007ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	f1c3 0307 	rsb	r3, r3, #7
 80007d2:	2b04      	cmp	r3, #4
 80007d4:	bf28      	it	cs
 80007d6:	2304      	movcs	r3, #4
 80007d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	3304      	adds	r3, #4
 80007de:	2b06      	cmp	r3, #6
 80007e0:	d902      	bls.n	80007e8 <NVIC_EncodePriority+0x30>
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3b03      	subs	r3, #3
 80007e6:	e000      	b.n	80007ea <NVIC_EncodePriority+0x32>
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ec:	f04f 32ff 	mov.w	r2, #4294967295
 80007f0:	69bb      	ldr	r3, [r7, #24]
 80007f2:	fa02 f303 	lsl.w	r3, r2, r3
 80007f6:	43da      	mvns	r2, r3
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	401a      	ands	r2, r3
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000800:	f04f 31ff 	mov.w	r1, #4294967295
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	fa01 f303 	lsl.w	r3, r1, r3
 800080a:	43d9      	mvns	r1, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	4313      	orrs	r3, r2
         );
}
 8000812:	4618      	mov	r0, r3
 8000814:	3724      	adds	r7, #36	; 0x24
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
	...

08000820 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000828:	4b08      	ldr	r3, [pc, #32]	; (800084c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800082a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800082c:	4907      	ldr	r1, [pc, #28]	; (800084c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4313      	orrs	r3, r2
 8000832:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000834:	4b05      	ldr	r3, [pc, #20]	; (800084c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000836:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4013      	ands	r3, r2
 800083c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800083e:	68fb      	ldr	r3, [r7, #12]
}
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	40021000 	.word	0x40021000

08000850 <LL_GPIO_SetPinMode>:
{
 8000850:	b480      	push	{r7}
 8000852:	b08b      	sub	sp, #44	; 0x2c
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	fa93 f3a3 	rbit	r3, r3
 800086a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d101      	bne.n	800087a <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000876:	2320      	movs	r3, #32
 8000878:	e003      	b.n	8000882 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800087a:	69bb      	ldr	r3, [r7, #24]
 800087c:	fab3 f383 	clz	r3, r3
 8000880:	b2db      	uxtb	r3, r3
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	2103      	movs	r1, #3
 8000886:	fa01 f303 	lsl.w	r3, r1, r3
 800088a:	43db      	mvns	r3, r3
 800088c:	401a      	ands	r2, r3
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000892:	6a3b      	ldr	r3, [r7, #32]
 8000894:	fa93 f3a3 	rbit	r3, r3
 8000898:	61fb      	str	r3, [r7, #28]
  return result;
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d101      	bne.n	80008a8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80008a4:	2320      	movs	r3, #32
 80008a6:	e003      	b.n	80008b0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80008a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008aa:	fab3 f383 	clz	r3, r3
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	6879      	ldr	r1, [r7, #4]
 80008b4:	fa01 f303 	lsl.w	r3, r1, r3
 80008b8:	431a      	orrs	r2, r3
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	601a      	str	r2, [r3, #0]
}
 80008be:	bf00      	nop
 80008c0:	372c      	adds	r7, #44	; 0x2c
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <LL_GPIO_SetPinPull>:
{
 80008ca:	b480      	push	{r7}
 80008cc:	b08b      	sub	sp, #44	; 0x2c
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	60f8      	str	r0, [r7, #12]
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	68da      	ldr	r2, [r3, #12]
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	fa93 f3a3 	rbit	r3, r3
 80008e4:	613b      	str	r3, [r7, #16]
  return result;
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80008ea:	69bb      	ldr	r3, [r7, #24]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d101      	bne.n	80008f4 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80008f0:	2320      	movs	r3, #32
 80008f2:	e003      	b.n	80008fc <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	fab3 f383 	clz	r3, r3
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	2103      	movs	r1, #3
 8000900:	fa01 f303 	lsl.w	r3, r1, r3
 8000904:	43db      	mvns	r3, r3
 8000906:	401a      	ands	r2, r3
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800090c:	6a3b      	ldr	r3, [r7, #32]
 800090e:	fa93 f3a3 	rbit	r3, r3
 8000912:	61fb      	str	r3, [r7, #28]
  return result;
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091a:	2b00      	cmp	r3, #0
 800091c:	d101      	bne.n	8000922 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800091e:	2320      	movs	r3, #32
 8000920:	e003      	b.n	800092a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000924:	fab3 f383 	clz	r3, r3
 8000928:	b2db      	uxtb	r3, r3
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	6879      	ldr	r1, [r7, #4]
 800092e:	fa01 f303 	lsl.w	r3, r1, r3
 8000932:	431a      	orrs	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	60da      	str	r2, [r3, #12]
}
 8000938:	bf00      	nop
 800093a:	372c      	adds	r7, #44	; 0x2c
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	683a      	ldr	r2, [r7, #0]
 8000952:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <LL_SYSCFG_SetEXTISource>:
{
 8000960:	b480      	push	{r7}
 8000962:	b087      	sub	sp, #28
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800096a:	4a17      	ldr	r2, [pc, #92]	; (80009c8 <LL_SYSCFG_SetEXTISource+0x68>)
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	3302      	adds	r3, #2
 8000972:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	0c1b      	lsrs	r3, r3, #16
 800097a:	43db      	mvns	r3, r3
 800097c:	ea02 0103 	and.w	r1, r2, r3
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	0c1b      	lsrs	r3, r3, #16
 8000984:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	fa93 f3a3 	rbit	r3, r3
 800098c:	60fb      	str	r3, [r7, #12]
  return result;
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d101      	bne.n	800099c <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000998:	2320      	movs	r3, #32
 800099a:	e003      	b.n	80009a4 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	fab3 f383 	clz	r3, r3
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	461a      	mov	r2, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	fa03 f202 	lsl.w	r2, r3, r2
 80009ac:	4806      	ldr	r0, [pc, #24]	; (80009c8 <LL_SYSCFG_SetEXTISource+0x68>)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	430a      	orrs	r2, r1
 80009b4:	3302      	adds	r3, #2
 80009b6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80009ba:	bf00      	nop
 80009bc:	371c      	adds	r7, #28
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40010000 	.word	0x40010000

080009cc <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	; 0x28
 80009d0:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80009d2:	f107 031c 	add.w	r3, r7, #28
 80009d6:	2200      	movs	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	605a      	str	r2, [r3, #4]
 80009dc:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
 80009ec:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80009ee:	2004      	movs	r0, #4
 80009f0:	f7ff ff16 	bl	8000820 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80009f4:	2001      	movs	r0, #1
 80009f6:	f7ff ff13 	bl	8000820 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80009fa:	2002      	movs	r0, #2
 80009fc:	f7ff ff10 	bl	8000820 <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8000a00:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a08:	f7ff ff9c 	bl	8000944 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000a0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a10:	483c      	ldr	r0, [pc, #240]	; (8000b04 <GPIO_init+0x138>)
 8000a12:	f7ff ff97 	bl	8000944 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000a16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a1a:	483b      	ldr	r0, [pc, #236]	; (8000b08 <GPIO_init+0x13c>)
 8000a1c:	f7ff ff92 	bl	8000944 <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a24:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	4619      	mov	r1, r3
 8000a32:	4835      	ldr	r0, [pc, #212]	; (8000b08 <GPIO_init+0x13c>)
 8000a34:	f001 fb2b 	bl	800208e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000a38:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000a3c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	4619      	mov	r1, r3
 8000a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a56:	f001 fb1a 	bl	800208e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000a5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a5e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a60:	2301      	movs	r3, #1
 8000a62:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000a70:	1d3b      	adds	r3, r7, #4
 8000a72:	4619      	mov	r1, r3
 8000a74:	4823      	ldr	r0, [pc, #140]	; (8000b04 <GPIO_init+0x138>)
 8000a76:	f001 fb0a 	bl	800208e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a7e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a80:	2301      	movs	r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	4619      	mov	r1, r3
 8000a94:	481c      	ldr	r0, [pc, #112]	; (8000b08 <GPIO_init+0x13c>)
 8000a96:	f001 fafa 	bl	800208e <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000a9a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	f7ff ff5e 	bl	8000960 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000aac:	2301      	movs	r3, #1
 8000aae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 f8ac 	bl	8001c20 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2101      	movs	r1, #1
 8000acc:	480d      	ldr	r0, [pc, #52]	; (8000b04 <GPIO_init+0x138>)
 8000ace:	f7ff fefc 	bl	80008ca <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	480b      	ldr	r0, [pc, #44]	; (8000b04 <GPIO_init+0x138>)
 8000ad8:	f7ff feba 	bl	8000850 <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000adc:	f7ff fe16 	bl	800070c <__NVIC_GetPriorityGrouping>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f7ff fe66 	bl	80007b8 <NVIC_EncodePriority>
 8000aec:	4603      	mov	r3, r0
 8000aee:	4619      	mov	r1, r3
 8000af0:	2006      	movs	r0, #6
 8000af2:	f7ff fe37 	bl	8000764 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 8000af6:	2006      	movs	r0, #6
 8000af8:	f7ff fe16 	bl	8000728 <__NVIC_EnableIRQ>
}
 8000afc:	bf00      	nop
 8000afe:	3728      	adds	r7, #40	; 0x28
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	48000400 	.word	0x48000400
 8000b08:	48000800 	.word	0x48000800

08000b0c <__NVIC_SetPriorityGrouping>:
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	f003 0307 	and.w	r3, r3, #7
 8000b1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <__NVIC_SetPriorityGrouping+0x44>)
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b22:	68ba      	ldr	r2, [r7, #8]
 8000b24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b28:	4013      	ands	r3, r2
 8000b2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b3e:	4a04      	ldr	r2, [pc, #16]	; (8000b50 <__NVIC_SetPriorityGrouping+0x44>)
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	60d3      	str	r3, [r2, #12]
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000b5c:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b5e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000b60:	4907      	ldr	r1, [pc, #28]	; (8000b80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000b68:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	bf00      	nop
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	40021000 	.word	0x40021000

08000b84 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b90:	4907      	ldr	r1, [pc, #28]	; (8000bb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
}
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <Delay_ms>:
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f002 f817 	bl	8002bf0 <LL_mDelay>
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <main>:
#include "RadioFunctions.h"
#include "nrf24.h"


int main(void)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	af00      	add	r7, sp, #0

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f7ff ffd8 	bl	8000b84 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000bd4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000bd8:	f7ff ffbc 	bl	8000b54 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bdc:	2003      	movs	r0, #3
 8000bde:	f7ff ff95 	bl	8000b0c <__NVIC_SetPriorityGrouping>

  // config GPIO
  GPIO_init();
 8000be2:	f7ff fef3 	bl	80009cc <GPIO_init>
  //config clock
  SystemClock_Config_80M();
 8000be6:	f7ff fd4f 	bl	8000688 <SystemClock_Config_80M>
  //config bus SPI1 (pour la communication avec le transceiver nRF24L01)
  SPI1_Init();
 8000bea:	f000 fc77 	bl	80014dc <SPI1_Init>
  //config USART2
  USART2_Init();
 8000bee:	f000 fdd7 	bl	80017a0 <USART2_Init>

  //configuration du transceiver en mode PRX
  Init_Transceiver();
 8000bf2:	f7ff fb0d 	bl	8000210 <Init_Transceiver>
  Config_RF_channel(1,nRF24_DR_250kbps,nRF24_TXPWR_18dBm);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2120      	movs	r1, #32
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	f7ff fb2c 	bl	8000258 <Config_RF_channel>
  Config_PRX_adress(5,nRF24_AA_ON); //Adresse sur 5 bits
 8000c00:	2101      	movs	r1, #1
 8000c02:	2005      	movs	r0, #5
 8000c04:	f7ff fb42 	bl	800028c <Config_PRX_adress>
  Config_ESB_Protocol(nRF24_ARD_500us,10);
 8000c08:	210a      	movs	r1, #10
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	f7ff fbb2 	bl	8000374 <Config_ESB_Protocol>
  //on sort du mode power down
  nRF24_SetPowerMode(nRF24_PWR_UP);
 8000c10:	2002      	movs	r0, #2
 8000c12:	f000 fa01 	bl	8001018 <nRF24_SetPowerMode>
  Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down.
 8000c16:	2002      	movs	r0, #2
 8000c18:	f7ff ffcc 	bl	8000bb4 <Delay_ms>

  //Entrée en mode RX
  nRF24_SetOperationalMode(nRF24_MODE_RX);
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f000 fa1a 	bl	8001056 <nRF24_SetOperationalMode>
  StartListen();
 8000c22:	f7ff fbcb 	bl	80003bc <StartListen>
  //Ecoute continue
  Continuous_RX_Listen(500);
 8000c26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c2a:	f7ff fbcd 	bl	80003c8 <Continuous_RX_Listen>
 8000c2e:	2300      	movs	r3, #0
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <SysTick_Handler>:


// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
//Scrutation de l'état du bouton bleu  (pas d'action à ce stade).
void SysTick_Handler()
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
	//do nothing ...
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr

08000c42 <LL_GPIO_SetOutputPin>:
{
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
 8000c4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	683a      	ldr	r2, [r7, #0]
 8000c50:	619a      	str	r2, [r3, #24]
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <LL_GPIO_ResetOutputPin>:
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
 8000c66:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	601a      	str	r2, [r3, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr

08000c9a <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	b083      	sub	sp, #12
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
 8000ca2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	431a      	orrs	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	605a      	str	r2, [r3, #4]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	f003 0301 	and.w	r3, r3, #1
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d101      	bne.n	8000cd8 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e000      	b.n	8000cda <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d101      	bne.n	8000cfe <LL_SPI_IsActiveFlag_TXE+0x18>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e000      	b.n	8000d00 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d1c:	2b80      	cmp	r3, #128	; 0x80
 8000d1e:	d101      	bne.n	8000d24 <LL_SPI_IsActiveFlag_BSY+0x18>
 8000d20:	2301      	movs	r3, #1
 8000d22:	e000      	b.n	8000d26 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	b2db      	uxtb	r3, r3
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	460b      	mov	r3, r1
 8000d56:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	330c      	adds	r3, #12
 8000d5c:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	78fa      	ldrb	r2, [r7, #3]
 8000d62:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <nRF24_CSN_L>:
static inline void nRF24_CSN_L() {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 8000d74:	2110      	movs	r1, #16
 8000d76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d7a:	f7ff ff70 	bl	8000c5e <LL_GPIO_ResetOutputPin>
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <nRF24_CSN_H>:
static inline void nRF24_CSN_H() {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 8000d86:	2110      	movs	r1, #16
 8000d88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d8c:	f7ff ff59 	bl	8000c42 <LL_GPIO_SetOutputPin>
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <nRF24_LL_RW>:
static inline uint8_t nRF24_LL_RW(uint8_t data) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
    LL_SPI_SetRxFIFOThreshold(NRF_SPI,LL_SPI_RX_FIFO_TH_QUARTER);
 8000d9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000da2:	4814      	ldr	r0, [pc, #80]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000da4:	f7ff ff79 	bl	8000c9a <LL_SPI_SetRxFIFOThreshold>
    LL_SPI_Enable(NRF_SPI);
 8000da8:	4812      	ldr	r0, [pc, #72]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000daa:	f7ff ff66 	bl	8000c7a <LL_SPI_Enable>
    while (LL_SPI_IsActiveFlag_BSY(NRF_SPI));
 8000dae:	bf00      	nop
 8000db0:	4810      	ldr	r0, [pc, #64]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000db2:	f7ff ffab 	bl	8000d0c <LL_SPI_IsActiveFlag_BSY>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d1f9      	bne.n	8000db0 <nRF24_LL_RW+0x1c>
    while (!LL_SPI_IsActiveFlag_TXE(NRF_SPI));
 8000dbc:	bf00      	nop
 8000dbe:	480d      	ldr	r0, [pc, #52]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000dc0:	f7ff ff91 	bl	8000ce6 <LL_SPI_IsActiveFlag_TXE>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d0f9      	beq.n	8000dbe <nRF24_LL_RW+0x2a>
    LL_SPI_TransmitData8(NRF_SPI, data);
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4809      	ldr	r0, [pc, #36]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000dd0:	f7ff ffbc 	bl	8000d4c <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
 8000dd4:	bf00      	nop
 8000dd6:	4807      	ldr	r0, [pc, #28]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000dd8:	f7ff ff72 	bl	8000cc0 <LL_SPI_IsActiveFlag_RXNE>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d0f9      	beq.n	8000dd6 <nRF24_LL_RW+0x42>
    return LL_SPI_ReceiveData8(NRF_SPI);
 8000de2:	4804      	ldr	r0, [pc, #16]	; (8000df4 <nRF24_LL_RW+0x60>)
 8000de4:	f7ff ffa5 	bl	8000d32 <LL_SPI_ReceiveData8>
 8000de8:	4603      	mov	r3, r0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40013000 	.word	0x40013000

08000df8 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8000e02:	f7ff ffb5 	bl	8000d70 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	f003 031f 	and.w	r3, r3, #31
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff ffc0 	bl	8000d94 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8000e14:	20ff      	movs	r0, #255	; 0xff
 8000e16:	f7ff ffbd 	bl	8000d94 <nRF24_LL_RW>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8000e1e:	f7ff ffb0 	bl	8000d82 <nRF24_CSN_H>

	return value;
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	460a      	mov	r2, r1
 8000e36:	71fb      	strb	r3, [r7, #7]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000e3c:	f7ff ff98 	bl	8000d70 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	2b1f      	cmp	r3, #31
 8000e44:	d810      	bhi.n	8000e68 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8000e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4a:	f003 031f 	and.w	r3, r3, #31
 8000e4e:	b25b      	sxtb	r3, r3
 8000e50:	f043 0320 	orr.w	r3, r3, #32
 8000e54:	b25b      	sxtb	r3, r3
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff9b 	bl	8000d94 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8000e5e:	79bb      	ldrb	r3, [r7, #6]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff ff97 	bl	8000d94 <nRF24_LL_RW>
 8000e66:	e013      	b.n	8000e90 <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff92 	bl	8000d94 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	2be1      	cmp	r3, #225	; 0xe1
 8000e74:	d00c      	beq.n	8000e90 <nRF24_WriteReg+0x64>
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	2be2      	cmp	r3, #226	; 0xe2
 8000e7a:	d009      	beq.n	8000e90 <nRF24_WriteReg+0x64>
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	2be3      	cmp	r3, #227	; 0xe3
 8000e80:	d006      	beq.n	8000e90 <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2bff      	cmp	r3, #255	; 0xff
 8000e86:	d003      	beq.n	8000e90 <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8000e88:	79bb      	ldrb	r3, [r7, #6]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ff82 	bl	8000d94 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8000e90:	f7ff ff77 	bl	8000d82 <nRF24_CSN_H>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000eac:	f7ff ff60 	bl	8000d70 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff ff6e 	bl	8000d94 <nRF24_LL_RW>
	while (count--) {
 8000eb8:	e007      	b.n	8000eca <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8000eba:	683c      	ldr	r4, [r7, #0]
 8000ebc:	1c63      	adds	r3, r4, #1
 8000ebe:	603b      	str	r3, [r7, #0]
 8000ec0:	20ff      	movs	r0, #255	; 0xff
 8000ec2:	f7ff ff67 	bl	8000d94 <nRF24_LL_RW>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8000eca:	79bb      	ldrb	r3, [r7, #6]
 8000ecc:	1e5a      	subs	r2, r3, #1
 8000ece:	71ba      	strb	r2, [r7, #6]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1f2      	bne.n	8000eba <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 8000ed4:	f7ff ff55 	bl	8000d82 <nRF24_CSN_H>
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd90      	pop	{r4, r7, pc}

08000ee0 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	6039      	str	r1, [r7, #0]
 8000eea:	71fb      	strb	r3, [r7, #7]
 8000eec:	4613      	mov	r3, r2
 8000eee:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000ef0:	f7ff ff3e 	bl	8000d70 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff ff4c 	bl	8000d94 <nRF24_LL_RW>
	while (count--) {
 8000efc:	e006      	b.n	8000f0c <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	1c5a      	adds	r2, r3, #1
 8000f02:	603a      	str	r2, [r7, #0]
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff ff44 	bl	8000d94 <nRF24_LL_RW>
	while (count--) {
 8000f0c:	79bb      	ldrb	r3, [r7, #6]
 8000f0e:	1e5a      	subs	r2, r3, #1
 8000f10:	71ba      	strb	r2, [r7, #6]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1f3      	bne.n	8000efe <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 8000f16:	f7ff ff34 	bl	8000d82 <nRF24_CSN_H>
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8000f22:	b580      	push	{r7, lr}
 8000f24:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8000f26:	2108      	movs	r1, #8
 8000f28:	2000      	movs	r0, #0
 8000f2a:	f7ff ff7f 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8000f2e:	213f      	movs	r1, #63	; 0x3f
 8000f30:	2001      	movs	r0, #1
 8000f32:	f7ff ff7b 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8000f36:	2103      	movs	r1, #3
 8000f38:	2002      	movs	r0, #2
 8000f3a:	f7ff ff77 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8000f3e:	2103      	movs	r1, #3
 8000f40:	2003      	movs	r0, #3
 8000f42:	f7ff ff73 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8000f46:	2103      	movs	r1, #3
 8000f48:	2004      	movs	r0, #4
 8000f4a:	f7ff ff6f 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8000f4e:	2102      	movs	r1, #2
 8000f50:	2005      	movs	r0, #5
 8000f52:	f7ff ff6b 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8000f56:	210e      	movs	r1, #14
 8000f58:	2006      	movs	r0, #6
 8000f5a:	f7ff ff67 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2007      	movs	r0, #7
 8000f62:	f7ff ff63 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8000f66:	2100      	movs	r1, #0
 8000f68:	2011      	movs	r0, #17
 8000f6a:	f7ff ff5f 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8000f6e:	2100      	movs	r1, #0
 8000f70:	2012      	movs	r0, #18
 8000f72:	f7ff ff5b 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8000f76:	2100      	movs	r1, #0
 8000f78:	2013      	movs	r0, #19
 8000f7a:	f7ff ff57 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8000f7e:	2100      	movs	r1, #0
 8000f80:	2014      	movs	r0, #20
 8000f82:	f7ff ff53 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8000f86:	2100      	movs	r1, #0
 8000f88:	2015      	movs	r0, #21
 8000f8a:	f7ff ff4f 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2016      	movs	r0, #22
 8000f92:	f7ff ff4b 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8000f96:	2100      	movs	r1, #0
 8000f98:	201c      	movs	r0, #28
 8000f9a:	f7ff ff47 	bl	8000e2c <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	201d      	movs	r0, #29
 8000fa2:	f7ff ff43 	bl	8000e2c <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8000fa6:	f000 f9bb 	bl	8001320 <nRF24_FlushRX>
	nRF24_FlushTX();
 8000faa:	f000 f9b1 	bl	8001310 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8000fae:	f000 f9bf 	bl	8001330 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8000fb2:	f7ff fee6 	bl	8000d82 <nRF24_CSN_H>
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	; (8001014 <nRF24_Check+0x58>)
 8000fc4:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8000fc6:	2205      	movs	r2, #5
 8000fc8:	68b9      	ldr	r1, [r7, #8]
 8000fca:	2030      	movs	r0, #48	; 0x30
 8000fcc:	f7ff ff88 	bl	8000ee0 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	2205      	movs	r2, #5
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	2010      	movs	r0, #16
 8000fd8:	f7ff ff60 	bl	8000e9c <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8000fdc:	2300      	movs	r3, #0
 8000fde:	73fb      	strb	r3, [r7, #15]
 8000fe0:	e010      	b.n	8001004 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	f107 0210 	add.w	r2, r7, #16
 8000fe8:	4413      	add	r3, r2
 8000fea:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	1c59      	adds	r1, r3, #1
 8000ff2:	60b9      	str	r1, [r7, #8]
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d001      	beq.n	8000ffe <nRF24_Check+0x42>
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e006      	b.n	800100c <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	3301      	adds	r3, #1
 8001002:	73fb      	strb	r3, [r7, #15]
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	2b04      	cmp	r3, #4
 8001008:	d9eb      	bls.n	8000fe2 <nRF24_Check+0x26>
	}

	return 1;
 800100a:	2301      	movs	r3, #1
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	08002d74 	.word	0x08002d74

08001018 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff fee8 	bl	8000df8 <nRF24_ReadReg>
 8001028:	4603      	mov	r3, r0
 800102a:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d104      	bne.n	800103c <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	f043 0302 	orr.w	r3, r3, #2
 8001038:	73fb      	strb	r3, [r7, #15]
 800103a:	e003      	b.n	8001044 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	f023 0302 	bic.w	r3, r3, #2
 8001042:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	4619      	mov	r1, r3
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff feef 	bl	8000e2c <nRF24_WriteReg>
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8001060:	2000      	movs	r0, #0
 8001062:	f7ff fec9 	bl	8000df8 <nRF24_ReadReg>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	f023 0301 	bic.w	r3, r3, #1
 8001070:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	b25a      	sxtb	r2, r3
 800107c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001080:	4313      	orrs	r3, r2
 8001082:	b25b      	sxtb	r3, r3
 8001084:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001086:	7bfb      	ldrb	r3, [r7, #15]
 8001088:	4619      	mov	r1, r3
 800108a:	2000      	movs	r0, #0
 800108c:	f7ff fece 	bl	8000e2c <nRF24_WriteReg>
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	4619      	mov	r1, r3
 80010a6:	2005      	movs	r0, #5
 80010a8:	f7ff fec0 	bl	8000e2c <nRF24_WriteReg>
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	460a      	mov	r2, r1
 80010be:	71fb      	strb	r3, [r7, #7]
 80010c0:	4613      	mov	r3, r2
 80010c2:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, (uint8_t)((ard << 4) | (arc & nRF24_MASK_RETR_ARC)));
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	011b      	lsls	r3, r3, #4
 80010c8:	b25a      	sxtb	r2, r3
 80010ca:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4619      	mov	r1, r3
 80010dc:	2004      	movs	r0, #4
 80010de:	f7ff fea5 	bl	8000e2c <nRF24_WriteReg>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	3b02      	subs	r3, #2
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4619      	mov	r1, r3
 80010fc:	2003      	movs	r0, #3
 80010fe:	f7ff fe95 	bl	8000e2c <nRF24_WriteReg>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	6039      	str	r1, [r7, #0]
 8001116:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	2b06      	cmp	r3, #6
 800111c:	d83e      	bhi.n	800119c <nRF24_SetAddr+0x90>
 800111e:	a201      	add	r2, pc, #4	; (adr r2, 8001124 <nRF24_SetAddr+0x18>)
 8001120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001124:	08001141 	.word	0x08001141
 8001128:	08001141 	.word	0x08001141
 800112c:	08001189 	.word	0x08001189
 8001130:	08001189 	.word	0x08001189
 8001134:	08001189 	.word	0x08001189
 8001138:	08001189 	.word	0x08001189
 800113c:	08001141 	.word	0x08001141
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8001140:	2003      	movs	r0, #3
 8001142:	f7ff fe59 	bl	8000df8 <nRF24_ReadReg>
 8001146:	4603      	mov	r3, r0
 8001148:	3301      	adds	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	4413      	add	r3, r2
 8001152:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 8001154:	f7ff fe0c 	bl	8000d70 <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	4a13      	ldr	r2, [pc, #76]	; (80011a8 <nRF24_SetAddr+0x9c>)
 800115c:	5cd3      	ldrb	r3, [r2, r3]
 800115e:	f043 0320 	orr.w	r3, r3, #32
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fe15 	bl	8000d94 <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	1e5a      	subs	r2, r3, #1
 800116e:	603a      	str	r2, [r7, #0]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fe0e 	bl	8000d94 <nRF24_LL_RW>
			} while (addr_width--);
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	1e5a      	subs	r2, r3, #1
 800117c:	73fa      	strb	r2, [r7, #15]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f3      	bne.n	800116a <nRF24_SetAddr+0x5e>
			nRF24_CSN_H();
 8001182:	f7ff fdfe 	bl	8000d82 <nRF24_CSN_H>
			break;
 8001186:	e00a      	b.n	800119e <nRF24_SetAddr+0x92>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4a07      	ldr	r2, [pc, #28]	; (80011a8 <nRF24_SetAddr+0x9c>)
 800118c:	5cd2      	ldrb	r2, [r2, r3]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	4610      	mov	r0, r2
 8001196:	f7ff fe49 	bl	8000e2c <nRF24_WriteReg>
			break;
 800119a:	e000      	b.n	800119e <nRF24_SetAddr+0x92>
		default:
			// Incorrect pipe number -> do nothing
			break;
 800119c:	bf00      	nop
	}
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	08002d98 	.word	0x08002d98

080011ac <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80011b6:	2006      	movs	r0, #6
 80011b8:	f7ff fe1e 	bl	8000df8 <nRF24_ReadReg>
 80011bc:	4603      	mov	r3, r0
 80011be:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	f023 0306 	bic.w	r3, r3, #6
 80011c6:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 80011c8:	7bfa      	ldrb	r2, [r7, #15]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 80011d0:	7bfb      	ldrb	r3, [r7, #15]
 80011d2:	4619      	mov	r1, r3
 80011d4:	2006      	movs	r0, #6
 80011d6:	f7ff fe29 	bl	8000e2c <nRF24_WriteReg>
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80011ec:	2006      	movs	r0, #6
 80011ee:	f7ff fe03 	bl	8000df8 <nRF24_ReadReg>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 80011f6:	7bfb      	ldrb	r3, [r7, #15]
 80011f8:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80011fc:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	4313      	orrs	r3, r2
 8001204:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	4619      	mov	r1, r3
 800120a:	2006      	movs	r0, #6
 800120c:	f7ff fe0e 	bl	8000e2c <nRF24_WriteReg>
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
 8001222:	460b      	mov	r3, r1
 8001224:	71bb      	strb	r3, [r7, #6]
 8001226:	4613      	mov	r3, r2
 8001228:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 800122a:	2002      	movs	r0, #2
 800122c:	f7ff fde4 	bl	8000df8 <nRF24_ReadReg>
 8001230:	4603      	mov	r3, r0
 8001232:	b25a      	sxtb	r2, r3
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	2101      	movs	r1, #1
 8001238:	fa01 f303 	lsl.w	r3, r1, r3
 800123c:	b25b      	sxtb	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	b25b      	sxtb	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001248:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	4619      	mov	r1, r3
 800124e:	2002      	movs	r0, #2
 8001250:	f7ff fdec 	bl	8000e2c <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4a19      	ldr	r2, [pc, #100]	; (80012bc <nRF24_SetRXPipe+0xa4>)
 8001258:	5cd2      	ldrb	r2, [r2, r3]
 800125a:	797b      	ldrb	r3, [r7, #5]
 800125c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001260:	b2db      	uxtb	r3, r3
 8001262:	4619      	mov	r1, r3
 8001264:	4610      	mov	r0, r2
 8001266:	f7ff fde1 	bl	8000e2c <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 800126a:	2001      	movs	r0, #1
 800126c:	f7ff fdc4 	bl	8000df8 <nRF24_ReadReg>
 8001270:	4603      	mov	r3, r0
 8001272:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8001274:	79bb      	ldrb	r3, [r7, #6]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d10a      	bne.n	8001290 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	2201      	movs	r2, #1
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	b25a      	sxtb	r2, r3
 8001284:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001288:	4313      	orrs	r3, r2
 800128a:	b25b      	sxtb	r3, r3
 800128c:	73fb      	strb	r3, [r7, #15]
 800128e:	e00b      	b.n	80012a8 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2201      	movs	r2, #1
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	b25b      	sxtb	r3, r3
 800129a:	43db      	mvns	r3, r3
 800129c:	b25a      	sxtb	r2, r3
 800129e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a2:	4013      	ands	r3, r2
 80012a4:	b25b      	sxtb	r3, r3
 80012a6:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
 80012aa:	4619      	mov	r1, r3
 80012ac:	2001      	movs	r0, #1
 80012ae:	f7ff fdbd 	bl	8000e2c <nRF24_WriteReg>
}
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	08002d90 	.word	0x08002d90

080012c0 <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 80012ca:	2001      	movs	r0, #1
 80012cc:	f7ff fd94 	bl	8000df8 <nRF24_ReadReg>
 80012d0:	4603      	mov	r3, r0
 80012d2:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	2201      	movs	r2, #1
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	b25a      	sxtb	r2, r3
 80012de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	b25b      	sxtb	r3, r3
 80012e6:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	4619      	mov	r1, r3
 80012ec:	2001      	movs	r0, #1
 80012ee:	f7ff fd9d 	bl	8000e2c <nRF24_WriteReg>
}
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 80012fe:	2017      	movs	r0, #23
 8001300:	f7ff fd7a 	bl	8000df8 <nRF24_ReadReg>
 8001304:	4603      	mov	r3, r0
 8001306:	f003 0303 	and.w	r3, r3, #3
 800130a:	b2db      	uxtb	r3, r3
}
 800130c:	4618      	mov	r0, r3
 800130e:	bd80      	pop	{r7, pc}

08001310 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8001314:	21ff      	movs	r1, #255	; 0xff
 8001316:	20e1      	movs	r0, #225	; 0xe1
 8001318:	f7ff fd88 	bl	8000e2c <nRF24_WriteReg>
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}

08001320 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8001324:	21ff      	movs	r1, #255	; 0xff
 8001326:	20e2      	movs	r0, #226	; 0xe2
 8001328:	f7ff fd80 	bl	8000e2c <nRF24_WriteReg>
}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}

08001330 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8001336:	2007      	movs	r0, #7
 8001338:	f7ff fd5e 	bl	8000df8 <nRF24_ReadReg>
 800133c:	4603      	mov	r3, r0
 800133e:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001346:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4619      	mov	r1, r3
 800134c:	2007      	movs	r0, #7
 800134e:	f7ff fd6d 	bl	8000e2c <nRF24_WriteReg>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <nRF24_GetRxDplPayloadWidth>:
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
}

static uint8_t nRF24_GetRxDplPayloadWidth() {
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
	uint8_t value;

	nRF24_CSN_L();
 8001360:	f7ff fd06 	bl	8000d70 <nRF24_CSN_L>
	nRF24_LL_RW(nRF24_CMD_R_RX_PL_WID);
 8001364:	2060      	movs	r0, #96	; 0x60
 8001366:	f7ff fd15 	bl	8000d94 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 800136a:	20ff      	movs	r0, #255	; 0xff
 800136c:	f7ff fd12 	bl	8000d94 <nRF24_LL_RW>
 8001370:	4603      	mov	r3, r0
 8001372:	71fb      	strb	r3, [r7, #7]
	nRF24_CSN_H();
 8001374:	f7ff fd05 	bl	8000d82 <nRF24_CSN_H>

	return value;
 8001378:	79fb      	ldrb	r3, [r7, #7]

}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <nRF24_ReadPayloadGeneric>:

static nRF24_RXResult nRF24_ReadPayloadGeneric(uint8_t *pBuf, uint8_t *length, uint8_t dpl) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	4613      	mov	r3, r2
 8001390:	71fb      	strb	r3, [r7, #7]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8001392:	2007      	movs	r0, #7
 8001394:	f7ff fd30 	bl	8000df8 <nRF24_ReadReg>
 8001398:	4603      	mov	r3, r0
 800139a:	105b      	asrs	r3, r3, #1
 800139c:	b2db      	uxtb	r3, r3
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	75fb      	strb	r3, [r7, #23]

	// RX FIFO empty?
	if (pipe < 6) {
 80013a4:	7dfb      	ldrb	r3, [r7, #23]
 80013a6:	2b05      	cmp	r3, #5
 80013a8:	d829      	bhi.n	80013fe <nRF24_ReadPayloadGeneric+0x7a>
		// Get payload length
		if(dpl) {
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d00f      	beq.n	80013d0 <nRF24_ReadPayloadGeneric+0x4c>
			*length = nRF24_GetRxDplPayloadWidth();
 80013b0:	f7ff ffd3 	bl	800135a <nRF24_GetRxDplPayloadWidth>
 80013b4:	4603      	mov	r3, r0
 80013b6:	461a      	mov	r2, r3
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	701a      	strb	r2, [r3, #0]
			if(*length>32) { //broken packet
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b20      	cmp	r3, #32
 80013c2:	d90f      	bls.n	80013e4 <nRF24_ReadPayloadGeneric+0x60>
				*length = 0;
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
				nRF24_FlushRX();
 80013ca:	f7ff ffa9 	bl	8001320 <nRF24_FlushRX>
 80013ce:	e009      	b.n	80013e4 <nRF24_ReadPayloadGeneric+0x60>
			}
		} else {
			*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 80013d0:	7dfb      	ldrb	r3, [r7, #23]
 80013d2:	4a0f      	ldr	r2, [pc, #60]	; (8001410 <nRF24_ReadPayloadGeneric+0x8c>)
 80013d4:	5cd3      	ldrb	r3, [r2, r3]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fd0e 	bl	8000df8 <nRF24_ReadReg>
 80013dc:	4603      	mov	r3, r0
 80013de:	461a      	mov	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	701a      	strb	r2, [r3, #0]
		}

		// Read a payload from the RX FIFO
		if (*length) {
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d006      	beq.n	80013fa <nRF24_ReadPayloadGeneric+0x76>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	68f9      	ldr	r1, [r7, #12]
 80013f4:	2061      	movs	r0, #97	; 0x61
 80013f6:	f7ff fd51 	bl	8000e9c <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 80013fa:	7dfb      	ldrb	r3, [r7, #23]
 80013fc:	e003      	b.n	8001406 <nRF24_ReadPayloadGeneric+0x82>
	}

	// The RX FIFO is empty
	*length = 0;
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8001404:	23ff      	movs	r3, #255	; 0xff
}
 8001406:	4618      	mov	r0, r3
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	08002d90 	.word	0x08002d90

08001414 <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
	return nRF24_ReadPayloadGeneric(pBuf, length,0);
 800141e:	2200      	movs	r2, #0
 8001420:	6839      	ldr	r1, [r7, #0]
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ffae 	bl	8001384 <nRF24_ReadPayloadGeneric>
 8001428:	4603      	mov	r3, r0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <LL_AHB2_GRP1_EnableClock>:
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800143c:	4b08      	ldr	r3, [pc, #32]	; (8001460 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800143e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001440:	4907      	ldr	r1, [pc, #28]	; (8001460 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4313      	orrs	r3, r2
 8001446:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800144a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4013      	ands	r3, r2
 8001450:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40021000 	.word	0x40021000

08001464 <LL_APB2_GRP1_EnableClock>:
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <LL_APB2_GRP1_EnableClock+0x2c>)
 800146e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001470:	4907      	ldr	r1, [pc, #28]	; (8001490 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4313      	orrs	r3, r2
 8001476:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001478:	4b05      	ldr	r3, [pc, #20]	; (8001490 <LL_APB2_GRP1_EnableClock+0x2c>)
 800147a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4013      	ands	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001482:	68fb      	ldr	r3, [r7, #12]
}
 8001484:	bf00      	nop
 8001486:	3714      	adds	r7, #20
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	40021000 	.word	0x40021000

08001494 <LL_SPI_SetStandard>:
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f023 0210 	bic.w	r2, r3, #16
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	605a      	str	r2, [r3, #4]
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <LL_SPI_DisableNSSPulseMgt>:
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f023 0208 	bic.w	r2, r3, #8
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	605a      	str	r2, [r3, #4]
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
	...

080014dc <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b090      	sub	sp, #64	; 0x40
 80014e0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80014e2:	f107 0318 	add.w	r3, r7, #24
 80014e6:	2228      	movs	r2, #40	; 0x28
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f001 fbda 	bl	8002ca4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	463b      	mov	r3, r7
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
 80014fc:	611a      	str	r2, [r3, #16]
 80014fe:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001500:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001504:	f7ff ffae 	bl	8001464 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001508:	2001      	movs	r0, #1
 800150a:	f7ff ff93 	bl	8001434 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800150e:	23e0      	movs	r3, #224	; 0xe0
 8001510:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001512:	2302      	movs	r3, #2
 8001514:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001516:	2303      	movs	r3, #3
 8001518:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001522:	2305      	movs	r3, #5
 8001524:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001526:	463b      	mov	r3, r7
 8001528:	4619      	mov	r1, r3
 800152a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152e:	f000 fdae 	bl	800208e <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001536:	f44f 7382 	mov.w	r3, #260	; 0x104
 800153a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800153c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001540:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001542:	2300      	movs	r3, #0
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001546:	2300      	movs	r3, #0
 8001548:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800154a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800154e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8001550:	2318      	movs	r3, #24
 8001552:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001554:	2300      	movs	r3, #0
 8001556:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 800155c:	2307      	movs	r3, #7
 800155e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001560:	f107 0318 	add.w	r3, r7, #24
 8001564:	4619      	mov	r1, r3
 8001566:	4807      	ldr	r0, [pc, #28]	; (8001584 <SPI1_Init+0xa8>)
 8001568:	f001 f9df 	bl	800292a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 800156c:	2100      	movs	r1, #0
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <SPI1_Init+0xa8>)
 8001570:	f7ff ff90 	bl	8001494 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8001574:	4803      	ldr	r0, [pc, #12]	; (8001584 <SPI1_Init+0xa8>)
 8001576:	f7ff ffa0 	bl	80014ba <LL_SPI_DisableNSSPulseMgt>
}
 800157a:	bf00      	nop
 800157c:	3740      	adds	r7, #64	; 0x40
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40013000 	.word	0x40013000

08001588 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001590:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001592:	695a      	ldr	r2, [r3, #20]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4013      	ands	r3, r2
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	429a      	cmp	r2, r3
 800159c:	d101      	bne.n	80015a2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800159e:	2301      	movs	r3, #1
 80015a0:	e000      	b.n	80015a4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	40010400 	.word	0x40010400

080015b4 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80015bc:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6153      	str	r3, [r2, #20]
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40010400 	.word	0x40010400

080015d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e6:	e7fe      	b.n	80015e6 <HardFault_Handler+0x4>

080015e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ec:	e7fe      	b.n	80015ec <MemManage_Handler+0x4>

080015ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f2:	e7fe      	b.n	80015f2 <BusFault_Handler+0x4>

080015f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <UsageFault_Handler+0x4>

080015fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8001628:	2001      	movs	r0, #1
 800162a:	f7ff ffad 	bl	8001588 <LL_EXTI_IsActiveFlag_0_31>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8001634:	2001      	movs	r0, #1
 8001636:	f7ff ffbd 	bl	80015b4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001644:	4b17      	ldr	r3, [pc, #92]	; (80016a4 <SystemInit+0x64>)
 8001646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800164a:	4a16      	ldr	r2, [pc, #88]	; (80016a4 <SystemInit+0x64>)
 800164c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <SystemInit+0x68>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a13      	ldr	r2, [pc, #76]	; (80016a8 <SystemInit+0x68>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <SystemInit+0x68>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <SystemInit+0x68>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a0f      	ldr	r2, [pc, #60]	; (80016a8 <SystemInit+0x68>)
 800166c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001670:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001674:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001676:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <SystemInit+0x68>)
 8001678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800167c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800167e:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <SystemInit+0x68>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a09      	ldr	r2, [pc, #36]	; (80016a8 <SystemInit+0x68>)
 8001684:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001688:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800168a:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <SystemInit+0x68>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001690:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <SystemInit+0x64>)
 8001692:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001696:	609a      	str	r2, [r3, #8]
#endif
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000ed00 	.word	0xe000ed00
 80016a8:	40021000 	.word	0x40021000

080016ac <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f043 0201 	orr.w	r2, r3, #1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	609a      	str	r2, [r3, #8]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001708:	2b80      	cmp	r3, #128	; 0x80
 800170a:	d101      	bne.n	8001710 <LL_USART_IsActiveFlag_TXE+0x18>
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <LL_USART_IsActiveFlag_TXE+0x1a>
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	460b      	mov	r3, r1
 8001728:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 800172a:	78fb      	ldrb	r3, [r7, #3]
 800172c:	b29a      	uxth	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <LL_AHB2_GRP1_EnableClock>:
{
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001748:	4b08      	ldr	r3, [pc, #32]	; (800176c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800174a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800174c:	4907      	ldr	r1, [pc, #28]	; (800176c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4313      	orrs	r3, r2
 8001752:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001756:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4013      	ands	r3, r2
 800175c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	40021000 	.word	0x40021000

08001770 <LL_APB1_GRP1_EnableClock>:
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001778:	4b08      	ldr	r3, [pc, #32]	; (800179c <LL_APB1_GRP1_EnableClock+0x2c>)
 800177a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800177c:	4907      	ldr	r1, [pc, #28]	; (800179c <LL_APB1_GRP1_EnableClock+0x2c>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4313      	orrs	r3, r2
 8001782:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001786:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4013      	ands	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800178e:	68fb      	ldr	r3, [r7, #12]
}
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	40021000 	.word	0x40021000

080017a0 <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08e      	sub	sp, #56	; 0x38
 80017a4:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]
 80017b6:	615a      	str	r2, [r3, #20]
 80017b8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
 80017c8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80017ca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017ce:	f7ff ffcf 	bl	8001770 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80017d2:	2001      	movs	r0, #1
 80017d4:	f7ff ffb4 	bl	8001740 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80017d8:	230c      	movs	r3, #12
 80017da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80017dc:	2302      	movs	r3, #2
 80017de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80017e0:	2303      	movs	r3, #3
 80017e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80017ec:	2307      	movs	r3, #7
 80017ee:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	4619      	mov	r1, r3
 80017f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017f8:	f000 fc49 	bl	800208e <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 80017fc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001800:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001802:	2300      	movs	r3, #0
 8001804:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001806:	2300      	movs	r3, #0
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800180a:	2300      	movs	r3, #0
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800180e:	230c      	movs	r3, #12
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001812:	2300      	movs	r3, #0
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001816:	2300      	movs	r3, #0
 8001818:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800181a:	f107 031c 	add.w	r3, r7, #28
 800181e:	4619      	mov	r1, r3
 8001820:	4806      	ldr	r0, [pc, #24]	; (800183c <USART2_Init+0x9c>)
 8001822:	f001 f941 	bl	8002aa8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <USART2_Init+0x9c>)
 8001828:	f7ff ff50 	bl	80016cc <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <USART2_Init+0x9c>)
 800182e:	f7ff ff3d 	bl	80016ac <LL_USART_Enable>
}
 8001832:	bf00      	nop
 8001834:	3738      	adds	r7, #56	; 0x38
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40004400 	.word	0x40004400

08001840 <UART_SendChar>:

void UART_SendChar(char b) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]

	while(!LL_USART_IsActiveFlag_TXE(USART2)){};
 800184a:	bf00      	nop
 800184c:	4807      	ldr	r0, [pc, #28]	; (800186c <UART_SendChar+0x2c>)
 800184e:	f7ff ff53 	bl	80016f8 <LL_USART_IsActiveFlag_TXE>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0f9      	beq.n	800184c <UART_SendChar+0xc>
	LL_USART_TransmitData8(USART2, (uint8_t) b);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	4619      	mov	r1, r3
 800185c:	4803      	ldr	r0, [pc, #12]	; (800186c <UART_SendChar+0x2c>)
 800185e:	f7ff ff5e 	bl	800171e <LL_USART_TransmitData8>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40004400 	.word	0x40004400

08001870 <UART_SendStr>:

void UART_SendStr(char *string) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	for(;(*string) != 0;string++)
 8001878:	e007      	b.n	800188a <UART_SendStr+0x1a>
	{
		UART_SendChar(* string);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ffde 	bl	8001840 <UART_SendChar>
	for(;(*string) != 0;string++)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3301      	adds	r3, #1
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f3      	bne.n	800187a <UART_SendStr+0xa>
	}
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <UART_SendBufHex>:

void UART_SendBufHex(char *buf, uint16_t bufsize) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	char ch;
	for (i = 0; i < bufsize; i++) {
 80018a8:	2300      	movs	r3, #0
 80018aa:	81fb      	strh	r3, [r7, #14]
 80018ac:	e018      	b.n	80018e0 <UART_SendBufHex+0x44>
		ch = *buf++;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	607a      	str	r2, [r7, #4]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	737b      	strb	r3, [r7, #13]
		UART_SendChar(HEX_CHARS[(ch >> 4)   % 0x10]);
 80018b8:	7b7b      	ldrb	r3, [r7, #13]
 80018ba:	091b      	lsrs	r3, r3, #4
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	461a      	mov	r2, r3
 80018c0:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <UART_SendBufHex+0x54>)
 80018c2:	5c9b      	ldrb	r3, [r3, r2]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ffbb 	bl	8001840 <UART_SendChar>
		UART_SendChar(HEX_CHARS[(ch & 0x0f) % 0x10]);
 80018ca:	7b7b      	ldrb	r3, [r7, #13]
 80018cc:	f003 030f 	and.w	r3, r3, #15
 80018d0:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <UART_SendBufHex+0x54>)
 80018d2:	5cd3      	ldrb	r3, [r2, r3]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff ffb3 	bl	8001840 <UART_SendChar>
	for (i = 0; i < bufsize; i++) {
 80018da:	89fb      	ldrh	r3, [r7, #14]
 80018dc:	3301      	adds	r3, #1
 80018de:	81fb      	strh	r3, [r7, #14]
 80018e0:	89fa      	ldrh	r2, [r7, #14]
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d3e2      	bcc.n	80018ae <UART_SendBufHex+0x12>
	}
}
 80018e8:	bf00      	nop
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	08002d7c 	.word	0x08002d7c

080018f4 <UART_SendInt>:
void UART_SendHex8(uint16_t num) {
	UART_SendChar(HEX_CHARS[(num >> 4)   % 0x10]);
	UART_SendChar(HEX_CHARS[(num & 0x0f) % 0x10]);
}

void UART_SendInt(uint32_t num) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
	char str[10]; // 10 chars max for INT32_MAX
	int i = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]
	if (num < 0) {
		UART_SendChar('-');
		num *= -1;
	}
	do str[i++] = (char) (num % 10 + '0'); while ((num /= 10) > 0);
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4b19      	ldr	r3, [pc, #100]	; (8001968 <UART_SendInt+0x74>)
 8001904:	fba3 2301 	umull	r2, r3, r3, r1
 8001908:	08da      	lsrs	r2, r3, #3
 800190a:	4613      	mov	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	4413      	add	r3, r2
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	1aca      	subs	r2, r1, r3
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	1c59      	adds	r1, r3, #1
 800191a:	6179      	str	r1, [r7, #20]
 800191c:	3230      	adds	r2, #48	; 0x30
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	f107 0118 	add.w	r1, r7, #24
 8001924:	440b      	add	r3, r1
 8001926:	f803 2c10 	strb.w	r2, [r3, #-16]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a0e      	ldr	r2, [pc, #56]	; (8001968 <UART_SendInt+0x74>)
 800192e:	fba2 2303 	umull	r2, r3, r2, r3
 8001932:	08db      	lsrs	r3, r3, #3
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1e1      	bne.n	8001900 <UART_SendInt+0xc>
	for (i--; i >= 0; i--) UART_SendChar(str[i]);
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3b01      	subs	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e00a      	b.n	800195a <UART_SendInt+0x66>
 8001944:	f107 0208 	add.w	r2, r7, #8
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	4413      	add	r3, r2
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff ff76 	bl	8001840 <UART_SendChar>
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	3b01      	subs	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	2b00      	cmp	r3, #0
 800195e:	daf1      	bge.n	8001944 <UART_SendInt+0x50>
}
 8001960:	bf00      	nop
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	cccccccd 	.word	0xcccccccd

0800196c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800196c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001970:	f7ff fe66 	bl	8001640 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001974:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001976:	e003      	b.n	8001980 <LoopCopyDataInit>

08001978 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800197a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800197c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800197e:	3104      	adds	r1, #4

08001980 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001980:	480a      	ldr	r0, [pc, #40]	; (80019ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001984:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001986:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001988:	d3f6      	bcc.n	8001978 <CopyDataInit>
	ldr	r2, =_sbss
 800198a:	4a0a      	ldr	r2, [pc, #40]	; (80019b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800198c:	e002      	b.n	8001994 <LoopFillZerobss>

0800198e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800198e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001990:	f842 3b04 	str.w	r3, [r2], #4

08001994 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <LoopForever+0x16>)
	cmp	r2, r3
 8001996:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001998:	d3f9      	bcc.n	800198e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800199a:	f001 f95f 	bl	8002c5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800199e:	f7ff f914 	bl	8000bca <main>

080019a2 <LoopForever>:

LoopForever:
    b LoopForever
 80019a2:	e7fe      	b.n	80019a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019a4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80019a8:	08002df0 	.word	0x08002df0
	ldr	r0, =_sdata
 80019ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80019b0:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 80019b4:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
 80019b8:	2000006c 	.word	0x2000006c

080019bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019bc:	e7fe      	b.n	80019bc <ADC1_2_IRQHandler>
	...

080019c0 <LL_EXTI_EnableIT_0_31>:
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4904      	ldr	r1, [pc, #16]	; (80019e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	40010400 	.word	0x40010400

080019e4 <LL_EXTI_EnableIT_32_63>:
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <LL_EXTI_EnableIT_32_63+0x20>)
 80019ee:	6a1a      	ldr	r2, [r3, #32]
 80019f0:	4904      	ldr	r1, [pc, #16]	; (8001a04 <LL_EXTI_EnableIT_32_63+0x20>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	620b      	str	r3, [r1, #32]
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	40010400 	.word	0x40010400

08001a08 <LL_EXTI_DisableIT_0_31>:
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <LL_EXTI_DisableIT_0_31+0x24>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	4904      	ldr	r1, [pc, #16]	; (8001a2c <LL_EXTI_DisableIT_0_31+0x24>)
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	600b      	str	r3, [r1, #0]
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40010400 	.word	0x40010400

08001a30 <LL_EXTI_DisableIT_32_63>:
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <LL_EXTI_DisableIT_32_63+0x24>)
 8001a3a:	6a1a      	ldr	r2, [r3, #32]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	4904      	ldr	r1, [pc, #16]	; (8001a54 <LL_EXTI_DisableIT_32_63+0x24>)
 8001a42:	4013      	ands	r3, r2
 8001a44:	620b      	str	r3, [r1, #32]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	40010400 	.word	0x40010400

08001a58 <LL_EXTI_EnableEvent_0_31>:
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	4904      	ldr	r1, [pc, #16]	; (8001a78 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	40010400 	.word	0x40010400

08001a7c <LL_EXTI_EnableEvent_32_63>:
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <LL_EXTI_EnableEvent_32_63+0x20>)
 8001a86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a88:	4904      	ldr	r1, [pc, #16]	; (8001a9c <LL_EXTI_EnableEvent_32_63+0x20>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	40010400 	.word	0x40010400

08001aa0 <LL_EXTI_DisableEvent_0_31>:
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001aaa:	685a      	ldr	r2, [r3, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	43db      	mvns	r3, r3
 8001ab0:	4904      	ldr	r1, [pc, #16]	; (8001ac4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	604b      	str	r3, [r1, #4]
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40010400 	.word	0x40010400

08001ac8 <LL_EXTI_DisableEvent_32_63>:
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <LL_EXTI_DisableEvent_32_63+0x24>)
 8001ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	4904      	ldr	r1, [pc, #16]	; (8001aec <LL_EXTI_DisableEvent_32_63+0x24>)
 8001ada:	4013      	ands	r3, r2
 8001adc:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40010400 	.word	0x40010400

08001af0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	4904      	ldr	r1, [pc, #16]	; (8001b10 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	608b      	str	r3, [r1, #8]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40010400 	.word	0x40010400

08001b14 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001b1c:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001b1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b20:	4904      	ldr	r1, [pc, #16]	; (8001b34 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	40010400 	.word	0x40010400

08001b38 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	43db      	mvns	r3, r3
 8001b48:	4904      	ldr	r1, [pc, #16]	; (8001b5c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	608b      	str	r3, [r1, #8]
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	40010400 	.word	0x40010400

08001b60 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001b6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	4904      	ldr	r1, [pc, #16]	; (8001b84 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40010400 	.word	0x40010400

08001b88 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001b92:	68da      	ldr	r2, [r3, #12]
 8001b94:	4904      	ldr	r1, [pc, #16]	; (8001ba8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	60cb      	str	r3, [r1, #12]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	40010400 	.word	0x40010400

08001bac <LL_EXTI_EnableFallingTrig_32_63>:
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001bb4:	4b05      	ldr	r3, [pc, #20]	; (8001bcc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bb8:	4904      	ldr	r1, [pc, #16]	; (8001bcc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40010400 	.word	0x40010400

08001bd0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	43db      	mvns	r3, r3
 8001be0:	4904      	ldr	r1, [pc, #16]	; (8001bf4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	60cb      	str	r3, [r1, #12]
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40010400 	.word	0x40010400

08001bf8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	43db      	mvns	r3, r3
 8001c08:	4904      	ldr	r1, [pc, #16]	; (8001c1c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40010400 	.word	0x40010400

08001c20 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7a1b      	ldrb	r3, [r3, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f000 80c6 	beq.w	8001dc2 <LL_EXTI_Init+0x1a2>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d05d      	beq.n	8001cfa <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	7a5b      	ldrb	r3, [r3, #9]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d00e      	beq.n	8001c64 <LL_EXTI_Init+0x44>
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d017      	beq.n	8001c7a <LL_EXTI_Init+0x5a>
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d120      	bne.n	8001c90 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff ff24 	bl	8001aa0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff feaf 	bl	80019c0 <LL_EXTI_EnableIT_0_31>
          break;
 8001c62:	e018      	b.n	8001c96 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff fecd 	bl	8001a08 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fef0 	bl	8001a58 <LL_EXTI_EnableEvent_0_31>
          break;
 8001c78:	e00d      	b.n	8001c96 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fe9e 	bl	80019c0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff fee5 	bl	8001a58 <LL_EXTI_EnableEvent_0_31>
          break;
 8001c8e:	e002      	b.n	8001c96 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8001c90:	2301      	movs	r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
          break;
 8001c94:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	7a9b      	ldrb	r3, [r3, #10]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d02d      	beq.n	8001cfa <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7a9b      	ldrb	r3, [r3, #10]
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d00e      	beq.n	8001cc4 <LL_EXTI_Init+0xa4>
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d017      	beq.n	8001cda <LL_EXTI_Init+0xba>
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d120      	bne.n	8001cf0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ff8c 	bl	8001bd0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff17 	bl	8001af0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001cc2:	e01b      	b.n	8001cfc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ff35 	bl	8001b38 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ff58 	bl	8001b88 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001cd8:	e010      	b.n	8001cfc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ff06 	bl	8001af0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff4d 	bl	8001b88 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001cee:	e005      	b.n	8001cfc <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f043 0302 	orr.w	r3, r3, #2
 8001cf6:	60fb      	str	r3, [r7, #12]
            break;
 8001cf8:	e000      	b.n	8001cfc <LL_EXTI_Init+0xdc>
        }
      }
 8001cfa:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d073      	beq.n	8001dec <LL_EXTI_Init+0x1cc>
    {
      switch (EXTI_InitStruct->Mode)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	7a5b      	ldrb	r3, [r3, #9]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d00e      	beq.n	8001d2a <LL_EXTI_Init+0x10a>
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d017      	beq.n	8001d40 <LL_EXTI_Init+0x120>
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d120      	bne.n	8001d56 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fed5 	bl	8001ac8 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fe5e 	bl	80019e4 <LL_EXTI_EnableIT_32_63>
          break;
 8001d28:	e01a      	b.n	8001d60 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fe7e 	bl	8001a30 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff fe9f 	bl	8001a7c <LL_EXTI_EnableEvent_32_63>
          break;
 8001d3e:	e00f      	b.n	8001d60 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff fe4d 	bl	80019e4 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fe94 	bl	8001a7c <LL_EXTI_EnableEvent_32_63>
          break;
 8001d54:	e004      	b.n	8001d60 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f043 0304 	orr.w	r3, r3, #4
 8001d5c:	60fb      	str	r3, [r7, #12]
          break;
 8001d5e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	7a9b      	ldrb	r3, [r3, #10]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d041      	beq.n	8001dec <LL_EXTI_Init+0x1cc>
      {
        switch (EXTI_InitStruct->Trigger)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	7a9b      	ldrb	r3, [r3, #10]
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d00e      	beq.n	8001d8e <LL_EXTI_Init+0x16e>
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	d017      	beq.n	8001da4 <LL_EXTI_Init+0x184>
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d120      	bne.n	8001dba <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff3b 	bl	8001bf8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fec4 	bl	8001b14 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001d8c:	e02f      	b.n	8001dee <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff fee4 	bl	8001b60 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff05 	bl	8001bac <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001da2:	e024      	b.n	8001dee <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff feb3 	bl	8001b14 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fefa 	bl	8001bac <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001db8:	e019      	b.n	8001dee <LL_EXTI_Init+0x1ce>
          default:
            status = ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	60fb      	str	r3, [r7, #12]
            break;
 8001dbe:	bf00      	nop
 8001dc0:	e015      	b.n	8001dee <LL_EXTI_Init+0x1ce>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fe1e 	bl	8001a08 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fe65 	bl	8001aa0 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fe28 	bl	8001a30 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fe6f 	bl	8001ac8 <LL_EXTI_DisableEvent_32_63>
 8001dea:	e000      	b.n	8001dee <LL_EXTI_Init+0x1ce>
      }
 8001dec:	bf00      	nop
  }

  return status;
 8001dee:	68fb      	ldr	r3, [r7, #12]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <LL_GPIO_SetPinMode>:
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b08b      	sub	sp, #44	; 0x2c
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	fa93 f3a3 	rbit	r3, r3
 8001e12:	613b      	str	r3, [r7, #16]
  return result;
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001e1e:	2320      	movs	r3, #32
 8001e20:	e003      	b.n	8001e2a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	fab3 f383 	clz	r3, r3
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	2103      	movs	r1, #3
 8001e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	401a      	ands	r2, r3
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	6a3b      	ldr	r3, [r7, #32]
 8001e3c:	fa93 f3a3 	rbit	r3, r3
 8001e40:	61fb      	str	r3, [r7, #28]
  return result;
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001e4c:	2320      	movs	r3, #32
 8001e4e:	e003      	b.n	8001e58 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e52:	fab3 f383 	clz	r3, r3
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	431a      	orrs	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	601a      	str	r2, [r3, #0]
}
 8001e66:	bf00      	nop
 8001e68:	372c      	adds	r7, #44	; 0x2c
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_GPIO_SetPinOutputType>:
{
 8001e72:	b480      	push	{r7}
 8001e74:	b085      	sub	sp, #20
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	401a      	ands	r2, r3
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	fb01 f303 	mul.w	r3, r1, r3
 8001e90:	431a      	orrs	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	605a      	str	r2, [r3, #4]
}
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <LL_GPIO_SetPinSpeed>:
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b08b      	sub	sp, #44	; 0x2c
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	60f8      	str	r0, [r7, #12]
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	fa93 f3a3 	rbit	r3, r3
 8001ebc:	613b      	str	r3, [r7, #16]
  return result;
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001ec8:	2320      	movs	r3, #32
 8001eca:	e003      	b.n	8001ed4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	fab3 f383 	clz	r3, r3
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	2103      	movs	r1, #3
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	401a      	ands	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	61fb      	str	r3, [r7, #28]
  return result;
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	e003      	b.n	8001f02 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	fab3 f383 	clz	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	6879      	ldr	r1, [r7, #4]
 8001f06:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	609a      	str	r2, [r3, #8]
}
 8001f10:	bf00      	nop
 8001f12:	372c      	adds	r7, #44	; 0x2c
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_GPIO_SetPinPull>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b08b      	sub	sp, #44	; 0x2c
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	68da      	ldr	r2, [r3, #12]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	fa93 f3a3 	rbit	r3, r3
 8001f36:	613b      	str	r3, [r7, #16]
  return result;
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001f42:	2320      	movs	r3, #32
 8001f44:	e003      	b.n	8001f4e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	fab3 f383 	clz	r3, r3
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	2103      	movs	r1, #3
 8001f52:	fa01 f303 	lsl.w	r3, r1, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	401a      	ands	r2, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	61fb      	str	r3, [r7, #28]
  return result;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d101      	bne.n	8001f74 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001f70:	2320      	movs	r3, #32
 8001f72:	e003      	b.n	8001f7c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	fa01 f303 	lsl.w	r3, r1, r3
 8001f84:	431a      	orrs	r2, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	60da      	str	r2, [r3, #12]
}
 8001f8a:	bf00      	nop
 8001f8c:	372c      	adds	r7, #44	; 0x2c
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LL_GPIO_SetAFPin_0_7>:
{
 8001f96:	b480      	push	{r7}
 8001f98:	b08b      	sub	sp, #44	; 0x2c
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a1a      	ldr	r2, [r3, #32]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	fa93 f3a3 	rbit	r3, r3
 8001fb0:	613b      	str	r3, [r7, #16]
  return result;
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001fbc:	2320      	movs	r3, #32
 8001fbe:	e003      	b.n	8001fc8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	fab3 f383 	clz	r3, r3
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	210f      	movs	r1, #15
 8001fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	fa93 f3a3 	rbit	r3, r3
 8001fde:	61fb      	str	r3, [r7, #28]
  return result;
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001fea:	2320      	movs	r3, #32
 8001fec:	e003      	b.n	8001ff6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	fab3 f383 	clz	r3, r3
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffe:	431a      	orrs	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	621a      	str	r2, [r3, #32]
}
 8002004:	bf00      	nop
 8002006:	372c      	adds	r7, #44	; 0x2c
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <LL_GPIO_SetAFPin_8_15>:
{
 8002010:	b480      	push	{r7}
 8002012:	b08b      	sub	sp, #44	; 0x2c
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	0a1b      	lsrs	r3, r3, #8
 8002024:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	fa93 f3a3 	rbit	r3, r3
 800202c:	613b      	str	r3, [r7, #16]
  return result;
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002038:	2320      	movs	r3, #32
 800203a:	e003      	b.n	8002044 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	fab3 f383 	clz	r3, r3
 8002042:	b2db      	uxtb	r3, r3
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	210f      	movs	r1, #15
 8002048:	fa01 f303 	lsl.w	r3, r1, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	401a      	ands	r2, r3
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002056:	6a3b      	ldr	r3, [r7, #32]
 8002058:	fa93 f3a3 	rbit	r3, r3
 800205c:	61fb      	str	r3, [r7, #28]
  return result;
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002068:	2320      	movs	r3, #32
 800206a:	e003      	b.n	8002074 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	fab3 f383 	clz	r3, r3
 8002072:	b2db      	uxtb	r3, r3
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	431a      	orrs	r2, r3
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002082:	bf00      	nop
 8002084:	372c      	adds	r7, #44	; 0x2c
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b088      	sub	sp, #32
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	fa93 f3a3 	rbit	r3, r3
 80020a4:	60fb      	str	r3, [r7, #12]
  return result;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <LL_GPIO_Init+0x26>
    return 32U;
 80020b0:	2320      	movs	r3, #32
 80020b2:	e003      	b.n	80020bc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fab3 f383 	clz	r3, r3
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80020be:	e040      	b.n	8002142 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2101      	movs	r1, #1
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa01 f303 	lsl.w	r3, r1, r3
 80020cc:	4013      	ands	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d032      	beq.n	800213c <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	461a      	mov	r2, r3
 80020dc:	69b9      	ldr	r1, [r7, #24]
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff fe8a 	bl	8001df8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d003      	beq.n	80020f4 <LL_GPIO_Init+0x66>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d106      	bne.n	8002102 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	461a      	mov	r2, r3
 80020fa:	69b9      	ldr	r1, [r7, #24]
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff fed0 	bl	8001ea2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	461a      	mov	r2, r3
 8002108:	69b9      	ldr	r1, [r7, #24]
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff ff06 	bl	8001f1c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d111      	bne.n	800213c <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	2bff      	cmp	r3, #255	; 0xff
 800211c:	d807      	bhi.n	800212e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	461a      	mov	r2, r3
 8002124:	69b9      	ldr	r1, [r7, #24]
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7ff ff35 	bl	8001f96 <LL_GPIO_SetAFPin_0_7>
 800212c:	e006      	b.n	800213c <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	461a      	mov	r2, r3
 8002134:	69b9      	ldr	r1, [r7, #24]
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff ff6a 	bl	8002010 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	3301      	adds	r3, #1
 8002140:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	fa22 f303 	lsr.w	r3, r2, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d1b7      	bne.n	80020c0 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d003      	beq.n	8002160 <LL_GPIO_Init+0xd2>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b02      	cmp	r3, #2
 800215e:	d107      	bne.n	8002170 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	6819      	ldr	r1, [r3, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	461a      	mov	r2, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff fe81 	bl	8001e72 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <LL_RCC_HSI_IsReady>:
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8002180:	4b07      	ldr	r3, [pc, #28]	; (80021a0 <LL_RCC_HSI_IsReady+0x24>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800218c:	d101      	bne.n	8002192 <LL_RCC_HSI_IsReady+0x16>
 800218e:	2301      	movs	r3, #1
 8002190:	e000      	b.n	8002194 <LL_RCC_HSI_IsReady+0x18>
 8002192:	2300      	movs	r3, #0
}
 8002194:	4618      	mov	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000

080021a4 <LL_RCC_LSE_IsReady>:
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80021a8:	4b07      	ldr	r3, [pc, #28]	; (80021c8 <LL_RCC_LSE_IsReady+0x24>)
 80021aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d101      	bne.n	80021ba <LL_RCC_LSE_IsReady+0x16>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e000      	b.n	80021bc <LL_RCC_LSE_IsReady+0x18>
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40021000 	.word	0x40021000

080021cc <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d101      	bne.n	80021e0 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 80021dc:	2301      	movs	r3, #1
 80021de:	e000      	b.n	80021e2 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	40021000 	.word	0x40021000

080021f0 <LL_RCC_MSI_GetRange>:
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <LL_RCC_MSI_GetRange+0x18>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000

0800220c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002210:	4b04      	ldr	r3, [pc, #16]	; (8002224 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8002212:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002216:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800221a:	4618      	mov	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	40021000 	.word	0x40021000

08002228 <LL_RCC_GetSysClkSource>:
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800222c:	4b04      	ldr	r3, [pc, #16]	; (8002240 <LL_RCC_GetSysClkSource+0x18>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 030c 	and.w	r3, r3, #12
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	40021000 	.word	0x40021000

08002244 <LL_RCC_GetAHBPrescaler>:
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <LL_RCC_GetAHBPrescaler+0x18>)
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000

08002260 <LL_RCC_GetAPB1Prescaler>:
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000

0800227c <LL_RCC_GetAPB2Prescaler>:
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002280:	4b04      	ldr	r3, [pc, #16]	; (8002294 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002288:	4618      	mov	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40021000 	.word	0x40021000

08002298 <LL_RCC_GetUSARTClockSource>:
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80022a0:	4b06      	ldr	r3, [pc, #24]	; (80022bc <LL_RCC_GetUSARTClockSource+0x24>)
 80022a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	401a      	ands	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	041b      	lsls	r3, r3, #16
 80022ae:	4313      	orrs	r3, r2
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	40021000 	.word	0x40021000

080022c0 <LL_RCC_GetUARTClockSource>:
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <LL_RCC_GetUARTClockSource+0x24>)
 80022ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	401a      	ands	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	041b      	lsls	r3, r3, #16
 80022d6:	4313      	orrs	r3, r2
}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	40021000 	.word	0x40021000

080022e8 <LL_RCC_PLL_GetMainSource>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <LL_RCC_PLL_GetMainSource+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0303 	and.w	r3, r3, #3
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000

08002304 <LL_RCC_PLL_GetN>:
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002308:	4b04      	ldr	r3, [pc, #16]	; (800231c <LL_RCC_PLL_GetN+0x18>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002312:	4618      	mov	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	40021000 	.word	0x40021000

08002320 <LL_RCC_PLL_GetR>:
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002324:	4b04      	ldr	r3, [pc, #16]	; (8002338 <LL_RCC_PLL_GetR+0x18>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800232c:	4618      	mov	r0, r3
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000

0800233c <LL_RCC_PLL_GetDivider>:
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002340:	4b04      	ldr	r3, [pc, #16]	; (8002354 <LL_RCC_PLL_GetDivider+0x18>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002348:	4618      	mov	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40021000 	.word	0x40021000

08002358 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b03      	cmp	r3, #3
 8002368:	d137      	bne.n	80023da <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff ff94 	bl	8002298 <LL_RCC_GetUSARTClockSource>
 8002370:	4603      	mov	r3, r0
 8002372:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8002376:	2b03      	cmp	r3, #3
 8002378:	f200 80b2 	bhi.w	80024e0 <LL_RCC_GetUSARTClockFreq+0x188>
 800237c:	a201      	add	r2, pc, #4	; (adr r2, 8002384 <LL_RCC_GetUSARTClockFreq+0x2c>)
 800237e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002382:	bf00      	nop
 8002384:	080023c3 	.word	0x080023c3
 8002388:	08002395 	.word	0x08002395
 800238c:	0800239d 	.word	0x0800239d
 8002390:	080023af 	.word	0x080023af
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002394:	f000 f952 	bl	800263c <RCC_GetSystemClockFreq>
 8002398:	60f8      	str	r0, [r7, #12]
        break;
 800239a:	e0b2      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800239c:	f7ff feee 	bl	800217c <LL_RCC_HSI_IsReady>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f000 809e 	beq.w	80024e4 <LL_RCC_GetUSARTClockFreq+0x18c>
        {
          usart_frequency = HSI_VALUE;
 80023a8:	4b58      	ldr	r3, [pc, #352]	; (800250c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80023aa:	60fb      	str	r3, [r7, #12]
        }
        break;
 80023ac:	e09a      	b.n	80024e4 <LL_RCC_GetUSARTClockFreq+0x18c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80023ae:	f7ff fef9 	bl	80021a4 <LL_RCC_LSE_IsReady>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 8097 	beq.w	80024e8 <LL_RCC_GetUSARTClockFreq+0x190>
        {
          usart_frequency = LSE_VALUE;
 80023ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023be:	60fb      	str	r3, [r7, #12]
        }
        break;
 80023c0:	e092      	b.n	80024e8 <LL_RCC_GetUSARTClockFreq+0x190>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80023c2:	f000 f93b 	bl	800263c <RCC_GetSystemClockFreq>
 80023c6:	4603      	mov	r3, r0
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 f9c7 	bl	800275c <RCC_GetHCLKClockFreq>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 f9ed 	bl	80027b0 <RCC_GetPCLK2ClockFreq>
 80023d6:	60f8      	str	r0, [r7, #12]
        break;
 80023d8:	e093      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b0c      	cmp	r3, #12
 80023de:	d146      	bne.n	800246e <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff ff59 	bl	8002298 <LL_RCC_GetUSARTClockSource>
 80023e6:	4603      	mov	r3, r0
 80023e8:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80023ec:	2b0c      	cmp	r3, #12
 80023ee:	d87d      	bhi.n	80024ec <LL_RCC_GetUSARTClockFreq+0x194>
 80023f0:	a201      	add	r2, pc, #4	; (adr r2, 80023f8 <LL_RCC_GetUSARTClockFreq+0xa0>)
 80023f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f6:	bf00      	nop
 80023f8:	08002457 	.word	0x08002457
 80023fc:	080024ed 	.word	0x080024ed
 8002400:	080024ed 	.word	0x080024ed
 8002404:	080024ed 	.word	0x080024ed
 8002408:	0800242d 	.word	0x0800242d
 800240c:	080024ed 	.word	0x080024ed
 8002410:	080024ed 	.word	0x080024ed
 8002414:	080024ed 	.word	0x080024ed
 8002418:	08002435 	.word	0x08002435
 800241c:	080024ed 	.word	0x080024ed
 8002420:	080024ed 	.word	0x080024ed
 8002424:	080024ed 	.word	0x080024ed
 8002428:	08002445 	.word	0x08002445
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800242c:	f000 f906 	bl	800263c <RCC_GetSystemClockFreq>
 8002430:	60f8      	str	r0, [r7, #12]
        break;
 8002432:	e066      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002434:	f7ff fea2 	bl	800217c <LL_RCC_HSI_IsReady>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d058      	beq.n	80024f0 <LL_RCC_GetUSARTClockFreq+0x198>
        {
          usart_frequency = HSI_VALUE;
 800243e:	4b33      	ldr	r3, [pc, #204]	; (800250c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8002440:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002442:	e055      	b.n	80024f0 <LL_RCC_GetUSARTClockFreq+0x198>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002444:	f7ff feae 	bl	80021a4 <LL_RCC_LSE_IsReady>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d052      	beq.n	80024f4 <LL_RCC_GetUSARTClockFreq+0x19c>
        {
          usart_frequency = LSE_VALUE;
 800244e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002452:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002454:	e04e      	b.n	80024f4 <LL_RCC_GetUSARTClockFreq+0x19c>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002456:	f000 f8f1 	bl	800263c <RCC_GetSystemClockFreq>
 800245a:	4603      	mov	r3, r0
 800245c:	4618      	mov	r0, r3
 800245e:	f000 f97d 	bl	800275c <RCC_GetHCLKClockFreq>
 8002462:	4603      	mov	r3, r0
 8002464:	4618      	mov	r0, r3
 8002466:	f000 f98f 	bl	8002788 <RCC_GetPCLK1ClockFreq>
 800246a:	60f8      	str	r0, [r7, #12]
        break;
 800246c:	e049      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b30      	cmp	r3, #48	; 0x30
 8002472:	d141      	bne.n	80024f8 <LL_RCC_GetUSARTClockFreq+0x1a0>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff ff0f 	bl	8002298 <LL_RCC_GetUSARTClockSource>
 800247a:	4603      	mov	r3, r0
 800247c:	4a24      	ldr	r2, [pc, #144]	; (8002510 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d00d      	beq.n	800249e <LL_RCC_GetUSARTClockFreq+0x146>
 8002482:	4a23      	ldr	r2, [pc, #140]	; (8002510 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d803      	bhi.n	8002490 <LL_RCC_GetUSARTClockFreq+0x138>
 8002488:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800248c:	d01c      	beq.n	80024c8 <LL_RCC_GetUSARTClockFreq+0x170>
        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
          break;

        default:
          break;
 800248e:	e038      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002490:	4a20      	ldr	r2, [pc, #128]	; (8002514 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d007      	beq.n	80024a6 <LL_RCC_GetUSARTClockFreq+0x14e>
 8002496:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800249a:	d00c      	beq.n	80024b6 <LL_RCC_GetUSARTClockFreq+0x15e>
          break;
 800249c:	e031      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
          usart_frequency = RCC_GetSystemClockFreq();
 800249e:	f000 f8cd 	bl	800263c <RCC_GetSystemClockFreq>
 80024a2:	60f8      	str	r0, [r7, #12]
          break;
 80024a4:	e02d      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
          if (LL_RCC_HSI_IsReady() != 0U)
 80024a6:	f7ff fe69 	bl	800217c <LL_RCC_HSI_IsReady>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d025      	beq.n	80024fc <LL_RCC_GetUSARTClockFreq+0x1a4>
            usart_frequency = HSI_VALUE;
 80024b0:	4b16      	ldr	r3, [pc, #88]	; (800250c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80024b2:	60fb      	str	r3, [r7, #12]
          break;
 80024b4:	e022      	b.n	80024fc <LL_RCC_GetUSARTClockFreq+0x1a4>
          if (LL_RCC_LSE_IsReady() != 0U)
 80024b6:	f7ff fe75 	bl	80021a4 <LL_RCC_LSE_IsReady>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01f      	beq.n	8002500 <LL_RCC_GetUSARTClockFreq+0x1a8>
            usart_frequency = LSE_VALUE;
 80024c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024c4:	60fb      	str	r3, [r7, #12]
          break;
 80024c6:	e01b      	b.n	8002500 <LL_RCC_GetUSARTClockFreq+0x1a8>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80024c8:	f000 f8b8 	bl	800263c <RCC_GetSystemClockFreq>
 80024cc:	4603      	mov	r3, r0
 80024ce:	4618      	mov	r0, r3
 80024d0:	f000 f944 	bl	800275c <RCC_GetHCLKClockFreq>
 80024d4:	4603      	mov	r3, r0
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f956 	bl	8002788 <RCC_GetPCLK1ClockFreq>
 80024dc:	60f8      	str	r0, [r7, #12]
          break;
 80024de:	e010      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80024e0:	bf00      	nop
 80024e2:	e00e      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80024e4:	bf00      	nop
 80024e6:	e00c      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80024e8:	bf00      	nop
 80024ea:	e00a      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80024ec:	bf00      	nop
 80024ee:	e008      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80024f0:	bf00      	nop
 80024f2:	e006      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80024f4:	bf00      	nop
 80024f6:	e004      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
      }
    }
 80024f8:	bf00      	nop
 80024fa:	e002      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 80024fc:	bf00      	nop
 80024fe:	e000      	b.n	8002502 <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 8002500:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8002502:	68fb      	ldr	r3, [r7, #12]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	00f42400 	.word	0x00f42400
 8002510:	00300010 	.word	0x00300010
 8002514:	00300020 	.word	0x00300020

08002518 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002520:	2300      	movs	r3, #0
 8002522:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2bc0      	cmp	r3, #192	; 0xc0
 8002528:	d135      	bne.n	8002596 <LL_RCC_GetUARTClockFreq+0x7e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff fec8 	bl	80022c0 <LL_RCC_GetUARTClockSource>
 8002530:	4603      	mov	r3, r0
 8002532:	4a3d      	ldr	r2, [pc, #244]	; (8002628 <LL_RCC_GetUARTClockFreq+0x110>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d00d      	beq.n	8002554 <LL_RCC_GetUARTClockFreq+0x3c>
 8002538:	4a3b      	ldr	r2, [pc, #236]	; (8002628 <LL_RCC_GetUARTClockFreq+0x110>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d803      	bhi.n	8002546 <LL_RCC_GetUARTClockFreq+0x2e>
 800253e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002542:	d01c      	beq.n	800257e <LL_RCC_GetUARTClockFreq+0x66>
      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 8002544:	e02c      	b.n	80025a0 <LL_RCC_GetUARTClockFreq+0x88>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002546:	4a39      	ldr	r2, [pc, #228]	; (800262c <LL_RCC_GetUARTClockFreq+0x114>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d007      	beq.n	800255c <LL_RCC_GetUARTClockFreq+0x44>
 800254c:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8002550:	d00c      	beq.n	800256c <LL_RCC_GetUARTClockFreq+0x54>
        break;
 8002552:	e025      	b.n	80025a0 <LL_RCC_GetUARTClockFreq+0x88>
        uart_frequency = RCC_GetSystemClockFreq();
 8002554:	f000 f872 	bl	800263c <RCC_GetSystemClockFreq>
 8002558:	60f8      	str	r0, [r7, #12]
        break;
 800255a:	e021      	b.n	80025a0 <LL_RCC_GetUARTClockFreq+0x88>
        if (LL_RCC_HSI_IsReady() != 0U)
 800255c:	f7ff fe0e 	bl	800217c <LL_RCC_HSI_IsReady>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d019      	beq.n	800259a <LL_RCC_GetUARTClockFreq+0x82>
          uart_frequency = HSI_VALUE;
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <LL_RCC_GetUARTClockFreq+0x118>)
 8002568:	60fb      	str	r3, [r7, #12]
        break;
 800256a:	e016      	b.n	800259a <LL_RCC_GetUARTClockFreq+0x82>
        if (LL_RCC_LSE_IsReady() != 0U)
 800256c:	f7ff fe1a 	bl	80021a4 <LL_RCC_LSE_IsReady>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d013      	beq.n	800259e <LL_RCC_GetUARTClockFreq+0x86>
          uart_frequency = LSE_VALUE;
 8002576:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800257a:	60fb      	str	r3, [r7, #12]
        break;
 800257c:	e00f      	b.n	800259e <LL_RCC_GetUARTClockFreq+0x86>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800257e:	f000 f85d 	bl	800263c <RCC_GetSystemClockFreq>
 8002582:	4603      	mov	r3, r0
 8002584:	4618      	mov	r0, r3
 8002586:	f000 f8e9 	bl	800275c <RCC_GetHCLKClockFreq>
 800258a:	4603      	mov	r3, r0
 800258c:	4618      	mov	r0, r3
 800258e:	f000 f8fb 	bl	8002788 <RCC_GetPCLK1ClockFreq>
 8002592:	60f8      	str	r0, [r7, #12]
        break;
 8002594:	e004      	b.n	80025a0 <LL_RCC_GetUARTClockFreq+0x88>
    }
  }
 8002596:	bf00      	nop
 8002598:	e002      	b.n	80025a0 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 800259a:	bf00      	nop
 800259c:	e000      	b.n	80025a0 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 800259e:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025a6:	d135      	bne.n	8002614 <LL_RCC_GetUARTClockFreq+0xfc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7ff fe89 	bl	80022c0 <LL_RCC_GetUARTClockSource>
 80025ae:	4603      	mov	r3, r0
 80025b0:	4a20      	ldr	r2, [pc, #128]	; (8002634 <LL_RCC_GetUARTClockFreq+0x11c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d00d      	beq.n	80025d2 <LL_RCC_GetUARTClockFreq+0xba>
 80025b6:	4a1f      	ldr	r2, [pc, #124]	; (8002634 <LL_RCC_GetUARTClockFreq+0x11c>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d803      	bhi.n	80025c4 <LL_RCC_GetUARTClockFreq+0xac>
 80025bc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80025c0:	d01c      	beq.n	80025fc <LL_RCC_GetUARTClockFreq+0xe4>
      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 80025c2:	e02c      	b.n	800261e <LL_RCC_GetUARTClockFreq+0x106>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80025c4:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <LL_RCC_GetUARTClockFreq+0x120>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d007      	beq.n	80025da <LL_RCC_GetUARTClockFreq+0xc2>
 80025ca:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80025ce:	d00c      	beq.n	80025ea <LL_RCC_GetUARTClockFreq+0xd2>
        break;
 80025d0:	e025      	b.n	800261e <LL_RCC_GetUARTClockFreq+0x106>
        uart_frequency = RCC_GetSystemClockFreq();
 80025d2:	f000 f833 	bl	800263c <RCC_GetSystemClockFreq>
 80025d6:	60f8      	str	r0, [r7, #12]
        break;
 80025d8:	e021      	b.n	800261e <LL_RCC_GetUARTClockFreq+0x106>
        if (LL_RCC_HSI_IsReady() != 0U)
 80025da:	f7ff fdcf 	bl	800217c <LL_RCC_HSI_IsReady>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d019      	beq.n	8002618 <LL_RCC_GetUARTClockFreq+0x100>
          uart_frequency = HSI_VALUE;
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <LL_RCC_GetUARTClockFreq+0x118>)
 80025e6:	60fb      	str	r3, [r7, #12]
        break;
 80025e8:	e016      	b.n	8002618 <LL_RCC_GetUARTClockFreq+0x100>
        if (LL_RCC_LSE_IsReady() != 0U)
 80025ea:	f7ff fddb 	bl	80021a4 <LL_RCC_LSE_IsReady>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d013      	beq.n	800261c <LL_RCC_GetUARTClockFreq+0x104>
          uart_frequency = LSE_VALUE;
 80025f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025f8:	60fb      	str	r3, [r7, #12]
        break;
 80025fa:	e00f      	b.n	800261c <LL_RCC_GetUARTClockFreq+0x104>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80025fc:	f000 f81e 	bl	800263c <RCC_GetSystemClockFreq>
 8002600:	4603      	mov	r3, r0
 8002602:	4618      	mov	r0, r3
 8002604:	f000 f8aa 	bl	800275c <RCC_GetHCLKClockFreq>
 8002608:	4603      	mov	r3, r0
 800260a:	4618      	mov	r0, r3
 800260c:	f000 f8bc 	bl	8002788 <RCC_GetPCLK1ClockFreq>
 8002610:	60f8      	str	r0, [r7, #12]
        break;
 8002612:	e004      	b.n	800261e <LL_RCC_GetUARTClockFreq+0x106>
    }
  }
 8002614:	bf00      	nop
 8002616:	e002      	b.n	800261e <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8002618:	bf00      	nop
 800261a:	e000      	b.n	800261e <LL_RCC_GetUARTClockFreq+0x106>
        break;
 800261c:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800261e:	68fb      	ldr	r3, [r7, #12]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	00c00040 	.word	0x00c00040
 800262c:	00c00080 	.word	0x00c00080
 8002630:	00f42400 	.word	0x00f42400
 8002634:	03000100 	.word	0x03000100
 8002638:	03000200 	.word	0x03000200

0800263c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002642:	f7ff fdf1 	bl	8002228 <LL_RCC_GetSysClkSource>
 8002646:	4603      	mov	r3, r0
 8002648:	2b0c      	cmp	r3, #12
 800264a:	d851      	bhi.n	80026f0 <RCC_GetSystemClockFreq+0xb4>
 800264c:	a201      	add	r2, pc, #4	; (adr r2, 8002654 <RCC_GetSystemClockFreq+0x18>)
 800264e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002652:	bf00      	nop
 8002654:	08002689 	.word	0x08002689
 8002658:	080026f1 	.word	0x080026f1
 800265c:	080026f1 	.word	0x080026f1
 8002660:	080026f1 	.word	0x080026f1
 8002664:	080026dd 	.word	0x080026dd
 8002668:	080026f1 	.word	0x080026f1
 800266c:	080026f1 	.word	0x080026f1
 8002670:	080026f1 	.word	0x080026f1
 8002674:	080026e3 	.word	0x080026e3
 8002678:	080026f1 	.word	0x080026f1
 800267c:	080026f1 	.word	0x080026f1
 8002680:	080026f1 	.word	0x080026f1
 8002684:	080026e9 	.word	0x080026e9
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002688:	f7ff fda0 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d111      	bne.n	80026b6 <RCC_GetSystemClockFreq+0x7a>
 8002692:	f7ff fd9b 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d004      	beq.n	80026a6 <RCC_GetSystemClockFreq+0x6a>
 800269c:	f7ff fda8 	bl	80021f0 <LL_RCC_MSI_GetRange>
 80026a0:	4603      	mov	r3, r0
 80026a2:	0a1b      	lsrs	r3, r3, #8
 80026a4:	e003      	b.n	80026ae <RCC_GetSystemClockFreq+0x72>
 80026a6:	f7ff fdb1 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 80026aa:	4603      	mov	r3, r0
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	4a28      	ldr	r2, [pc, #160]	; (8002750 <RCC_GetSystemClockFreq+0x114>)
 80026b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b4:	e010      	b.n	80026d8 <RCC_GetSystemClockFreq+0x9c>
 80026b6:	f7ff fd89 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d004      	beq.n	80026ca <RCC_GetSystemClockFreq+0x8e>
 80026c0:	f7ff fd96 	bl	80021f0 <LL_RCC_MSI_GetRange>
 80026c4:	4603      	mov	r3, r0
 80026c6:	091b      	lsrs	r3, r3, #4
 80026c8:	e003      	b.n	80026d2 <RCC_GetSystemClockFreq+0x96>
 80026ca:	f7ff fd9f 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 80026ce:	4603      	mov	r3, r0
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	4a1f      	ldr	r2, [pc, #124]	; (8002750 <RCC_GetSystemClockFreq+0x114>)
 80026d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d8:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80026da:	e033      	b.n	8002744 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80026dc:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <RCC_GetSystemClockFreq+0x118>)
 80026de:	607b      	str	r3, [r7, #4]
      break;
 80026e0:	e030      	b.n	8002744 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80026e2:	4b1d      	ldr	r3, [pc, #116]	; (8002758 <RCC_GetSystemClockFreq+0x11c>)
 80026e4:	607b      	str	r3, [r7, #4]
      break;
 80026e6:	e02d      	b.n	8002744 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80026e8:	f000 f876 	bl	80027d8 <RCC_PLL_GetFreqDomain_SYS>
 80026ec:	6078      	str	r0, [r7, #4]
      break;
 80026ee:	e029      	b.n	8002744 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80026f0:	f7ff fd6c 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d111      	bne.n	800271e <RCC_GetSystemClockFreq+0xe2>
 80026fa:	f7ff fd67 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d004      	beq.n	800270e <RCC_GetSystemClockFreq+0xd2>
 8002704:	f7ff fd74 	bl	80021f0 <LL_RCC_MSI_GetRange>
 8002708:	4603      	mov	r3, r0
 800270a:	0a1b      	lsrs	r3, r3, #8
 800270c:	e003      	b.n	8002716 <RCC_GetSystemClockFreq+0xda>
 800270e:	f7ff fd7d 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 8002712:	4603      	mov	r3, r0
 8002714:	0a1b      	lsrs	r3, r3, #8
 8002716:	4a0e      	ldr	r2, [pc, #56]	; (8002750 <RCC_GetSystemClockFreq+0x114>)
 8002718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271c:	e010      	b.n	8002740 <RCC_GetSystemClockFreq+0x104>
 800271e:	f7ff fd55 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d004      	beq.n	8002732 <RCC_GetSystemClockFreq+0xf6>
 8002728:	f7ff fd62 	bl	80021f0 <LL_RCC_MSI_GetRange>
 800272c:	4603      	mov	r3, r0
 800272e:	091b      	lsrs	r3, r3, #4
 8002730:	e003      	b.n	800273a <RCC_GetSystemClockFreq+0xfe>
 8002732:	f7ff fd6b 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 8002736:	4603      	mov	r3, r0
 8002738:	091b      	lsrs	r3, r3, #4
 800273a:	4a05      	ldr	r2, [pc, #20]	; (8002750 <RCC_GetSystemClockFreq+0x114>)
 800273c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002740:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002742:	bf00      	nop
  }

  return frequency;
 8002744:	687b      	ldr	r3, [r7, #4]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	08002db8 	.word	0x08002db8
 8002754:	00f42400 	.word	0x00f42400
 8002758:	007a1200 	.word	0x007a1200

0800275c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002764:	f7ff fd6e 	bl	8002244 <LL_RCC_GetAHBPrescaler>
 8002768:	4603      	mov	r3, r0
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	f003 030f 	and.w	r3, r3, #15
 8002770:	4a04      	ldr	r2, [pc, #16]	; (8002784 <RCC_GetHCLKClockFreq+0x28>)
 8002772:	5cd3      	ldrb	r3, [r2, r3]
 8002774:	461a      	mov	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	40d3      	lsrs	r3, r2
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	08002da0 	.word	0x08002da0

08002788 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002790:	f7ff fd66 	bl	8002260 <LL_RCC_GetAPB1Prescaler>
 8002794:	4603      	mov	r3, r0
 8002796:	0a1b      	lsrs	r3, r3, #8
 8002798:	4a04      	ldr	r2, [pc, #16]	; (80027ac <RCC_GetPCLK1ClockFreq+0x24>)
 800279a:	5cd3      	ldrb	r3, [r2, r3]
 800279c:	461a      	mov	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	40d3      	lsrs	r3, r2
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	08002db0 	.word	0x08002db0

080027b0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80027b8:	f7ff fd60 	bl	800227c <LL_RCC_GetAPB2Prescaler>
 80027bc:	4603      	mov	r3, r0
 80027be:	0adb      	lsrs	r3, r3, #11
 80027c0:	4a04      	ldr	r2, [pc, #16]	; (80027d4 <RCC_GetPCLK2ClockFreq+0x24>)
 80027c2:	5cd3      	ldrb	r3, [r2, r3]
 80027c4:	461a      	mov	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	40d3      	lsrs	r3, r2
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	08002db0 	.word	0x08002db0

080027d8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80027de:	f7ff fd83 	bl	80022e8 <LL_RCC_PLL_GetMainSource>
 80027e2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d02d      	beq.n	8002846 <RCC_PLL_GetFreqDomain_SYS+0x6e>
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d02e      	beq.n	800284c <RCC_PLL_GetFreqDomain_SYS+0x74>
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d12f      	bne.n	8002852 <RCC_PLL_GetFreqDomain_SYS+0x7a>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80027f2:	f7ff fceb 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d111      	bne.n	8002820 <RCC_PLL_GetFreqDomain_SYS+0x48>
 80027fc:	f7ff fce6 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d004      	beq.n	8002810 <RCC_PLL_GetFreqDomain_SYS+0x38>
 8002806:	f7ff fcf3 	bl	80021f0 <LL_RCC_MSI_GetRange>
 800280a:	4603      	mov	r3, r0
 800280c:	0a1b      	lsrs	r3, r3, #8
 800280e:	e003      	b.n	8002818 <RCC_PLL_GetFreqDomain_SYS+0x40>
 8002810:	f7ff fcfc 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 8002814:	4603      	mov	r3, r0
 8002816:	0a1b      	lsrs	r3, r3, #8
 8002818:	4a2f      	ldr	r2, [pc, #188]	; (80028d8 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 800281a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800281e:	e010      	b.n	8002842 <RCC_PLL_GetFreqDomain_SYS+0x6a>
 8002820:	f7ff fcd4 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d004      	beq.n	8002834 <RCC_PLL_GetFreqDomain_SYS+0x5c>
 800282a:	f7ff fce1 	bl	80021f0 <LL_RCC_MSI_GetRange>
 800282e:	4603      	mov	r3, r0
 8002830:	091b      	lsrs	r3, r3, #4
 8002832:	e003      	b.n	800283c <RCC_PLL_GetFreqDomain_SYS+0x64>
 8002834:	f7ff fcea 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 8002838:	4603      	mov	r3, r0
 800283a:	091b      	lsrs	r3, r3, #4
 800283c:	4a26      	ldr	r2, [pc, #152]	; (80028d8 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 800283e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002842:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002844:	e02f      	b.n	80028a6 <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002846:	4b25      	ldr	r3, [pc, #148]	; (80028dc <RCC_PLL_GetFreqDomain_SYS+0x104>)
 8002848:	607b      	str	r3, [r7, #4]
      break;
 800284a:	e02c      	b.n	80028a6 <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800284c:	4b24      	ldr	r3, [pc, #144]	; (80028e0 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 800284e:	607b      	str	r3, [r7, #4]
      break;
 8002850:	e029      	b.n	80028a6 <RCC_PLL_GetFreqDomain_SYS+0xce>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002852:	f7ff fcbb 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d111      	bne.n	8002880 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 800285c:	f7ff fcb6 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d004      	beq.n	8002870 <RCC_PLL_GetFreqDomain_SYS+0x98>
 8002866:	f7ff fcc3 	bl	80021f0 <LL_RCC_MSI_GetRange>
 800286a:	4603      	mov	r3, r0
 800286c:	0a1b      	lsrs	r3, r3, #8
 800286e:	e003      	b.n	8002878 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8002870:	f7ff fccc 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 8002874:	4603      	mov	r3, r0
 8002876:	0a1b      	lsrs	r3, r3, #8
 8002878:	4a17      	ldr	r2, [pc, #92]	; (80028d8 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 800287a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800287e:	e010      	b.n	80028a2 <RCC_PLL_GetFreqDomain_SYS+0xca>
 8002880:	f7ff fca4 	bl	80021cc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d004      	beq.n	8002894 <RCC_PLL_GetFreqDomain_SYS+0xbc>
 800288a:	f7ff fcb1 	bl	80021f0 <LL_RCC_MSI_GetRange>
 800288e:	4603      	mov	r3, r0
 8002890:	091b      	lsrs	r3, r3, #4
 8002892:	e003      	b.n	800289c <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8002894:	f7ff fcba 	bl	800220c <LL_RCC_MSI_GetRangeAfterStandby>
 8002898:	4603      	mov	r3, r0
 800289a:	091b      	lsrs	r3, r3, #4
 800289c:	4a0e      	ldr	r2, [pc, #56]	; (80028d8 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 800289e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a2:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80028a4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80028a6:	f7ff fd49 	bl	800233c <LL_RCC_PLL_GetDivider>
 80028aa:	4603      	mov	r3, r0
 80028ac:	091b      	lsrs	r3, r3, #4
 80028ae:	3301      	adds	r3, #1
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	fbb2 f4f3 	udiv	r4, r2, r3
 80028b6:	f7ff fd25 	bl	8002304 <LL_RCC_PLL_GetN>
 80028ba:	4603      	mov	r3, r0
 80028bc:	fb03 f404 	mul.w	r4, r3, r4
 80028c0:	f7ff fd2e 	bl	8002320 <LL_RCC_PLL_GetR>
 80028c4:	4603      	mov	r3, r0
 80028c6:	0e5b      	lsrs	r3, r3, #25
 80028c8:	3301      	adds	r3, #1
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd90      	pop	{r4, r7, pc}
 80028d8:	08002db8 	.word	0x08002db8
 80028dc:	00f42400 	.word	0x00f42400
 80028e0:	007a1200 	.word	0x007a1200

080028e4 <LL_SPI_IsEnabled>:
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f4:	2b40      	cmp	r3, #64	; 0x40
 80028f6:	d101      	bne.n	80028fc <LL_SPI_IsEnabled+0x18>
 80028f8:	2301      	movs	r3, #1
 80028fa:	e000      	b.n	80028fe <LL_SPI_IsEnabled+0x1a>
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <LL_SPI_SetCRCPolynomial>:
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	b29b      	uxth	r3, r3
 8002918:	461a      	mov	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	611a      	str	r2, [r3, #16]
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b084      	sub	sp, #16
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
 8002932:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff ffd3 	bl	80028e4 <LL_SPI_IsEnabled>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d13b      	bne.n	80029bc <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800294c:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	6811      	ldr	r1, [r2, #0]
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	6852      	ldr	r2, [r2, #4]
 8002958:	4311      	orrs	r1, r2
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	68d2      	ldr	r2, [r2, #12]
 800295e:	4311      	orrs	r1, r2
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	6912      	ldr	r2, [r2, #16]
 8002964:	4311      	orrs	r1, r2
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	6952      	ldr	r2, [r2, #20]
 800296a:	4311      	orrs	r1, r2
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	6992      	ldr	r2, [r2, #24]
 8002970:	4311      	orrs	r1, r2
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	69d2      	ldr	r2, [r2, #28]
 8002976:	4311      	orrs	r1, r2
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	6a12      	ldr	r2, [r2, #32]
 800297c:	430a      	orrs	r2, r1
 800297e:	431a      	orrs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800298c:	f023 0304 	bic.w	r3, r3, #4
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	6891      	ldr	r1, [r2, #8]
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	6952      	ldr	r2, [r2, #20]
 8002998:	0c12      	lsrs	r2, r2, #16
 800299a:	430a      	orrs	r2, r1
 800299c:	431a      	orrs	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029aa:	d105      	bne.n	80029b8 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b0:	4619      	mov	r1, r3
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff ffa9 	bl	800290a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80029b8:	2300      	movs	r3, #0
 80029ba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <LL_USART_IsEnabled>:
{
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d101      	bne.n	80029de <LL_USART_IsEnabled+0x18>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <LL_USART_IsEnabled+0x1a>
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <LL_USART_SetStopBitsLength>:
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	605a      	str	r2, [r3, #4]
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr

08002a12 <LL_USART_SetHWFlowCtrl>:
{
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <LL_USART_SetBaudRate>:
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
 8002a44:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a4c:	d11a      	bne.n	8002a84 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	005a      	lsls	r2, r3, #1
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	085b      	lsrs	r3, r3, #1
 8002a56:	441a      	add	r2, r3
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8002a68:	4013      	ands	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	085b      	lsrs	r3, r3, #1
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	60da      	str	r2, [r3, #12]
}
 8002a82:	e00a      	b.n	8002a9a <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	085a      	lsrs	r2, r3, #1
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	441a      	add	r2, r3
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	60da      	str	r2, [r3, #12]
}
 8002a9a:	bf00      	nop
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
	...

08002aa8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff ff83 	bl	80029c6 <LL_USART_IsEnabled>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d15b      	bne.n	8002b7e <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	4b2f      	ldr	r3, [pc, #188]	; (8002b88 <LL_USART_Init+0xe0>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	683a      	ldr	r2, [r7, #0]
 8002ad0:	6851      	ldr	r1, [r2, #4]
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	68d2      	ldr	r2, [r2, #12]
 8002ad6:	4311      	orrs	r1, r2
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	6912      	ldr	r2, [r2, #16]
 8002adc:	4311      	orrs	r1, r2
 8002ade:	683a      	ldr	r2, [r7, #0]
 8002ae0:	6992      	ldr	r2, [r2, #24]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	4619      	mov	r1, r3
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7ff ff7b 	bl	80029ec <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	4619      	mov	r1, r3
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f7ff ff88 	bl	8002a12 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a21      	ldr	r2, [pc, #132]	; (8002b8c <LL_USART_Init+0xe4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d104      	bne.n	8002b14 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002b0a:	2003      	movs	r0, #3
 8002b0c:	f7ff fc24 	bl	8002358 <LL_RCC_GetUSARTClockFreq>
 8002b10:	60b8      	str	r0, [r7, #8]
 8002b12:	e023      	b.n	8002b5c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a1e      	ldr	r2, [pc, #120]	; (8002b90 <LL_USART_Init+0xe8>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d104      	bne.n	8002b26 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002b1c:	200c      	movs	r0, #12
 8002b1e:	f7ff fc1b 	bl	8002358 <LL_RCC_GetUSARTClockFreq>
 8002b22:	60b8      	str	r0, [r7, #8]
 8002b24:	e01a      	b.n	8002b5c <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a1a      	ldr	r2, [pc, #104]	; (8002b94 <LL_USART_Init+0xec>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d104      	bne.n	8002b38 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8002b2e:	2030      	movs	r0, #48	; 0x30
 8002b30:	f7ff fc12 	bl	8002358 <LL_RCC_GetUSARTClockFreq>
 8002b34:	60b8      	str	r0, [r7, #8]
 8002b36:	e011      	b.n	8002b5c <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a17      	ldr	r2, [pc, #92]	; (8002b98 <LL_USART_Init+0xf0>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d104      	bne.n	8002b4a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8002b40:	20c0      	movs	r0, #192	; 0xc0
 8002b42:	f7ff fce9 	bl	8002518 <LL_RCC_GetUARTClockFreq>
 8002b46:	60b8      	str	r0, [r7, #8]
 8002b48:	e008      	b.n	8002b5c <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a13      	ldr	r2, [pc, #76]	; (8002b9c <LL_USART_Init+0xf4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d104      	bne.n	8002b5c <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8002b52:	f44f 7040 	mov.w	r0, #768	; 0x300
 8002b56:	f7ff fcdf 	bl	8002518 <LL_RCC_GetUARTClockFreq>
 8002b5a:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00d      	beq.n	8002b7e <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	699a      	ldr	r2, [r3, #24]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68b9      	ldr	r1, [r7, #8]
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ff5d 	bl	8002a38 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3710      	adds	r7, #16
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	efff69f3 	.word	0xefff69f3
 8002b8c:	40013800 	.word	0x40013800
 8002b90:	40004400 	.word	0x40004400
 8002b94:	40004800 	.word	0x40004800
 8002b98:	40004c00 	.word	0x40004c00
 8002b9c:	40005000 	.word	0x40005000

08002ba0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb2:	4a07      	ldr	r2, [pc, #28]	; (8002bd0 <LL_InitTick+0x30>)
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <LL_InitTick+0x30>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bbe:	4b04      	ldr	r3, [pc, #16]	; (8002bd0 <LL_InitTick+0x30>)
 8002bc0:	2205      	movs	r2, #5
 8002bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	e000e010 	.word	0xe000e010

08002bd4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002bdc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ffdd 	bl	8002ba0 <LL_InitTick>
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
	...

08002bf0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002bf8:	4b0f      	ldr	r3, [pc, #60]	; (8002c38 <LL_mDelay+0x48>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002c02:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0a:	d00c      	beq.n	8002c26 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8002c12:	e008      	b.n	8002c26 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <LL_mDelay+0x48>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1f3      	bne.n	8002c14 <LL_mDelay+0x24>
    }
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	e000e010 	.word	0xe000e010

08002c3c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002c44:	4a04      	ldr	r2, [pc, #16]	; (8002c58 <LL_SetSystemCoreClock+0x1c>)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6013      	str	r3, [r2, #0]
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000028 	.word	0x20000028

08002c5c <__libc_init_array>:
 8002c5c:	b570      	push	{r4, r5, r6, lr}
 8002c5e:	4e0d      	ldr	r6, [pc, #52]	; (8002c94 <__libc_init_array+0x38>)
 8002c60:	4c0d      	ldr	r4, [pc, #52]	; (8002c98 <__libc_init_array+0x3c>)
 8002c62:	1ba4      	subs	r4, r4, r6
 8002c64:	10a4      	asrs	r4, r4, #2
 8002c66:	2500      	movs	r5, #0
 8002c68:	42a5      	cmp	r5, r4
 8002c6a:	d109      	bne.n	8002c80 <__libc_init_array+0x24>
 8002c6c:	4e0b      	ldr	r6, [pc, #44]	; (8002c9c <__libc_init_array+0x40>)
 8002c6e:	4c0c      	ldr	r4, [pc, #48]	; (8002ca0 <__libc_init_array+0x44>)
 8002c70:	f000 f820 	bl	8002cb4 <_init>
 8002c74:	1ba4      	subs	r4, r4, r6
 8002c76:	10a4      	asrs	r4, r4, #2
 8002c78:	2500      	movs	r5, #0
 8002c7a:	42a5      	cmp	r5, r4
 8002c7c:	d105      	bne.n	8002c8a <__libc_init_array+0x2e>
 8002c7e:	bd70      	pop	{r4, r5, r6, pc}
 8002c80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c84:	4798      	blx	r3
 8002c86:	3501      	adds	r5, #1
 8002c88:	e7ee      	b.n	8002c68 <__libc_init_array+0xc>
 8002c8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c8e:	4798      	blx	r3
 8002c90:	3501      	adds	r5, #1
 8002c92:	e7f2      	b.n	8002c7a <__libc_init_array+0x1e>
 8002c94:	08002de8 	.word	0x08002de8
 8002c98:	08002de8 	.word	0x08002de8
 8002c9c:	08002de8 	.word	0x08002de8
 8002ca0:	08002dec 	.word	0x08002dec

08002ca4 <memset>:
 8002ca4:	4402      	add	r2, r0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d100      	bne.n	8002cae <memset+0xa>
 8002cac:	4770      	bx	lr
 8002cae:	f803 1b01 	strb.w	r1, [r3], #1
 8002cb2:	e7f9      	b.n	8002ca8 <memset+0x4>

08002cb4 <_init>:
 8002cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cb6:	bf00      	nop
 8002cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cba:	bc08      	pop	{r3}
 8002cbc:	469e      	mov	lr, r3
 8002cbe:	4770      	bx	lr

08002cc0 <_fini>:
 8002cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cc2:	bf00      	nop
 8002cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cc6:	bc08      	pop	{r3}
 8002cc8:	469e      	mov	lr, r3
 8002cca:	4770      	bx	lr
