{"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"actions"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"text":"], ","kind":"text"},{"text":"externalSignals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"clocks","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"Clock","preciseIdentifier":"s:12VHDLMachines5ClockV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock"},{"text":"], ","kind":"text"},{"text":"drivingClock","kind":"externalParam"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"machineSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11LocalSignalV","text":"LocalSignal"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"isParameterised"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"kind":"text","text":", "},{"kind":"externalParam","text":"parameterSignals"},{"kind":"text","text":": ["},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Parameter","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines9ParameterV","text":"Parameter"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"returnableSignals"},{"kind":"text","text":": ["},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ReturnableVariable","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines18ReturnableVariableV","text":"ReturnableVariable"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"states"},{"kind":"text","text":": ["},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"transitions"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"Transition","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition","preciseIdentifier":"s:12VHDLMachines10TransitionV"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"initialState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":", "},{"kind":"externalParam","text":"suspendedState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":"?, "},{"kind":"externalParam","text":"architectureHead"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"kind":"text","text":"]? = nil, "},{"kind":"externalParam","text":"architectureBody"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"AsynchronousBlock","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO"},{"kind":"text","text":"? = nil)"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The actions in the machine.","type":"text"}]}],"name":"actions"},{"content":[{"inlineContent":[{"type":"text","text":"The name of the machine."}],"type":"paragraph"}],"name":"name"},{"content":[{"inlineContent":[{"text":"The location of the machine in the file system.","type":"text"}],"type":"paragraph"}],"name":"path"},{"content":[{"inlineContent":[{"text":"The includes for the machine.","type":"text"}],"type":"paragraph"}],"name":"includes"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The external signals for the machine.","type":"text"}]}],"name":"PortSignals"},{"content":[{"inlineContent":[{"type":"text","text":"The clocks for the machine."}],"type":"paragraph"}],"name":"clocks"},{"content":[{"inlineContent":[{"type":"text","text":"The index of the driving clock."}],"type":"paragraph"}],"name":"drivingClock"},{"content":[{"inlineContent":[{"text":"The machines this machine depends on.","type":"text"}],"type":"paragraph"}],"name":"dependentMachines"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The machine variables for the machine.","type":"text"}]}],"name":"machineVariables"},{"content":[{"inlineContent":[{"type":"text","text":"The machine signals for the machine."}],"type":"paragraph"}],"name":"machineSignals"},{"content":[{"type":"paragraph","inlineContent":[{"text":"Whether the machine is parameterised.","type":"text"}]}],"name":"isParameterised"},{"content":[{"inlineContent":[{"text":"The parameters for the machine.","type":"text"}],"type":"paragraph"}],"name":"parameterSignals"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The returnable variables for the machine."}]}],"name":"returnableSignals"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The states for the machine."}]}],"name":"states"},{"content":[{"inlineContent":[{"text":"The transitions for the machine.","type":"text"}],"type":"paragraph"}],"name":"transitions"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The index of the initial state for the machine."}]}],"name":"initialState"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The index of the suspended state for the machine."}]}],"name":"suspendedState"},{"content":[{"inlineContent":[{"text":"The extra asynchronous VHDL code to be added to the architecture.","type":"text"}],"type":"paragraph"}],"name":"architectureHead"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The extra synchronous VHDL code to be added to the architecture.","type":"text"}]}],"name":"architectureBody"}],"kind":"parameters"}],"metadata":{"modules":[{"name":"VHDLMachines"}],"title":"init(actions:includes:externalSignals:clocks:drivingClock:machineSignals:isParameterised:parameterSignals:returnableSignals:states:transitions:initialState:suspendedState:architectureHead:architectureBody:)","externalID":"s:12VHDLMachines7MachineV7actions8includes15externalSignals6clocks12drivingClock07machineF015isParameterised09parameterF0010returnableF06states11transitions12initialState09suspendedR016architectureHead0T4BodyACSay11VHDLParsing12VariableNameVG_SayAS7IncludeOGSayAS10PortSignalVGSayAA0I0VGSiSayAS11LocalSignalVGSbSayAA9ParameterVGSayAA010ReturnableX0VGSayAA0R0VGSayAA10TransitionVGS2iSgSayAS0U9StatementOGSgAS17AsynchronousBlockOSgtcfc","roleHeading":"Initializer","role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"actions","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"includes","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"Include","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7IncludeO"},{"text":"], ","kind":"text"},{"text":"externalSignals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"PortSignal","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10PortSignalV"},{"text":"], ","kind":"text"},{"text":"clocks","kind":"externalParam"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5ClockV","text":"Clock"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"drivingClock"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"machineSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11LocalSignalV","text":"LocalSignal"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"isParameterised"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"kind":"text","text":", "},{"kind":"externalParam","text":"parameterSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines9ParameterV","text":"Parameter"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"returnableSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines18ReturnableVariableV","text":"ReturnableVariable"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"states"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"transitions"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines10TransitionV","text":"Transition"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"initialState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"suspendedState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":"?, "},{"kind":"externalParam","text":"architectureHead"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","text":"HeadStatement"},{"kind":"text","text":"]?, "},{"kind":"externalParam","text":"architectureBody"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO","text":"AsynchronousBlock"},{"kind":"text","text":"?)"}],"symbolKind":"init"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine\/init(actions:includes:externalSignals:clocks:drivingClock:machineSignals:isParameterised:parameterSignals:returnableSignals:states:transitions:initialState:suspendedState:architectureHead:architectureBody:)","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"]]},"abstract":[{"text":"Initialise a machine.","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machine\/init(actions:includes:externalsignals:clocks:drivingclock:machinesignals:isparameterised:parametersignals:returnablesignals:states:transitions:initialstate:suspendedstate:architecturehead:architecturebody:)"]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/State":{"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}],"title":"State","type":"topic","url":"\/documentation\/vhdlmachines\/state","abstract":[{"text":"A state in a machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","navigatorTitle":[{"text":"State","kind":"identifier"}],"kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/ReturnableVariable":{"title":"ReturnableVariable","url":"\/documentation\/vhdlmachines\/returnablevariable","abstract":[{"text":"A variable that can be returned from a parameterised machine.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ReturnableVariable","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ReturnableVariable","kind":"symbol","navigatorTitle":[{"text":"ReturnableVariable","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/Clock":{"title":"Clock","url":"\/documentation\/vhdlmachines\/clock","abstract":[{"text":"A clock represents an oscillating signal with a constant frequency\/period.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Clock","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","kind":"symbol","navigatorTitle":[{"text":"Clock","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine/init(actions:includes:externalSignals:clocks:drivingClock:machineSignals:isParameterised:parameterSignals:returnableSignals:states:transitions:initialState:suspendedState:architectureHead:architectureBody:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"actions","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":"], ","kind":"text"},{"text":"includes","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"Include","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7IncludeO"},{"text":"], ","kind":"text"},{"text":"externalSignals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"PortSignal","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10PortSignalV"},{"text":"], ","kind":"text"},{"text":"clocks","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"Clock","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5ClockV"},{"text":"], ","kind":"text"},{"kind":"externalParam","text":"drivingClock"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"machineSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11LocalSignalV","text":"LocalSignal"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"isParameterised"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"kind":"text","text":", "},{"kind":"externalParam","text":"parameterSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines9ParameterV","text":"Parameter"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"returnableSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines18ReturnableVariableV","text":"ReturnableVariable"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"states"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"transitions"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines10TransitionV","text":"Transition"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"initialState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"suspendedState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":"?, "},{"kind":"externalParam","text":"architectureHead"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","text":"HeadStatement"},{"kind":"text","text":"]?, "},{"kind":"externalParam","text":"architectureBody"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO","text":"AsynchronousBlock"},{"kind":"text","text":"?)"}],"title":"init(actions:includes:externalSignals:clocks:drivingClock:machineSignals:isParameterised:parameterSignals:returnableSignals:states:transitions:initialState:suspendedState:architectureHead:architectureBody:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine\/init(actions:includes:externalSignals:clocks:drivingClock:machineSignals:isParameterised:parameterSignals:returnableSignals:states:transitions:initialState:suspendedState:architectureHead:architectureBody:)","url":"\/documentation\/vhdlmachines\/machine\/init(actions:includes:externalsignals:clocks:drivingclock:machinesignals:isparameterised:parametersignals:returnablesignals:states:transitions:initialstate:suspendedstate:architecturehead:architecturebody:)","kind":"symbol","abstract":[{"type":"text","text":"Initialise a machine."}]},"doc://VHDLMachines/documentation/VHDLMachines/Transition":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition","type":"topic","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Transition","kind":"identifier"}],"navigatorTitle":[{"text":"Transition","kind":"identifier"}],"role":"symbol","title":"Transition","url":"\/documentation\/vhdlmachines\/transition","abstract":[{"type":"text","text":"A transition in a state machine."}]},"doc://VHDLMachines/documentation/VHDLMachines/Parameter":{"title":"Parameter","url":"\/documentation\/vhdlmachines\/parameter","abstract":[{"text":"A parameter is a type of external variable that is used to parameterise a machine.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Parameter","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Parameter","kind":"symbol","navigatorTitle":[{"text":"Parameter","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}