// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_0_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_0_x017_dout,
        fifo_C_C_IO_L2_in_0_x017_empty_n,
        fifo_C_C_IO_L2_in_0_x017_read,
        fifo_C_C_IO_L2_in_1_x018_din,
        fifo_C_C_IO_L2_in_1_x018_full_n,
        fifo_C_C_IO_L2_in_1_x018_write,
        fifo_C_PE_0_0_x0101_din,
        fifo_C_PE_0_0_x0101_full_n,
        fifo_C_PE_0_0_x0101_write
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_0_x017_dout;
input   fifo_C_C_IO_L2_in_0_x017_empty_n;
output   fifo_C_C_IO_L2_in_0_x017_read;
output  [511:0] fifo_C_C_IO_L2_in_1_x018_din;
input   fifo_C_C_IO_L2_in_1_x018_full_n;
output   fifo_C_C_IO_L2_in_1_x018_write;
output  [255:0] fifo_C_PE_0_0_x0101_din;
input   fifo_C_PE_0_0_x0101_full_n;
output   fifo_C_PE_0_0_x0101_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_0_x017_read;
reg fifo_C_C_IO_L2_in_1_x018_write;
reg[255:0] fifo_C_PE_0_0_x0101_din;
reg fifo_C_PE_0_0_x0101_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_0_x017_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state20;
reg    fifo_C_C_IO_L2_in_1_x018_blk_n;
reg    fifo_C_PE_0_0_x0101_blk_n;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln878_33_fu_939_p2;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln878_32_fu_1182_p2;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln878_fu_1336_p2;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_684;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire   [2:0] add_ln691_fu_690_p2;
reg   [2:0] add_ln691_reg_1422;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1532_fu_702_p2;
reg   [2:0] add_ln691_1532_reg_1442;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i780_cast_fu_722_p2;
reg   [5:0] add_i_i780_cast_reg_1450;
wire   [0:0] icmp_ln890_1467_fu_708_p2;
wire   [3:0] c3_60_fu_734_p2;
reg   [3:0] c3_60_reg_1459;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln3065_fu_749_p2;
reg   [0:0] icmp_ln3065_reg_1467;
wire   [0:0] icmp_ln3060_fu_728_p2;
wire   [0:0] icmp_ln886_14_fu_744_p2;
wire   [3:0] add_ln691_1541_fu_755_p2;
reg   [3:0] add_ln691_1541_reg_1471;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_1539_fu_767_p2;
reg   [3:0] add_ln691_1539_reg_1479;
wire   [6:0] tmp_505_cast_fu_777_p3;
reg   [6:0] tmp_505_cast_reg_1484;
wire   [4:0] add_ln691_1542_fu_791_p2;
reg   [4:0] add_ln691_1542_reg_1492;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_1540_fu_803_p2;
reg   [4:0] add_ln691_1540_reg_1500;
wire    ap_CS_fsm_state8;
reg   [6:0] local_C_pong_V_addr_reg_1505;
wire   [7:0] c2_V_161_fu_829_p2;
reg   [7:0] c2_V_161_reg_1513;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_16_reg_319;
reg   [0:0] intra_trans_en_16_reg_306;
wire   [7:0] c2_V_160_fu_841_p2;
reg   [7:0] c2_V_160_reg_1521;
wire   [0:0] arb_fu_853_p2;
wire   [0:0] icmp_ln3175_fu_847_p2;
wire   [0:0] icmp_ln3101_fu_835_p2;
wire   [1:0] add_ln691_1546_fu_859_p2;
reg   [1:0] add_ln691_1546_reg_1534;
wire    ap_CS_fsm_state11;
wire   [5:0] add_ln691_1548_fu_871_p2;
reg   [5:0] add_ln691_1548_reg_1542;
wire    ap_CS_fsm_state12;
reg   [3:0] div_i_i23_reg_1550;
wire   [0:0] icmp_ln890_1483_fu_877_p2;
wire   [0:0] empty_fu_893_p1;
reg   [0:0] empty_reg_1555;
wire   [3:0] add_ln691_1550_fu_897_p2;
reg   [3:0] add_ln691_1550_reg_1560;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln691_1553_fu_921_p2;
reg   [4:0] add_ln691_1553_reg_1573;
wire    ap_CS_fsm_state15;
wire   [1:0] add_ln691_1554_fu_933_p2;
reg    ap_block_state16;
wire   [511:0] zext_ln1497_32_fu_979_p1;
wire   [3:0] c3_59_fu_1007_p2;
reg   [3:0] c3_59_reg_1597;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln3139_fu_1022_p2;
reg   [0:0] icmp_ln3139_reg_1605;
wire   [0:0] icmp_ln3134_fu_1001_p2;
wire   [0:0] icmp_ln886_fu_1017_p2;
wire   [3:0] add_ln691_1536_fu_1028_p2;
reg   [3:0] add_ln691_1536_reg_1609;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_1534_fu_1040_p2;
reg   [3:0] add_ln691_1534_reg_1617;
wire   [6:0] tmp_504_cast_fu_1050_p3;
reg   [6:0] tmp_504_cast_reg_1622;
wire   [4:0] add_ln691_1537_fu_1064_p2;
reg   [4:0] add_ln691_1537_reg_1630;
wire    ap_CS_fsm_state19;
wire   [4:0] add_ln691_1535_fu_1076_p2;
reg   [4:0] add_ln691_1535_reg_1638;
wire    ap_CS_fsm_state21;
reg   [6:0] local_C_ping_V_addr_31_reg_1643;
wire   [1:0] add_ln691_1545_fu_1102_p2;
reg   [1:0] add_ln691_1545_reg_1651;
wire    ap_CS_fsm_state23;
wire   [5:0] add_ln691_1547_fu_1114_p2;
reg   [5:0] add_ln691_1547_reg_1659;
wire    ap_CS_fsm_state24;
reg   [3:0] div_i_i22_reg_1667;
wire   [0:0] icmp_ln890_1482_fu_1120_p2;
wire   [0:0] empty_3055_fu_1136_p1;
reg   [0:0] empty_3055_reg_1672;
wire   [3:0] add_ln691_1549_fu_1140_p2;
reg   [3:0] add_ln691_1549_reg_1677;
wire    ap_CS_fsm_state25;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_123_reg_1690;
wire    ap_CS_fsm_state26;
wire   [4:0] add_ln691_1551_fu_1164_p2;
reg   [4:0] add_ln691_1551_reg_1695;
wire    ap_CS_fsm_state27;
wire   [1:0] add_ln691_1552_fu_1176_p2;
reg    ap_block_state28;
wire   [511:0] zext_ln1497_31_fu_1222_p1;
wire   [7:0] c2_V_159_fu_1244_p2;
reg   [7:0] c2_V_159_reg_1716;
wire    ap_CS_fsm_state29;
wire   [1:0] add_ln691_1529_fu_1256_p2;
reg   [1:0] add_ln691_1529_reg_1724;
wire    ap_CS_fsm_state30;
wire   [5:0] add_ln691_1530_fu_1268_p2;
reg   [5:0] add_ln691_1530_reg_1732;
wire    ap_CS_fsm_state31;
reg   [3:0] div_i_i_reg_1740;
wire   [0:0] icmp_ln890_1469_fu_1274_p2;
wire   [0:0] empty_3056_fu_1290_p1;
reg   [0:0] empty_3056_reg_1745;
wire   [3:0] add_ln691_1531_fu_1294_p2;
reg   [3:0] add_ln691_1531_reg_1750;
wire    ap_CS_fsm_state32;
wire   [4:0] add_ln691_1543_fu_1318_p2;
reg   [4:0] add_ln691_1543_reg_1763;
wire    ap_CS_fsm_state34;
wire   [1:0] add_ln691_1544_fu_1330_p2;
reg    ap_block_state35;
wire   [511:0] zext_ln1497_fu_1376_p1;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [2:0] c0_V_reg_270;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_281;
reg   [2:0] c1_V_reg_295;
wire   [0:0] icmp_ln890_fu_696_p2;
wire   [0:0] ap_phi_mux_arb_16_phi_fu_323_p4;
reg   [3:0] c3_58_reg_331;
wire   [0:0] icmp_ln890_1473_fu_785_p2;
wire   [0:0] icmp_ln890_1474_fu_761_p2;
reg   [3:0] c4_V_58_reg_342;
wire   [0:0] icmp_ln890_1481_fu_797_p2;
reg   [3:0] c4_V_57_reg_353;
wire   [0:0] icmp_ln890_1480_fu_823_p2;
reg   [4:0] c5_V_154_reg_364;
reg    ap_block_state7;
reg   [4:0] c5_V_153_reg_375;
reg   [7:0] c2_V_158_reg_386;
wire   [0:0] icmp_ln890_1479_fu_865_p2;
reg   [7:0] c2_V_157_reg_397;
wire   [0:0] icmp_ln890_1476_fu_1108_p2;
reg   [1:0] c5_V_152_reg_408;
reg   [5:0] c6_V_158_reg_419;
wire   [0:0] icmp_ln890_1485_fu_915_p2;
reg   [3:0] c7_V_96_reg_430;
wire   [0:0] icmp_ln890_1487_fu_927_p2;
reg   [4:0] c8_V_32_reg_441;
reg   [1:0] n_V_32_reg_452;
reg   [511:0] p_Val2_s_reg_463;
reg   [3:0] c3_reg_472;
wire   [0:0] icmp_ln890_1471_fu_1058_p2;
wire   [0:0] icmp_ln890_1472_fu_1034_p2;
reg   [3:0] c4_V_56_reg_483;
wire   [0:0] icmp_ln890_1478_fu_1070_p2;
reg   [3:0] c4_V_reg_494;
wire   [0:0] icmp_ln890_1477_fu_1096_p2;
reg   [4:0] c5_V_151_reg_505;
reg    ap_block_state20;
reg   [4:0] c5_V_150_reg_516;
reg   [1:0] c5_V_149_reg_527;
reg   [5:0] c6_V_157_reg_538;
wire   [0:0] icmp_ln890_1484_fu_1158_p2;
reg   [3:0] c7_V_95_reg_549;
wire   [0:0] icmp_ln890_1486_fu_1170_p2;
reg   [4:0] c8_V_31_reg_560;
reg   [1:0] n_V_31_reg_571;
reg   [511:0] p_Val2_63_reg_582;
reg   [7:0] c2_V_reg_591;
wire   [0:0] icmp_ln890_1468_fu_1262_p2;
reg   [1:0] c5_V_reg_602;
wire   [0:0] icmp_ln3219_fu_1250_p2;
reg   [5:0] c6_V_reg_613;
wire   [0:0] icmp_ln890_1470_fu_1312_p2;
reg   [3:0] c7_V_reg_624;
wire   [0:0] icmp_ln890_1475_fu_1324_p2;
reg   [4:0] c8_V_reg_635;
reg   [1:0] n_V_reg_646;
reg   [511:0] p_Val2_64_reg_657;
wire   [63:0] zext_ln3075_1_fu_818_p1;
wire   [63:0] tmp_506_cast_fu_910_p1;
wire   [63:0] zext_ln3149_1_fu_1091_p1;
wire   [63:0] tmp_cast_fu_1153_p1;
wire   [63:0] tmp_503_cast_fu_1307_p1;
reg   [255:0] data_split_V_1_fu_172;
wire   [255:0] data_split_V_1_230_fu_961_p3;
reg   [255:0] data_split_V_1_217_fu_176;
wire   [255:0] data_split_V_1_229_fu_953_p3;
reg   [255:0] data_split_V_1_218_fu_180;
wire   [255:0] data_split_V_1_227_fu_1204_p3;
reg   [255:0] data_split_V_1_219_fu_184;
wire   [255:0] data_split_V_1_226_fu_1196_p3;
reg   [255:0] data_split_V_1_220_fu_196;
wire   [255:0] data_split_V_1_224_fu_1358_p3;
reg   [255:0] data_split_V_1_221_fu_200;
wire   [255:0] data_split_V_1_223_fu_1350_p3;
wire   [255:0] select_ln3124_fu_993_p3;
wire   [255:0] select_ln3198_fu_1236_p3;
wire   [255:0] select_ln3242_fu_1390_p3;
wire   [5:0] p_shl_fu_714_p3;
wire   [5:0] zext_ln886_14_fu_740_p1;
wire   [2:0] trunc_ln3075_fu_773_p1;
wire   [6:0] zext_ln3075_fu_809_p1;
wire   [6:0] add_ln3075_fu_813_p2;
wire   [7:0] tmp_22_fu_903_p3;
wire   [0:0] trunc_ln3120_fu_949_p1;
wire   [255:0] data_split_V_0_fu_945_p1;
wire   [255:0] r_fu_969_p4;
wire   [5:0] zext_ln886_fu_1013_p1;
wire   [2:0] trunc_ln3149_fu_1046_p1;
wire   [6:0] zext_ln3149_fu_1082_p1;
wire   [6:0] add_ln3149_fu_1086_p2;
wire   [7:0] tmp_fu_1146_p3;
wire   [0:0] trunc_ln3194_fu_1192_p1;
wire   [255:0] data_split_V_0_95_fu_1188_p1;
wire   [255:0] r_54_fu_1212_p4;
wire   [7:0] tmp_s_fu_1300_p3;
wire   [0:0] trunc_ln3238_fu_1346_p1;
wire   [255:0] data_split_V_0_96_fu_1342_p1;
wire   [255:0] r_55_fu_1366_p4;
reg   [34:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 35'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_0_x017_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_0_x017_dout),
    .q0(local_C_pong_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln3219_fu_1250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_306 == 1'd0) | ((icmp_ln3175_fu_847_p2 == 1'd1) & (arb_16_reg_319 == 1'd1))) | ((icmp_ln3101_fu_835_p2 == 1'd1) & (arb_16_reg_319 == 1'd0))))) begin
        arb_16_reg_319 <= arb_fu_853_p2;
    end else if (((icmp_ln890_fu_696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_16_reg_319 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd1))) begin
        c0_V_reg_270 <= add_ln691_reg_1422;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_270 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_306 == 1'd0) | ((icmp_ln3175_fu_847_p2 == 1'd1) & (arb_16_reg_319 == 1'd1))) | ((icmp_ln3101_fu_835_p2 == 1'd1) & (arb_16_reg_319 == 1'd0))))) begin
        c1_V_reg_295 <= add_ln691_1532_reg_1442;
    end else if (((icmp_ln890_fu_696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_295 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln3134_fu_1001_p2 == 1'd1) & (intra_trans_en_16_reg_306 == 1'd1)) | ((icmp_ln886_fu_1017_p2 == 1'd1) & (intra_trans_en_16_reg_306 == 1'd1))))) begin
        c2_V_157_reg_397 <= 8'd0;
    end else if (((icmp_ln890_1476_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        c2_V_157_reg_397 <= c2_V_160_reg_1521;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((intra_trans_en_16_reg_306 == 1'd1) & (icmp_ln3060_fu_728_p2 == 1'd1)) | ((intra_trans_en_16_reg_306 == 1'd1) & (icmp_ln886_14_fu_744_p2 == 1'd1))))) begin
        c2_V_158_reg_386 <= 8'd0;
    end else if (((icmp_ln890_1479_fu_865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c2_V_158_reg_386 <= c2_V_161_reg_1513;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_591 <= 8'd0;
    end else if (((icmp_ln890_1468_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        c2_V_reg_591 <= c2_V_159_reg_1716;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_16_phi_fu_323_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd0))) begin
        c3_58_reg_331 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1474_fu_761_p2 == 1'd1) & (icmp_ln3065_reg_1467 == 1'd0)) | ((icmp_ln890_1473_fu_785_p2 == 1'd1) & (icmp_ln3065_reg_1467 == 1'd1))))) begin
        c3_58_reg_331 <= c3_60_reg_1459;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_16_phi_fu_323_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd0))) begin
        c3_reg_472 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln890_1472_fu_1034_p2 == 1'd1) & (icmp_ln3139_reg_1605 == 1'd0)) | ((icmp_ln890_1471_fu_1058_p2 == 1'd1) & (icmp_ln3139_reg_1605 == 1'd1))))) begin
        c3_reg_472 <= c3_59_reg_1597;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1017_p2 == 1'd0) & (icmp_ln3134_fu_1001_p2 == 1'd0) & (icmp_ln3139_fu_1022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_56_reg_483 <= 4'd0;
    end else if (((icmp_ln890_1478_fu_1070_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_56_reg_483 <= add_ln691_1536_reg_1609;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_14_fu_744_p2 == 1'd0) & (icmp_ln3060_fu_728_p2 == 1'd0) & (icmp_ln3065_fu_749_p2 == 1'd1))) begin
        c4_V_57_reg_353 <= 4'd0;
    end else if (((icmp_ln890_1480_fu_823_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c4_V_57_reg_353 <= add_ln691_1539_reg_1479;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_14_fu_744_p2 == 1'd0) & (icmp_ln3060_fu_728_p2 == 1'd0) & (icmp_ln3065_fu_749_p2 == 1'd0))) begin
        c4_V_58_reg_342 <= 4'd0;
    end else if (((icmp_ln890_1481_fu_797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_58_reg_342 <= add_ln691_1541_reg_1471;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1017_p2 == 1'd0) & (icmp_ln3134_fu_1001_p2 == 1'd0) & (icmp_ln3139_fu_1022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_reg_494 <= 4'd0;
    end else if (((icmp_ln890_1477_fu_1096_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c4_V_reg_494 <= add_ln691_1534_reg_1617;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1482_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c5_V_149_reg_527 <= add_ln691_1545_reg_1651;
    end else if (((icmp_ln3175_fu_847_p2 == 1'd0) & (intra_trans_en_16_reg_306 == 1'd1) & (arb_16_reg_319 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_149_reg_527 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1471_fu_1058_p2 == 1'd0) & (icmp_ln3139_reg_1605 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_150_reg_516 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        c5_V_150_reg_516 <= add_ln691_1535_reg_1638;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1472_fu_1034_p2 == 1'd0) & (icmp_ln3139_reg_1605 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_151_reg_505 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_151_reg_505 <= add_ln691_1537_reg_1630;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1483_fu_877_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_152_reg_408 <= add_ln691_1546_reg_1534;
    end else if (((icmp_ln3101_fu_835_p2 == 1'd0) & (intra_trans_en_16_reg_306 == 1'd1) & (arb_16_reg_319 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_152_reg_408 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1473_fu_785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln3065_reg_1467 == 1'd1))) begin
        c5_V_153_reg_375 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_153_reg_375 <= add_ln691_1540_reg_1500;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1474_fu_761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln3065_reg_1467 == 1'd0))) begin
        c5_V_154_reg_364 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_154_reg_364 <= add_ln691_1542_reg_1492;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1469_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        c5_V_reg_602 <= add_ln691_1529_reg_1724;
    end else if (((icmp_ln3219_fu_1250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        c5_V_reg_602 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1484_fu_1158_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c6_V_157_reg_538 <= add_ln691_1547_reg_1659;
    end else if (((icmp_ln890_1476_fu_1108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        c6_V_157_reg_538 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1485_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_158_reg_419 <= add_ln691_1548_reg_1542;
    end else if (((icmp_ln890_1479_fu_865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_158_reg_419 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1470_fu_1312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_613 <= add_ln691_1530_reg_1732;
    end else if (((icmp_ln890_1468_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        c6_V_reg_613 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1486_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        c7_V_95_reg_549 <= add_ln691_1549_reg_1677;
    end else if (((icmp_ln890_1482_fu_1120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_95_reg_549 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1487_fu_927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_96_reg_430 <= add_ln691_1550_reg_1560;
    end else if (((icmp_ln890_1483_fu_877_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_96_reg_430 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1475_fu_1324_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c7_V_reg_624 <= add_ln691_1531_reg_1750;
    end else if (((icmp_ln890_1469_fu_1274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c7_V_reg_624 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd1))) begin
        c8_V_31_reg_560 <= add_ln691_1551_reg_1695;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        c8_V_31_reg_560 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd1))) begin
        c8_V_32_reg_441 <= add_ln691_1553_reg_1573;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c8_V_32_reg_441 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd1))) begin
        c8_V_reg_635 <= add_ln691_1543_reg_1763;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        c8_V_reg_635 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_306 == 1'd0) | ((icmp_ln3175_fu_847_p2 == 1'd1) & (arb_16_reg_319 == 1'd1))) | ((icmp_ln3101_fu_835_p2 == 1'd1) & (arb_16_reg_319 == 1'd0))))) begin
        intra_trans_en_16_reg_306 <= 1'd1;
    end else if (((icmp_ln890_fu_696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_16_reg_306 <= intra_trans_en_reg_281;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd1))) begin
        intra_trans_en_reg_281 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_281 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd0))) begin
        n_V_31_reg_571 <= add_ln691_1552_fu_1176_p2;
    end else if (((icmp_ln890_1486_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        n_V_31_reg_571 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd0))) begin
        n_V_32_reg_452 <= add_ln691_1554_fu_933_p2;
    end else if (((icmp_ln890_1487_fu_927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        n_V_32_reg_452 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd0))) begin
        n_V_reg_646 <= add_ln691_1544_fu_1330_p2;
    end else if (((icmp_ln890_1475_fu_1324_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        n_V_reg_646 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd0))) begin
        p_Val2_63_reg_582 <= zext_ln1497_31_fu_1222_p1;
    end else if (((icmp_ln890_1486_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        p_Val2_63_reg_582 <= in_data_V_123_reg_1690;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd0))) begin
        p_Val2_64_reg_657 <= zext_ln1497_fu_1376_p1;
    end else if (((icmp_ln890_1475_fu_1324_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_Val2_64_reg_657 <= reg_684;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd0))) begin
        p_Val2_s_reg_463 <= zext_ln1497_32_fu_979_p1;
    end else if (((icmp_ln890_1487_fu_927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_463 <= reg_684;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1450[5 : 3] <= add_i_i780_cast_fu_722_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln691_1529_reg_1724 <= add_ln691_1529_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln691_1530_reg_1732 <= add_ln691_1530_fu_1268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_1531_reg_1750 <= add_ln691_1531_fu_1294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1532_reg_1442 <= add_ln691_1532_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3139_reg_1605 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln691_1534_reg_1617 <= add_ln691_1534_fu_1040_p2;
        tmp_504_cast_reg_1622[6 : 4] <= tmp_504_cast_fu_1050_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_1535_reg_1638 <= add_ln691_1535_fu_1076_p2;
        local_C_ping_V_addr_31_reg_1643 <= zext_ln3149_1_fu_1091_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3139_reg_1605 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln691_1536_reg_1609 <= add_ln691_1536_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1537_reg_1630 <= add_ln691_1537_fu_1064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3065_reg_1467 == 1'd1))) begin
        add_ln691_1539_reg_1479 <= add_ln691_1539_fu_767_p2;
        tmp_505_cast_reg_1484[6 : 4] <= tmp_505_cast_fu_777_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1540_reg_1500 <= add_ln691_1540_fu_803_p2;
        local_C_pong_V_addr_reg_1505 <= zext_ln3075_1_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3065_reg_1467 == 1'd0))) begin
        add_ln691_1541_reg_1471 <= add_ln691_1541_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1542_reg_1492 <= add_ln691_1542_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_1543_reg_1763 <= add_ln691_1543_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln691_1545_reg_1651 <= add_ln691_1545_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1546_reg_1534 <= add_ln691_1546_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1547_reg_1659 <= add_ln691_1547_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1548_reg_1542 <= add_ln691_1548_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1549_reg_1677 <= add_ln691_1549_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1550_reg_1560 <= add_ln691_1550_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln691_1551_reg_1695 <= add_ln691_1551_fu_1164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1553_reg_1573 <= add_ln691_1553_fu_921_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1422 <= add_ln691_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        c2_V_159_reg_1716 <= c2_V_159_fu_1244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_16_reg_306 == 1'd1) & (arb_16_reg_319 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_160_reg_1521 <= c2_V_160_fu_841_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_16_reg_306 == 1'd1) & (arb_16_reg_319 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_161_reg_1513 <= c2_V_161_fu_829_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        c3_59_reg_1597 <= c3_59_fu_1007_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c3_60_reg_1459 <= c3_60_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd0))) begin
        data_split_V_1_217_fu_176 <= data_split_V_1_229_fu_953_p3;
        data_split_V_1_fu_172 <= data_split_V_1_230_fu_961_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd0))) begin
        data_split_V_1_218_fu_180 <= data_split_V_1_227_fu_1204_p3;
        data_split_V_1_219_fu_184 <= data_split_V_1_226_fu_1196_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd0))) begin
        data_split_V_1_220_fu_196 <= data_split_V_1_224_fu_1358_p3;
        data_split_V_1_221_fu_200 <= data_split_V_1_223_fu_1350_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1482_fu_1120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        div_i_i22_reg_1667 <= {{c6_V_157_reg_538[4:1]}};
        empty_3055_reg_1672 <= empty_3055_fu_1136_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1483_fu_877_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        div_i_i23_reg_1550 <= {{c6_V_158_reg_419[4:1]}};
        empty_reg_1555 <= empty_fu_893_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1469_fu_1274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        div_i_i_reg_1740 <= {{c6_V_reg_613[4:1]}};
        empty_3056_reg_1745 <= empty_3056_fu_1290_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_14_fu_744_p2 == 1'd0) & (icmp_ln3060_fu_728_p2 == 1'd0))) begin
        icmp_ln3065_reg_1467 <= icmp_ln3065_fu_749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1017_p2 == 1'd0) & (icmp_ln3134_fu_1001_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        icmp_ln3139_reg_1605 <= icmp_ln3139_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        in_data_V_123_reg_1690 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_684 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln3219_fu_1250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln3219_fu_1250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_C_IO_L2_in_0_x017_blk_n = fifo_C_C_IO_L2_in_0_x017_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_0_x017_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_0_x017_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_0_x017_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = fifo_C_C_IO_L2_in_1_x018_full_n;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_1_x018_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd1)))) begin
        fifo_C_PE_0_0_x0101_blk_n = fifo_C_PE_0_0_x0101_full_n;
    end else begin
        fifo_C_PE_0_0_x0101_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd1))) begin
        fifo_C_PE_0_0_x0101_din = select_ln3242_fu_1390_p3;
    end else if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd1))) begin
        fifo_C_PE_0_0_x0101_din = select_ln3198_fu_1236_p3;
    end else if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd1))) begin
        fifo_C_PE_0_0_x0101_din = select_ln3124_fu_993_p3;
    end else begin
        fifo_C_PE_0_0_x0101_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd1)) | (~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) | (~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd1)))) begin
        fifo_C_PE_0_0_x0101_write = 1'b1;
    end else begin
        fifo_C_PE_0_0_x0101_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        local_C_ping_V_address0 = tmp_503_cast_fu_1307_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_31_reg_1643;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_C_ping_V_address0 = tmp_506_cast_fu_910_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state13) | ((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_C_pong_V_address0 = tmp_cast_fu_1153_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1505;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_16_phi_fu_323_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_708_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_14_fu_744_p2 == 1'd1) | (icmp_ln3060_fu_728_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1474_fu_761_p2 == 1'd1) & (icmp_ln3065_reg_1467 == 1'd0)) | ((icmp_ln890_1473_fu_785_p2 == 1'd1) & (icmp_ln3065_reg_1467 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1473_fu_785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln3065_reg_1467 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_1481_fu_797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1480_fu_823_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_306 == 1'd0) | ((icmp_ln3175_fu_847_p2 == 1'd1) & (arb_16_reg_319 == 1'd1))) | ((icmp_ln3101_fu_835_p2 == 1'd1) & (arb_16_reg_319 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln3175_fu_847_p2 == 1'd0) & (intra_trans_en_16_reg_306 == 1'd1) & (arb_16_reg_319 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1479_fu_865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1483_fu_877_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1485_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1487_fu_927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_33_fu_939_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln886_fu_1017_p2 == 1'd1) | (icmp_ln3134_fu_1001_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln890_1472_fu_1034_p2 == 1'd1) & (icmp_ln3139_reg_1605 == 1'd0)) | ((icmp_ln890_1471_fu_1058_p2 == 1'd1) & (icmp_ln3139_reg_1605 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln890_1471_fu_1058_p2 == 1'd0) & (icmp_ln3139_reg_1605 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1478_fu_1070_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1477_fu_1096_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln890_1476_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1482_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1484_fu_1158_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln890_1486_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_32_fu_1182_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln3219_fu_1250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln890_1468_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln890_1469_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_1470_fu_1312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_1475_fu_1324_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if ((~((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1336_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_722_p2 = ($signed(6'd41) - $signed(p_shl_fu_714_p3));

assign add_ln3075_fu_813_p2 = (tmp_505_cast_reg_1484 + zext_ln3075_fu_809_p1);

assign add_ln3149_fu_1086_p2 = (tmp_504_cast_reg_1622 + zext_ln3149_fu_1082_p1);

assign add_ln691_1529_fu_1256_p2 = (c5_V_reg_602 + 2'd1);

assign add_ln691_1530_fu_1268_p2 = (c6_V_reg_613 + 6'd1);

assign add_ln691_1531_fu_1294_p2 = (c7_V_reg_624 + 4'd1);

assign add_ln691_1532_fu_702_p2 = (c1_V_reg_295 + 3'd1);

assign add_ln691_1534_fu_1040_p2 = (c4_V_reg_494 + 4'd1);

assign add_ln691_1535_fu_1076_p2 = (c5_V_150_reg_516 + 5'd1);

assign add_ln691_1536_fu_1028_p2 = (c4_V_56_reg_483 + 4'd1);

assign add_ln691_1537_fu_1064_p2 = (c5_V_151_reg_505 + 5'd1);

assign add_ln691_1539_fu_767_p2 = (c4_V_57_reg_353 + 4'd1);

assign add_ln691_1540_fu_803_p2 = (c5_V_153_reg_375 + 5'd1);

assign add_ln691_1541_fu_755_p2 = (c4_V_58_reg_342 + 4'd1);

assign add_ln691_1542_fu_791_p2 = (c5_V_154_reg_364 + 5'd1);

assign add_ln691_1543_fu_1318_p2 = (c8_V_reg_635 + 5'd1);

assign add_ln691_1544_fu_1330_p2 = (n_V_reg_646 + 2'd1);

assign add_ln691_1545_fu_1102_p2 = (c5_V_149_reg_527 + 2'd1);

assign add_ln691_1546_fu_859_p2 = (c5_V_152_reg_408 + 2'd1);

assign add_ln691_1547_fu_1114_p2 = (c6_V_157_reg_538 + 6'd1);

assign add_ln691_1548_fu_871_p2 = (c6_V_158_reg_419 + 6'd1);

assign add_ln691_1549_fu_1140_p2 = (c7_V_95_reg_549 + 4'd1);

assign add_ln691_1550_fu_897_p2 = (c7_V_96_reg_430 + 4'd1);

assign add_ln691_1551_fu_1164_p2 = (c8_V_31_reg_560 + 5'd1);

assign add_ln691_1552_fu_1176_p2 = (n_V_31_reg_571 + 2'd1);

assign add_ln691_1553_fu_921_p2 = (c8_V_32_reg_441 + 5'd1);

assign add_ln691_1554_fu_933_p2 = (n_V_32_reg_452 + 2'd1);

assign add_ln691_fu_690_p2 = (c0_V_reg_270 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_33_fu_939_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state20 = ((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state28 = ((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_32_fu_1182_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state35 = ((fifo_C_PE_0_0_x0101_full_n == 1'b0) & (icmp_ln878_fu_1336_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0));
end

assign ap_phi_mux_arb_16_phi_fu_323_p4 = arb_16_reg_319;

assign arb_fu_853_p2 = (arb_16_reg_319 ^ 1'd1);

assign c2_V_159_fu_1244_p2 = (c2_V_reg_591 + 8'd1);

assign c2_V_160_fu_841_p2 = (c2_V_157_reg_397 + 8'd1);

assign c2_V_161_fu_829_p2 = (c2_V_158_reg_386 + 8'd1);

assign c3_59_fu_1007_p2 = (c3_reg_472 + 4'd1);

assign c3_60_fu_734_p2 = (c3_58_reg_331 + 4'd1);

assign data_split_V_0_95_fu_1188_p1 = p_Val2_63_reg_582[255:0];

assign data_split_V_0_96_fu_1342_p1 = p_Val2_64_reg_657[255:0];

assign data_split_V_0_fu_945_p1 = p_Val2_s_reg_463[255:0];

assign data_split_V_1_223_fu_1350_p3 = ((trunc_ln3238_fu_1346_p1[0:0] == 1'b1) ? data_split_V_0_96_fu_1342_p1 : data_split_V_1_221_fu_200);

assign data_split_V_1_224_fu_1358_p3 = ((trunc_ln3238_fu_1346_p1[0:0] == 1'b1) ? data_split_V_1_220_fu_196 : data_split_V_0_96_fu_1342_p1);

assign data_split_V_1_226_fu_1196_p3 = ((trunc_ln3194_fu_1192_p1[0:0] == 1'b1) ? data_split_V_0_95_fu_1188_p1 : data_split_V_1_219_fu_184);

assign data_split_V_1_227_fu_1204_p3 = ((trunc_ln3194_fu_1192_p1[0:0] == 1'b1) ? data_split_V_1_218_fu_180 : data_split_V_0_95_fu_1188_p1);

assign data_split_V_1_229_fu_953_p3 = ((trunc_ln3120_fu_949_p1[0:0] == 1'b1) ? data_split_V_0_fu_945_p1 : data_split_V_1_217_fu_176);

assign data_split_V_1_230_fu_961_p3 = ((trunc_ln3120_fu_949_p1[0:0] == 1'b1) ? data_split_V_1_fu_172 : data_split_V_0_fu_945_p1);

assign empty_3055_fu_1136_p1 = c6_V_157_reg_538[0:0];

assign empty_3056_fu_1290_p1 = c6_V_reg_613[0:0];

assign empty_fu_893_p1 = c6_V_158_reg_419[0:0];

assign fifo_C_C_IO_L2_in_1_x018_din = fifo_C_C_IO_L2_in_0_x017_dout;

assign icmp_ln3060_fu_728_p2 = ((c3_58_reg_331 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln3065_fu_749_p2 = ((c3_58_reg_331 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln3101_fu_835_p2 = ((c2_V_158_reg_386 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3134_fu_1001_p2 = ((c3_reg_472 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln3139_fu_1022_p2 = ((c3_reg_472 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln3175_fu_847_p2 = ((c2_V_157_reg_397 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3219_fu_1250_p2 = ((c2_V_reg_591 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_32_fu_1182_p2 = ((n_V_31_reg_571 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_33_fu_939_p2 = ((n_V_32_reg_452 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1336_p2 = ((n_V_reg_646 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_14_fu_744_p2 = ((zext_ln886_14_fu_740_p1 > add_i_i780_cast_reg_1450) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1017_p2 = ((zext_ln886_fu_1013_p1 > add_i_i780_cast_reg_1450) ? 1'b1 : 1'b0);

assign icmp_ln890_1467_fu_708_p2 = ((c1_V_reg_295 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1468_fu_1262_p2 = ((c5_V_reg_602 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1469_fu_1274_p2 = ((c6_V_reg_613 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1470_fu_1312_p2 = ((c7_V_reg_624 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1471_fu_1058_p2 = ((c4_V_reg_494 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1472_fu_1034_p2 = ((c4_V_56_reg_483 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1473_fu_785_p2 = ((c4_V_57_reg_353 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1474_fu_761_p2 = ((c4_V_58_reg_342 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1475_fu_1324_p2 = ((c8_V_reg_635 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1476_fu_1108_p2 = ((c5_V_149_reg_527 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1477_fu_1096_p2 = ((c5_V_150_reg_516 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1478_fu_1070_p2 = ((c5_V_151_reg_505 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1479_fu_865_p2 = ((c5_V_152_reg_408 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1480_fu_823_p2 = ((c5_V_153_reg_375 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1481_fu_797_p2 = ((c5_V_154_reg_364 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1482_fu_1120_p2 = ((c6_V_157_reg_538 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1483_fu_877_p2 = ((c6_V_158_reg_419 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1484_fu_1158_p2 = ((c7_V_95_reg_549 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1485_fu_915_p2 = ((c7_V_96_reg_430 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1486_fu_1170_p2 = ((c8_V_31_reg_560 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1487_fu_927_p2 = ((c8_V_32_reg_441 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_696_p2 = ((c0_V_reg_270 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_714_p3 = {{c1_V_reg_295}, {3'd0}};

assign r_54_fu_1212_p4 = {{p_Val2_63_reg_582[511:256]}};

assign r_55_fu_1366_p4 = {{p_Val2_64_reg_657[511:256]}};

assign r_fu_969_p4 = {{p_Val2_s_reg_463[511:256]}};

assign select_ln3124_fu_993_p3 = ((empty_reg_1555[0:0] == 1'b1) ? data_split_V_1_217_fu_176 : data_split_V_1_fu_172);

assign select_ln3198_fu_1236_p3 = ((empty_3055_reg_1672[0:0] == 1'b1) ? data_split_V_1_219_fu_184 : data_split_V_1_218_fu_180);

assign select_ln3242_fu_1390_p3 = ((empty_3056_reg_1745[0:0] == 1'b1) ? data_split_V_1_221_fu_200 : data_split_V_1_220_fu_196);

assign tmp_22_fu_903_p3 = {{c7_V_96_reg_430}, {div_i_i23_reg_1550}};

assign tmp_503_cast_fu_1307_p1 = tmp_s_fu_1300_p3;

assign tmp_504_cast_fu_1050_p3 = {{trunc_ln3149_fu_1046_p1}, {4'd0}};

assign tmp_505_cast_fu_777_p3 = {{trunc_ln3075_fu_773_p1}, {4'd0}};

assign tmp_506_cast_fu_910_p1 = tmp_22_fu_903_p3;

assign tmp_cast_fu_1153_p1 = tmp_fu_1146_p3;

assign tmp_fu_1146_p3 = {{c7_V_95_reg_549}, {div_i_i22_reg_1667}};

assign tmp_s_fu_1300_p3 = {{c7_V_reg_624}, {div_i_i_reg_1740}};

assign trunc_ln3075_fu_773_p1 = c4_V_57_reg_353[2:0];

assign trunc_ln3120_fu_949_p1 = n_V_32_reg_452[0:0];

assign trunc_ln3149_fu_1046_p1 = c4_V_reg_494[2:0];

assign trunc_ln3194_fu_1192_p1 = n_V_31_reg_571[0:0];

assign trunc_ln3238_fu_1346_p1 = n_V_reg_646[0:0];

assign zext_ln1497_31_fu_1222_p1 = r_54_fu_1212_p4;

assign zext_ln1497_32_fu_979_p1 = r_fu_969_p4;

assign zext_ln1497_fu_1376_p1 = r_55_fu_1366_p4;

assign zext_ln3075_1_fu_818_p1 = add_ln3075_fu_813_p2;

assign zext_ln3075_fu_809_p1 = c5_V_153_reg_375;

assign zext_ln3149_1_fu_1091_p1 = add_ln3149_fu_1086_p2;

assign zext_ln3149_fu_1082_p1 = c5_V_150_reg_516;

assign zext_ln886_14_fu_740_p1 = c3_58_reg_331;

assign zext_ln886_fu_1013_p1 = c3_reg_472;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1450[2:0] <= 3'b001;
    tmp_505_cast_reg_1484[3:0] <= 4'b0000;
    tmp_504_cast_reg_1622[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_0_x0
