<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2383745-B1" country="EP" doc-number="2383745" kind="B1" date="20140108" family-id="41279507" file-reference-id="315040" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146588497" ucid="EP-2383745-B1"><document-id><country>EP</country><doc-number>2383745</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-11169006-A" is-representative="NO"><document-id mxw-id="PAPP154850689" load-source="docdb" format="epo"><country>EP</country><doc-number>11169006</doc-number><kind>A</kind><date>20090928</date><lang>EN</lang></document-id><document-id mxw-id="PAPP173922184" load-source="docdb" format="original"><country>EP</country><doc-number>11169006.1</doc-number><date>20090928</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140552470" ucid="EP-09793071-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>09793071</doc-number><kind>A</kind><date>20090928</date></document-id></priority-claim><priority-claim mxw-id="PPC140552444" ucid="US-23988708-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>23988708</doc-number><kind>A</kind><date>20080929</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130726</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989325810" load-source="docdb">G11C  11/16        20060101AFI20111104BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2056045832" load-source="docdb" scheme="CPC">G11C  11/161       20130101 FI20150514BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132370124" lang="DE" load-source="patent-office">STRAM mit elektronisch reflektierendem Isolierdistanzstück</invention-title><invention-title mxw-id="PT132370125" lang="EN" load-source="patent-office">STRAM with electronically reflective insulative spacer</invention-title><invention-title mxw-id="PT132370126" lang="FR" load-source="patent-office">STRAM à entretoise isolante électroniquement réfléchissante</invention-title></technical-data><related-documents><relation type="division"><child-doc ucid="EP-11169006-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>11169006</doc-number><kind>A</kind><date>20090928</date></document-id></child-doc><parent-doc ucid="EP-09793071.3"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>09793071.3</doc-number><date>20090928</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR919511262" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SEAGATE TECHNOLOGY LLC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919508617" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SEAGATE TECHNOLOGY LLC</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919523531" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ZHENG YUANKAI</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919544489" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ZHENG, YUANKAI</last-name></addressbook></inventor><inventor mxw-id="PPAR919023398" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ZHENG, YUANKAI</last-name><address><street>43162 Starr Street</street><city>Fremont, CA California 94539</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919542053" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>DIMITROV DIMITAR V</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919508163" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>Dimitrov, Dimitar V</last-name></addressbook></inventor><inventor mxw-id="PPAR919023401" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Dimitrov, Dimitar V</last-name><address><street>5709 68th Street West</street><city>Edina, MN Minnesota 55439</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919525553" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>TIAN WEI</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919506523" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>TIAN, WEI</last-name></addressbook></inventor><inventor mxw-id="PPAR919023394" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>TIAN, WEI</last-name><address><street>9498 Marshall Road</street><city>Eden Prairie, MN 55347</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919544473" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>WANG DEXIN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919544252" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>WANG, DEXIN</last-name></addressbook></inventor><inventor mxw-id="PPAR919023397" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>WANG, DEXIN</last-name><address><street>18780 Pathfinder Drive</street><city>Eden Prairie, MN 55347</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919507213" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>GAO ZHENG</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919521153" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>GAO, ZHENG</last-name></addressbook></inventor><inventor mxw-id="PPAR919023396" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>GAO, ZHENG</last-name><address><street>5537 Makati Circle</street><city>San Jose, CA California 95123</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919535901" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>WANG XIAOBIN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919514186" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>WANG, XIAOBIN</last-name></addressbook></inventor><inventor mxw-id="PPAR919023395" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>WANG, XIAOBIN</last-name><address><street>180 Bluff Ridge Court</street><city>Chanhassen, MN Minnesota 55317</city><country>US</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919023400" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Seagate Technology LLC</last-name><iid>101250357</iid><address><street>10200 South DeAnza Boulevard</street><city>Cupertino CA 95014</city><country>US</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919023399" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Cloughley, Peter Andrew</last-name><iid>100051195</iid><address><street>Miller Sturt Kenyon 9 John Street</street><city>London WC1N 2ES</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549870836" load-source="docdb">AT</country><country mxw-id="DS549786115" load-source="docdb">BE</country><country mxw-id="DS549803311" load-source="docdb">BG</country><country mxw-id="DS549880431" load-source="docdb">CH</country><country mxw-id="DS549786390" load-source="docdb">CY</country><country mxw-id="DS549870837" load-source="docdb">CZ</country><country mxw-id="DS549786116" load-source="docdb">DE</country><country mxw-id="DS549786391" load-source="docdb">DK</country><country mxw-id="DS549786392" load-source="docdb">EE</country><country mxw-id="DS549893649" load-source="docdb">ES</country><country mxw-id="DS549803316" load-source="docdb">FI</country><country mxw-id="DS549924284" load-source="docdb">FR</country><country mxw-id="DS549786121" load-source="docdb">GB</country><country mxw-id="DS549786405" load-source="docdb">GR</country><country mxw-id="DS549786122" load-source="docdb">HR</country><country mxw-id="DS549870842" load-source="docdb">HU</country><country mxw-id="DS549880432" load-source="docdb">IE</country><country mxw-id="DS549786406" load-source="docdb">IS</country><country mxw-id="DS549924285" load-source="docdb">IT</country><country mxw-id="DS549786407" load-source="docdb">LI</country><country mxw-id="DS549803317" load-source="docdb">LT</country><country mxw-id="DS549875940" load-source="docdb">LU</country><country mxw-id="DS549803318" load-source="docdb">LV</country><country mxw-id="DS549803319" load-source="docdb">MC</country><country mxw-id="DS549875941" load-source="docdb">MK</country><country mxw-id="DS549875946" load-source="docdb">MT</country><country mxw-id="DS549870843" load-source="docdb">NL</country><country mxw-id="DS549893650" load-source="docdb">NO</country><country mxw-id="DS549880433" load-source="docdb">PL</country><country mxw-id="DS549803324" load-source="docdb">PT</country><country mxw-id="DS549870844" load-source="docdb">RO</country><country mxw-id="DS549880438" load-source="docdb">SE</country><country mxw-id="DS549924286" load-source="docdb">SI</country><country mxw-id="DS549893651" load-source="docdb">SK</country><country mxw-id="DS549880439" load-source="docdb">SM</country><country mxw-id="DS549875947" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63960918" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">Fast growth of the pervasive computing and handheld/communication industry generates exploding demand for high capacity nonvolatile solid-state data storage devices. It is believed that nonvolatile memories, especially flash memory, will replace DRAM to occupy the biggest share of memory market. However, flash memory has several drawbacks such as slow access speed (~ms write and ~50-100ns read), limited endurance (~10<sup>3</sup>-10<sup>4</sup> programming cycles), and the integration difficulty in system-on-chip (SoC). Flash memory (NAND or NOR) also faces significant scaling problems at 32nm node and beyond.</p><p id="p0002" num="0002">Magneto-resistive Random Access Memory (MRAM) is another promising candidate for future nonvolatile and universal memory. MRAM features non-volatility, fast writing/reading speed (&lt;10ns), almost unlimited programming endurance (&gt;10<sup>15</sup> cycles) and zero standby power. The basic component of MRAM is a magnetic tunneling junction (MTJ). Data storage is realized by switching the resistance of MTJ between a high-resistance state and a low-resistance state. MRAM switches the MTJ resistance by using a current induced magnetic field to switch the magnetization of MTJ. As the MTJ size shrinks, the switching magnetic field amplitude increases and the switching variation becomes severer. Hence, the incurred high power consumption limits the scaling of conventional MRAM.</p><p id="p0003" num="0003">Recently, a new write mechanism, which is based upon spin polarization current induced magnetization switching, was introduced to the MRAM design. This new MRAM design, called Spin-Transfer Torque RAM (STRAM), uses a (bidirectional) current through the MTJ to realize the resistance switching. Therefore, the switching mechanism of STRAM is constrained locally and STRAM is believed to have a better scaling property than the conventional MRAM.</p><p id="p0004" num="0004">However, a number of yield-limiting factors must be overcome before STRAM enters the production stage. One concern in traditional STRAM design is the thickness tradeoff between of the free layer of the STRAM cell. A thicker free layer improves the thermal stability and data retention but also increases the switching current requirement since it is proportional to the thickness of the free layer. Thus, the amount of current required to switch the STRAM cell between resistance data states is large.</p><p id="p0005" num="0005"><patcit id="pcit0001" dnum="US20060060901A"><text>US 2006/0060901</text></patcit> discloses a magnetic recording element comprising a reflecting layer in the layer stack to reduce the required current for switching the recording layer.</p><heading id="h0001">BRIEF SUMMARY</heading><!-- EPO <DP n="2"> --><p id="p0006" num="0006">The present disclosure relates to a spin-transfer torque memory that includes a specular insulator spacer. The specular insulator spacer is also referred to as an electrically insulating and electronically reflective layer. The electrically insulating and electronically reflective layer reflects spin electrons back into the free layer to assist in switching the magnetization orientation of the free layer, thus reducing the switching current required for the spin-transfer torque memory unit</p><p id="p0007" num="0007">According to the present invention, there is provided a spin-transfer torque memory unit, comprising: a free magnetic layer; a reference magnetic layer; an electrically insulating and non-magnetic tunneling barrier layer separating the free magnetic layer from the reference magnetic layer; an electrode layer; a first electrically insulating and electronically reflective layer separating the electrode layer and the free magnetic layer; and a second electrically insulating and electronically reflective layer, the electrically insulating and non-magnetic tunneling barrier layer being between the second electrically insulating and electronically reflective layer and the free layer.</p><p id="p0008" num="0008">Preferably, wherein at least one of the first or second electrically insulating and electronically reflective layers has a non-uniform thickness.</p><p id="p0009" num="0009">It is preferred that the first and second electrically insulating and electronically reflective layers have a thickness value in a range from 3 to 15 Angstroms.</p><p id="p0010" num="0010">Preferably, the first and second electrically insulating and electronically reflective layers comprise AlO, TiO, MgO, ZnO, SiO, CuO, NiO, SiN, TaN or AlN.</p><p id="p0011" num="0011">It is preferred that the first and second electrically insulating and electronically reflective layers have an area resistance from1 to 50 ohmsµm<sup>2</sup>.</p><p id="p0012" num="0012">In one particular embodiment, a spin-transfer torque memory unit includes a free magnetic layer, a reference magnetic layer, an electrically insulating and non-magnetic tunneling barrier layer separating the free magnetic layer from the reference magnetic layer, an electrode layer, and an electrically insulating and electronically reflective layer separating the electrode layer and the free magnetic layer.</p><p id="p0013" num="0013">These and various other features and advantages will be apparent from a reading of the following detailed description.<!-- EPO <DP n="3"> --></p><p id="p0014" num="0014">Embodiments of the present invention will now be described by way of further example only and with reference to the accompanying drawings, in which:</p><p id="p0015" num="0015"><figref idrefs="f0001"><b>FIG. 1</b></figref> is a cross-sectional schematic diagram of an illustrative magnetic tunneling junction (MTJ) in the low resistance state;</p><p id="p0016" num="0016"><figref idrefs="f0001"><b>FIG. 2</b></figref> is a cross-sectional schematic diagram of the illustrative MTJ in the high resistance state;</p><p id="p0017" num="0017"><figref idrefs="f0002"><b>FIG. 3</b></figref> is a schematic diagram of an illustrative spin-transfer torque memory unit including an electronically reflective insulative spacer;</p><p id="p0018" num="0018"><figref idrefs="f0002"><b>FIG. 4A</b></figref> is a schematic cross-sectional diagram of an illustrative non-uniform electrically insulating and electronically reflective layer;</p><p id="p0019" num="0019"><figref idrefs="f0002"><b>FIG. 4B</b></figref> is a schematic cross-sectional diagram of another illustrative non-uniform electrically insulating and electronically reflective layer;</p><p id="p0020" num="0020"><figref idrefs="f0003"><b>FIG. 5</b></figref> is a schematic diagram of an illustrative spin-transfer torque memory unit including a second electronically reflective insulative spacer;</p><p id="p0021" num="0021"><figref idrefs="f0003"><b>FIG. 6</b></figref> is a schematic diagram of a illustrative spin-transfer torque memory unit including a multilayer reference layer; and</p><p id="p0022" num="0022"><figref idrefs="f0004"><b>FIG. 7</b></figref> is a schematic diagram of a illustrative spin-transfer torque memory unit including an alternate multilayer reference layer.</p><p id="p0023" num="0023">The figures are not necessarily to scale. Like numbers used in the figures refer to like components. However, it will be understood that the use of a number to refer to a component in a given figure is not intended to limit the component in another figure labeled with the same number.</p><p id="p0024" num="0024">In the following description, reference is made to the accompanying set of drawings that form a part hereof and in which are shown by way of illustration several specific embodiments. It is to be understood that other embodiments are contemplated and may be made without departing from the scope or spirit of the present disclosure. The following detailed description, therefore, is not to be taken in a limiting sense. The definitions provided herein are to facilitate understanding of certain terms used frequently herein and are not meant to limit the scope of the present disclosure.<!-- EPO <DP n="4"> --></p><p id="p0025" num="0025">Unless otherwise indicated, all numbers expressing feature sizes, amounts, and physical properties used in the specification and claims are to be understood as being modified in all instances by the term "about." Accordingly, unless indicated to the contrary, the numerical parameters set forth in the foregoing specification and attached claims are approximations that can vary depending upon the desired properties sought to be obtained by those skilled in the art utilizing the teachings disclosed herein.</p><p id="p0026" num="0026">The recitation of numerical ranges by endpoints includes all numbers subsumed within that range (e.g. 1 to 5 includes 1, 1.5, 2, 2.75, 3, 3.80, 4, and 5) and any range within that range.</p><p id="p0027" num="0027">As used in this specification and the appended claims, the singular forms "a", "an", and "the" encompass embodiments having plural referents, unless the content clearly dictates otherwise. As used in this specification and the appended claims, the term "or" is generally employed in its sense including "and/or" unless the content clearly dictates otherwise.</p><p id="p0028" num="0028">The present disclosure relates to a spin-transfer torque memory that includes a specular insulator spacer. The specular insulator spacer is also referred to as an electrically insulating and electronically reflective layer. The electrically insulating and electronically reflective layer reflects spin electrons back into the free layer to assist in switching the magnetization orientation of the free layer, thus reducing the switching current required for the spin-transfer torque memory unit. Utilizing the electrically insulating and electronically reflective layer in a spin-transfer torque memory unit can reduce the required switching by at least 50%, or at least 75%, or at least 90%. While the present disclosure is not so limited, an appreciation of various aspects <b>of the</b> disclosure will be gained through a discussion of the examples provided below.</p><p id="p0029" num="0029"><figref idrefs="f0001"><b>FIG. 1</b></figref> is a cross-sectional schematic diagram of an illustrative magnetic tunneling junction (MTJ) cell <b>10</b> in the low resistance state and <figref idrefs="f0001"><b>FIG. 2</b></figref> is a cross-sectional schematic diagram of the illustrative MTJ cell <b>10</b> in the high resistance state. The MTJ cell can be any useful memory cell that can switch between a high resistance state and a low resistance state. In many embodiments, the variable resistive memory cell described herein is a spin-transfer torque memory cell.</p><p id="p0030" num="0030">The MTJ cell <b>10</b> includes a ferromagnetic free layer <b>12</b> and a ferromagnetic reference (i.e., pinned) layer <b>14.</b> The ferromagnetic free layer <b>12</b> and a ferromagnetic reference layer <b>14</b> are separated by an oxide barrier layer <b>13</b> or tunneling barrier. A first electrode <b>15</b> is in electrical contact with the ferromagnetic free layer <b>12</b> and a second electrode <b>16</b> is in electrical contact with the ferromagnetic reference layer <b>14.</b> The ferromagnetic layers <b>12, 14</b> may be made of any<!-- EPO <DP n="5"> --> useful ferromagnetic (FM) alloys such as, for example, Fe, Co, Ni and the insulating tunneling barrier layer <b>13</b> may be made of an electrically insulating material such as, for example an oxide material (e.g., Al<sub>2</sub>O3, MgO, or TiO). Other suitable materials may also be used.</p><p id="p0031" num="0031">The electrodes <b>15, 16</b> electrically connect the ferromagnetic layers <b>12, 14</b> to a control circuit providing read and write currents through the ferromagnetic layers <b>12, 14.</b> The resistance across the MTJ cell <b>10</b> is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers <b>12, 14.</b> The magnetization direction of the ferromagnetic reference layer <b>14</b> is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer <b>12</b> is free to rotate under the influence of a spin torque. Pinning of the ferromagnetic reference layer <b>14</b> may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.</p><p id="p0032" num="0032"><figref idrefs="f0001"><b>FIG. 1</b></figref> illustrates the MTJ cell <b>10</b> in the low resistance state where the magnetization orientation of the ferromagnetic free layer <b>12</b> is parallel and in the same direction of the magnetization orientation of the ferromagnetic reference layer <b>14.</b> This is termed the low resistance state or "0"data state. <figref idrefs="f0001"><b>FIG. 2</b></figref> illustrates the MTJ cell <b>10</b> in the high resistance state where the magnetization orientation of the ferromagnetic free layer <b>12</b> is anti-parallel and in the opposite direction of the magnetization orientation of the ferromagnetic reference layer <b>14.</b> This is termed the high resistance state or "1 "data state.</p><p id="p0033" num="0033">Switching the resistance state and hence the data state of the MTJ cell <b>10</b> via spin-transfer occurs when a current, passing through a magnetic layer of the MTJ cell <b>10,</b> becomes spin polarized and imparts a spin torque on the free layer <b>12</b> of the MTJ cell <b>10.</b> When a sufficient spin torque is applied to the free layer <b>12,</b> the magnetization orientation of the free layer <b>12</b> can be switched between two opposite directions and accordingly the MTJ cell <b>10</b> can be switched between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state) depending on the direction of the current.</p><p id="p0034" num="0034">The illustrative spin-transfer torque MTJ cell <b>10</b> may be used to construct a memory device that includes multiple variable resistive memory cells where a data bit is stored in magnetic tunnel junction cell by changing the relative magnetization state of the free magnetic layer <b>12</b> with respect to the pinned magnetic layer <b>14.</b> The stored data bit can be read out by measuring the resistance of the cell which changes with the magnetization direction of the free layer relative to the pinned magnetic layer. In order for the spin-transfer torque MTJ cell <b>10</b> to have the<!-- EPO <DP n="6"> --> characteristics of a non-volatile random access memory, the free layer exhibits thermal stability against random fluctuations so that the orientation of the free layer is changed only when it is controlled to make such a change. This thermal stability can be achieved via the magnetic anisotropy using different methods, e.g., varying the bit size, shape, and crystalline anisotropy. Additional anisotropy can be obtained through magnetic coupling to other magnetic layers either through exchange or magnetic fields. Generally, the anisotropy causes a soft and hard axis to form in thin magnetic layers. The hard and soft axes are defined by the magnitude of the external energy, usually in the form of a magnetic field, needed to fully rotate (saturate) the direction of the magnetization in that direction, with the hard axis requiring a higher saturation magnetic field.</p><p id="p0035" num="0035"><figref idrefs="f0002"><b>FIG. 3</b></figref> is a schematic diagram of an illustrative spin-transfer torque memory unit <b>20.</b> The spin-transfer torque memory unit <b>20</b> includes a free magnetic layer <b>FL,</b> a reference magnetic layer <b>RL,</b> and an electrically insulating and non-magnetic tunneling barrier layer <b>TB</b> separating the free magnetic layer <b>FL</b> from the reference magnetic layer <b>RL.</b> An electrically insulating and electronically reflective layer <b>ER</b> separates a first electrode layer <b>E1</b> from the free magnetic layer <b>FL.</b> A second electrode layer <b>E2</b> is adjacent to the reference magnetic layer <b>RL.</b></p><p id="p0036" num="0036">The reference magnetic layer <b>RL</b> can be any useful ferromagnetic material with an acceptable spin polarization range of more than 0.5, as described above. The free magnetic layer <b>FL</b> can be any ferromagnetic material with acceptable anisotropy, as described above. The first electrode layer <b>E1</b> and the second electrode layer <b>E2</b> provide a current of electrons that can switch the magnetization orientation of the free layer <b>FL</b> between two opposite directions and accordingly the spin-transfer torque memory unit <b>20</b> can be switched between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state) depending on the direction of the current, as described above.</p><p id="p0037" num="0037">The electrically insulating and electronically reflective layer <b>ER</b> can be a thin oxide layer or nitride layer and formed of any useful electrically insulating and electronically reflective material such as, for example, AlO, TiO, TaO, MgO, ZnO, SiO, NiO, CuO, AlN, TiN, or SiN. The thickness of the electrically insulating and electronically reflective layer <b>ER</b> in one embodiment can be in a range from 3 to 15 Angstroms, or from 5 to 15 Angstroms. The electrically insulating and electronically reflective layer <b>ER</b> in one embodiment can have an area resistance from 1 to 50 ohmsµm<sup>2</sup> or from 1 to 20 ohmsµm<sup>2</sup>.<!-- EPO <DP n="7"> --></p><p id="p0038" num="0038">The electrically insulating and electronically reflective layer <b>ER</b> is able to reflect at least a portion of electrons back into the free layer <b>FL</b> and allows at least a portion of the electrons to pass through the electrically insulating and electronically reflective layer <b>ER.</b> These reflected electrons are able to enhance the spin current efficiency, effectively reducing the amount of current that needs to be applied through the spin-transfer torque memory unit <b>20</b> to switch the memory unit <b>20</b> between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state). Thus, since the electrically insulating and electronically reflective layer <b>ER</b> can reflect the spin electrons to increase the spin current efficiency, the switching current can be reduced significantly.</p><p id="p0039" num="0039">In some embodiments, the electrically insulating and electronically reflective layer <b>ER</b> can have a non-uniform thickness. The canted current resulting from this can further increase the spin efficiency to further reduce the switching current. The non-uniform electrically insulating and electronically reflective layer <b>ER</b> can also reduce the serial resistance to maintain the output signal. While two embodiments of a non-uniform electrically insulating and electronically reflective layer <b>ER</b> are shown and described below, it is understood that any non-uniform electrically insulating and electronically reflective layer <b>ER</b> structure is within the scope of this disclosure.</p><p id="p0040" num="0040"><figref idrefs="f0002"><b>FIG. 4A</b></figref> is a schematic cross-sectional diagram of an illustrative non-uniform electrically insulating and electronically reflective layer <b>ER.</b> In this illustrated embodiment of a electrically insulating and electronically reflective layer <b>ER</b> having a non-uniform thickness the electrically insulating and electronically reflective layer <b>ER</b> has opposing major surfaces <b>S1</b> and <b>S2</b> defining peaks and valleys and provide the electrically insulating and electronically reflective layer <b>ER</b> with a plurality of varying thicknesses <b>T1, T2</b> and <b>T3.</b> Current travels through the opposing non-planar major surfaces <b>S1</b> and <b>S2</b> along a thickness direction of the electrically insulating and electronically reflective layer <b>ER.</b></p><p id="p0041" num="0041"><figref idrefs="f0002"><b>FIG. 4B</b></figref> is a schematic cross-sectional diagram of another illustrative non-uniform electrically insulating and electronically reflective layer <b>ER.</b> In this illustrated embodiment of a electrically insulating and electronically reflective layer <b>ER</b> having a non-uniform thickness the electrically insulating and electronically reflective layer <b>ER</b> has opposing planar major surfaces <b>S1</b> and <b>S2.</b> The opposing planar major surfaces <b>S1</b> and <b>S2</b> define a continuous sloping electrically insulating and electronically reflective layer <b>ER</b> with a first thickness <b>T1</b> and decreasing to a second<!-- EPO <DP n="8"> --> thickness <b>T2.</b> Current travels through the opposing non-planar major surfaces <b>S1</b> and <b>S2</b> along a thickness direction of the electrically insulating and electronically reflective layer <b>ER.</b></p><p id="p0042" num="0042"><figref idrefs="f0003"><b>FIG. 5</b></figref> is a schematic diagram of another illustrative spin-transfer torque memory unit <b>30.</b> The spin-transfer torque memory unit <b>30</b> includes a free magnetic layer <b>FL,</b> a reference magnetic layer <b>RL,</b> and an electrically insulating and non-magnetic tunneling barrier layer <b>TB</b> separating the free magnetic layer <b>FL</b> from the reference magnetic layer <b>RL.</b> An electrically insulating and electronically reflective layer <b>ER</b> separates a first electrode layer <b>E1</b> from the free magnetic layer <b>FL.</b> A second electrically insulating and electronically reflective layer <b>ER2</b> separates a second electrode layer <b>E2</b> from the reference magnetic layer <b>RL.</b></p><p id="p0043" num="0043">The reference magnetic layer <b>RL</b> can be any useful ferromagnetic material with an acceptable spin polarization range of more than 0.5, as described above. The free magnetic layer <b>FL</b> can be any ferromagnetic material with acceptable anisotropy, as described above. The first electrode layer <b>E1</b> and the second electrode layer <b>E2</b> provide a current of electrons that can switch the magnetization orientation of the free layer <b>FL</b> between two opposite directions and accordingly the spin-transfer torque memory unit <b>30</b> can be switched between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state) depending on the direction of the current, as described above.</p><p id="p0044" num="0044">The electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> can be independently a thin oxide layer or nitride layer and formed of any useful electrically insulating and electronically reflective material, as described above. The thickness of the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> in one embodiment can be in a range from 3 to 15 Angstroms, or from 5 to 15 Angstroms. The electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> in one embodiment can have an area resistance from 1 to 50 ohmsµm<sup>2</sup> or from 1 to 20 ohmsµm<sup>2</sup>.</p><p id="p0045" num="0045">The electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> are able to reflect at least a portion of electrons back into the free layer <b>FL</b> and allows at least a portion of the electrons to pass through the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2.</b> These reflected electrons are able to enhance the spin current efficiency, effectively reducing the amount of current that needs to be applied through the spin-transfer torque memory unit <b>30</b> to switch the memory unit <b>30</b> between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state). Thus, since the<!-- EPO <DP n="9"> --> electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> can reflect the spin electrons to increase the spin current efficiency. The addition of a second electrically insulating and electronically reflective layer <b>ER2</b> further reduces the switching current.</p><p id="p0046" num="0046">In some embodiments, the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> have a non-uniform thickness. The canted current resulting from this can further increase the spin efficiency to further reduce the switching current. The non-uniform electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> can also reduce the serial resistance to maintain the output signal.</p><p id="p0047" num="0047"><figref idrefs="f0003"><b>FIG. 6</b></figref> is a schematic diagram of another illustrative spin-transfer torque memory unit <b>40.</b> This embodiment is similar to <figref idrefs="f0002"><b>FIG. 3</b></figref> with the addition of a synthetic anti-ferromagnetic element forming the reference layer <b>RL.</b> The spin-transfer torque memory unit <b>40</b> includes a free magnetic layer <b>FL,</b> a reference magnetic layer <b>RL,</b> and an electrically insulating and non-magnetic tunneling barrier layer <b>TB</b> separating the free magnetic layer <b>FL</b> from the reference magnetic layer <b>RL.</b> An electrically insulating and electronically reflective layer <b>ER</b> separates a first electrode layer <b>E1</b> from the free magnetic layer <b>FL.</b> A second electrode layer <b>E2</b> is adjacent to the reference magnetic layer <b>RL.</b></p><p id="p0048" num="0048">The illustrated reference magnetic layer <b>RL</b> is referred to as a synthetic anti-ferromagnetic element. The synthetic anti-ferromagnetic element includes a first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> separated by an electrically conductive and non-magnetic spacer layer <b>SP1.</b> The electrically conductive and non-magnetic spacer layer <b>SP1</b> is configured such that the first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> are antiferromagnetically aligned and in many embodiments, the first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> have anti-parallel magnetization orientations, as illustrated. An anti-ferromagnetic layer <b>AFM</b> is adjacent to the second electrode layer <b>E2.</b> The anti-ferromagnetic layer <b>AFM</b> assist in pinning the magnetization orientations of the first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2.</b></p><p id="p0049" num="0049">There are a number of advantages of using a synthetic anti-ferromagnetic element in the disclosed spin-transfer torque memory units. Some advantages include that the static field of the free layer is reduced, the thermal stability of the reference layer is improved, and interlayer diffusion is reduced.<!-- EPO <DP n="10"> --></p><p id="p0050" num="0050">The first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> can be any useful ferromagnetic material with an acceptable spin polarization range of more than 0.5, as described above. The anti-ferromagnetic layer <b>AFM</b> pins the ferromagnetic layers through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn, and others.</p><p id="p0051" num="0051">The electrically conductive and non-magnetic spacer layer <b>SP1</b> can be formed of any useful electrically conductive and non-ferromagnetic material such as, for example, Ru, Pd, and the like. The free magnetic layer <b>FL</b> can be any ferromagnetic material with acceptable anisotropy, as described above. The first electrode layer <b>E1</b> and the second electrode layer <b>E2</b> provide a current of electrons that can switch the magnetization orientation of the free layer <b>FL</b> between two opposite directions and accordingly the spin-transfer torque memory unit <b>40</b> can be switched between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state) depending on the direction of the current, as described above.</p><p id="p0052" num="0052">The electrically insulating and electronically reflective layer <b>ER</b> can be a thin oxide layer or nitride layer and formed of any useful electrically insulating and electronically reflective material, as described above. The thickness of the electrically insulating and electronically reflective layer <b>ER</b> can be in one embodiment in a range from 3 to 15 Angstroms, or from 5 to 15 Angstroms. The electrically insulating and electronically reflective layer <b>ER</b> in one embodiment can have an area resistance from 1 to 50 ohmsµm<sup>2</sup> or from 1 to 20 ohmsµm<sup>2</sup>. The electrically insulating and electronically reflective layer <b>ER</b> is able to reflect at least a portion of electrons back into the free layer <b>FL</b> while allowing a portion of the electrons to pass through the electrically insulating and electronically reflective layer <b>ER.</b> These reflected electrons are able to enhance the spin current efficiency, effectively reducing the amount of current that needs to be applied through the spin-transfer torque memory unit <b>40</b> to switch the memory unit <b>40</b> between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state). Thus, since the electrically insulating and electronically reflective layer <b>ER</b> can reflect the spin electrons to increase the spin current efficiency, the switching current can be reduced significantly.</p><p id="p0053" num="0053">In some embodiments, the electrically insulating and electronically reflective layer <b>ER</b> has a non-uniform thickness, as described above. The canted current resulting from this can further increase the spin efficiency to further reduce the switching current. The non-uniform electrically<!-- EPO <DP n="11"> --> insulating and electronically reflective layer <b>ER</b> can also reduce the serial resistance to maintain the output signal.</p><p id="p0054" num="0054"><figref idrefs="f0004"><b>FIG. 7</b></figref> is a schematic diagram of another illustrative spin-transfer torque memory unit <b>50.</b> This embodiment is similar to <figref idrefs="f0002"><b>FIG. 4</b></figref> with the addition of a synthetic anti-ferromagnetic element forming the reference layer <b>RL.</b> The spin-transfer torque memory unit <b>50</b> includes a free magnetic layer <b>FL,</b> a reference magnetic layer <b>RL,</b> and an electrically insulating and non-magnetic tunneling barrier layer <b>TB</b> separating the free magnetic layer <b>FL</b> from the reference magnetic layer <b>RL.</b> An electrically insulating and electronically reflective layer <b>ER</b> separates a first electrode layer <b>E1</b> from the free magnetic layer <b>FL.</b> A second electrically insulating and electronically reflective layer <b>ER2</b> is disposed within the synthetic anti-ferromagnetic element forming the reference layer <b>RL.</b> A second electrode layer E2 is adjacent to the reference magnetic layer <b>RL.</b></p><p id="p0055" num="0055">The illustrated reference magnetic layer <b>RL</b> is referred to as a synthetic anti-ferromagnetic element. The synthetic anti-ferromagnetic element includes a first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> separated by an electrically conductive and non-magnetic spacer layer <b>SP1.</b> The electrically conductive and non-magnetic spacer layer <b>SP1</b> is configured such that the first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> are antiferromagnetically aligned and in many embodiments, the first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2</b> have anti-parallel magnetization orientations, as illustrated. An anti-ferromagnetic layer <b>AFM</b> is adjacent to the second electrode layer <b>E2.</b> The anti-ferromagnetic layer <b>AFM</b> assist in pinning the magnetization orientations of the first ferromagnetic layer <b>FM1</b> and a second ferromagnetic layer <b>FM2.</b> A third ferromagnetic layer <b>FM3</b> is separated from the second ferromagnetic layer <b>FM2</b> by a second electrically insulating and electronically reflective layer <b>ER2.</b> In other embodiments, the second electrically insulating and electronically reflective layer <b>ER2</b> separates other elements forming the synthetic anti-ferromagnetic element, as desired.</p><p id="p0056" num="0056">There are a number of advantages of using a synthetic anti-ferromagnetic element in the disclosed spin-transfer torque memory units. Some advantages include that the static field of the free layer is reduced, the thermal stability of the reference layer is improved, and interlayer diffusion is reduced.<!-- EPO <DP n="12"> --></p><p id="p0057" num="0057">The first ferromagnetic layer <b>FM1,</b> a second ferromagnetic layer <b>FM2</b> and third ferromagnetic layer <b>FM3</b> can be any useful ferromagnetic material with an acceptable spin polarization range of more than 0.5, as described above. The anti-ferromagnetic layer <b>AFM</b> pins the ferromagnetic layers through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn, and others.</p><p id="p0058" num="0058">The electrically conductive and non-magnetic spacer layer <b>SP1</b> can be formed of any useful electrically conductive and non-ferromagnetic material such as, for example, Ru, Pd, and the like. The free magnetic layer <b>FL</b> can be any ferromagnetic material with acceptable anisotropy, as described above. The first electrode layer <b>E1</b> and the second electrode layer <b>E2</b> provide a current of electrons that can switch the magnetization orientation of the free layer <b>FL</b> between two opposite directions and accordingly the spin-transfer torque memory unit <b>50</b> can be switched between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state) depending on the direction of the current, as described above.</p><p id="p0059" num="0059">The electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> can be independently a thin oxide layer or nitride layer and formed of any useful electrically insulating and electronically reflective material, as described above. The thickness of the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> in one embodiment can be in a range from 3 to 15 Angstroms, or from 5 to 15 Angstroms. The electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> in one embodiment have an area resistance from 1 to 50 ohmsµm<sup>2</sup> or from 1 to 20 ohmsµm<sup>2</sup>.</p><p id="p0060" num="0060">The electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> are able to reflect at least a portion of electrons back into the free layer <b>FL</b> and allows at least a portion of the electrons to pass through the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2.</b> These reflected electrons are able to enhance the spin current efficiency, effectively reducing the amount of current that needs to be applied through the spin-transfer torque memory unit <b>30</b> to switch the memory unit <b>30</b> between the parallel state (i.e., low resistance state or "0" data state) and anti-parallel state (i.e., high resistance state or "1" data state). Thus, since the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> can reflect the spin electrons to increase the spin current efficiency, the switching current can be reduced significantly.<!-- EPO <DP n="13"> --></p><p id="p0061" num="0061">In some embodiments, the electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> have a non-uniform thickness. The canted current resulting from this can further increase the spin efficiency to further reduce the switching current. The non-uniform electrically insulating and electronically reflective layers <b>ER</b> and <b>ER2</b> can also reduce the serial resistance to maintain the output signal.</p><p id="p0062" num="0062">Thus, embodiments of the STRAM WITH ELECTRONICALLY REFLECTIVE INSULATIVE SPACER are disclosed. The implementations described above and other implementations are within the scope of the following claims. One skilled in the art will appreciate that the present disclosure can be practiced with embodiments other than those disclosed. The disclosed embodiments are presented for purposes of illustration and not limitation, and the present invention is limited only by the claims that follow.</p></description><claims mxw-id="PCLM56985494" lang="DE" load-source="patent-office"><!-- EPO <DP n="15"> --><claim id="c-de-01-0001" num="0001"><claim-text>Spin-Transfer-Torque-Speichereinheit, die Folgendes umfasst:
<claim-text>eine freie Magnetschicht (FL);</claim-text>
<claim-text>eine Referenzmagnetschicht (RL);</claim-text>
<claim-text>eine elektrisch isolierende und nicht-magnetische Tunnelsperrschicht (TB), welche die freie Magnetschicht von der Referenzmagnetschicht trennt;</claim-text>
<claim-text>eine Elektrodenschicht (E1) ;</claim-text>
<claim-text>eine erste elektrisch isolierende und elektronisch reflektierende Schicht (ER), welche die Elektrodenschicht und die freie Magnetschicht trennt; und <b>dadurch gekennzeichnet, dass</b> sie des Weiteren Folgendes umfasst:
<claim-text>eine zweite elektrisch isolierende und elektronisch reflektierende Schicht (ER2), wobei sich die elektrisch isolierende und nicht-magnetische Tunnelsperrschicht zwischen der zweiten elektrisch isolierenden und elektronisch reflektierenden Schicht und der freien Schicht befindet.</claim-text></claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Spin-Transfer-Torque-Speichereinheit nach Anspruch 1, wobei die erste und/oder die zweite elektrisch isolierende und elektronisch reflektierende Schicht eine nicht-gleichmäßige Dicke hat.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Spin-Transfer-Torque-Speichereinheit nach Anspruch 1 oder Anspruch 2, wobei die erste und die zweite elektrisch isolierende und elektronisch reflektierende<!-- EPO <DP n="16"> --> Schicht einen Dickenwert im Bereich von 3 bis 15 Ångstrom haben.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Spin-Transfer-Torque-Speichereinheit nach einem der vorangehenden Ansprüche, wobei die erste und die zweite elektrisch isolierende und elektronisch reflektierende Schicht AlO, TiO, MgO, ZnO, SiO, CuO, NiO, SiN, TaN oder AlN umfassen.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Spin-Transfer-Torque-Speichereinheit nach einem der vorangehenden Ansprüche, wobei die erste und die zweite elektrisch isolierende und elektronisch reflektierende Schicht einen Flächenwiderstand von 1 bis 50 ohm-µm<sup>2</sup> haben.</claim-text></claim></claims><claims mxw-id="PCLM56985495" lang="EN" load-source="patent-office"><!-- EPO <DP n="14"> --><claim id="c-en-01-0001" num="0001"><claim-text>A spin-transfer torque memory unit, comprising:
<claim-text>a free magnetic layer (FL);</claim-text>
<claim-text>a reference magnetic layer (RL);</claim-text>
<claim-text>an electrically insulating and non-magnetic tunneling barrier layer (TB) separating the free magnetic layer from the reference magnetic layer;</claim-text>
<claim-text>an electrode layer (E1);</claim-text>
<claim-text>a first electrically insulating and electronically reflective layer (ER) separating the electrode layer and the free magnetic layer; and <b>characterised by</b> further comprising</claim-text>
<claim-text>a second electrically insulating and electronically reflective layer (ER2), the electrically insulating and non-magnetic tunneling barrier layer being between the second electrically insulating and electronically reflective layer and the free layer.</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>A spin-transfer torque memory unit according to claim 1, wherein at least one of the first or second electrically insulating and electronically reflective layers has a non-uniform thickness.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>A spin-transfer torque memory unit according to claim 1 or claim 2, wherein the first and second electrically insulating and electronically reflective layers have a thickness value in a range from 3 to 15 Angstroms.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>A spin-transfer torque memory unit according to any one of the preceding claims, wherein the first and second electrically insulating and electronically reflective layers comprise AIO, TiO, MgO, ZnO, SiO, CuO, NiO, SiN, TaN or AlN.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>A spin-transfer torque memory unit according to any one of the preceding claims, wherein the first and second electrically insulating and electronically reflective layers have an area resistance from1 to 50 ohmsµm<sup>2</sup>.</claim-text></claim></claims><claims mxw-id="PCLM56985496" lang="FR" load-source="patent-office"><!-- EPO <DP n="17"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Unité de mémoire à couple de transfert de spin, comprenant :
<claim-text>une couche magnétique libre (FL) ;</claim-text>
<claim-text>une couche magnétique de référence (RL) ;</claim-text>
<claim-text>une couche de barrière de tunnellisation non magnétique et d'isolation électrique (TB) séparant la couche magnétique libre de la couche magnétique de référence ;</claim-text>
<claim-text>une couche d'électrodes (E1) ;</claim-text>
<claim-text>une première couche de réfléchissement électronique et d'isolation électrique (ER) séparant la couche d'électrodes et la couche magnétique libre ; et <b>caractérisée en ce qu'</b>elle comprend en outre</claim-text>
<claim-text>une deuxième couche de réfléchissement électronique et d'isolation électrique (ER2), la couche de barrière de tunnellisation non magnétique et d'isolation électrique se trouvant entre la deuxième couche de réfléchissement électronique et d'isolation électrique et la couche libre.</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Unité de mémoire à couple de transfert de spin selon la revendication 1, dans laquelle au moins l'une de la première couche de réfléchissement électronique et d'isolation électrique et de la deuxième couche de réfléchissement électronique et d'isolation électrique a une épaisseur non uniforme.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Unité de mémoire à couple de transfert de spin selon la revendication 1 ou 2, dans laquelle la première<!-- EPO <DP n="18"> --> couche de réfléchissement électronique et d'isolation électrique et la deuxième couche de réfléchissement électronique et d'isolation électrique a une valeur d'épaisseur dans une plage de 3 à 15 angströms.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Unité de mémoire à couple de transfert de spin selon l'une quelconque des revendications précédentes, dans laquelle la première couche de réfléchissement électronique et d'isolation électrique et la deuxième couche de réfléchissement électronique et d'isolation électrique comprennent AlO, TiO, MgO, ZnO, SiO, CuO, NiO, SiN, TaN ou AlN.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Unité de mémoire à couple de transfert de spin selon l'une quelconque des revendications précédentes, dans laquelle la première couche de réfléchissement électronique et d'isolation électrique et la deuxième couche de réfléchissement électronique et d'isolation électrique ont une résistance de surface de 1 à 50 ohmsµm<sup>2</sup>.</claim-text></claim></claims><drawings mxw-id="PDW16672178" load-source="patent-office"><!-- EPO <DP n="19"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="103" he="212" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0002" num="3,4A,4B"><img id="if0002" file="imgf0002.tif" wi="148" he="206" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0003" num="5,6"><img id="if0003" file="imgf0003.tif" wi="128" he="211" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0004" num="7"><img id="if0004" file="imgf0004.tif" wi="136" he="127" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
