-- VHDL test case input
port (X, Y, Cin: in Bit; Cout, Sum: out Bit);
