Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 17:28:41 2025
| Host         : LAPTOP-443U93OR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file F:/pc_sn_15_4/timing_report_pc_sn_15_4.txt
| Design       : pc_sn_15_4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[9]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.667ns  (logic 5.976ns (33.827%)  route 11.691ns (66.173%))
  Logic Levels:           8  (IBUF=1 LUT4=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  in[9] (IN)
                         net (fo=0)                   0.000     0.000    in[9]
    U8                                                                r  in_IBUF[9]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_IBUF[9]_inst/O
                         net (fo=7, routed)           5.223     6.705    in_IBUF[9]
    SLICE_X1Y81                                                       r  out_OBUF[1]_inst_i_21/I2
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.829 r  out_OBUF[1]_inst_i_21/O
                         net (fo=2, routed)           0.591     7.420    out_OBUF[1]_inst_i_21_n_0
    SLICE_X2Y81                                                       r  out_OBUF[1]_inst_i_11/I1
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.544 f  out_OBUF[1]_inst_i_11/O
                         net (fo=6, routed)           1.001     8.545    out_OBUF[1]_inst_i_11_n_0
    SLICE_X2Y83                                                       f  out_OBUF[2]_inst_i_7/I1
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.124     8.669 f  out_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.888     9.557    out_OBUF[2]_inst_i_7_n_0
    SLICE_X3Y83                                                       f  out_OBUF[1]_inst_i_7/I1
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.152     9.709 f  out_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.637    10.346    out_OBUF[1]_inst_i_7_n_0
    SLICE_X1Y83                                                       f  out_OBUF[1]_inst_i_2/I0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.326    10.672 r  out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.675    11.347    out_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y83                                                       r  out_OBUF[0]_inst_i_1/I0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124    11.471 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.676    14.147    out_OBUF[0]
    H17                                                               r  out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.520    17.667 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.667    out[0]
    H17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[9]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.625ns  (logic 5.779ns (32.787%)  route 11.846ns (67.213%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  in[9] (IN)
                         net (fo=0)                   0.000     0.000    in[9]
    U8                                                                r  in_IBUF[9]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_IBUF[9]_inst/O
                         net (fo=7, routed)           5.223     6.705    in_IBUF[9]
    SLICE_X1Y81                                                       r  out_OBUF[1]_inst_i_21/I2
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.829 r  out_OBUF[1]_inst_i_21/O
                         net (fo=2, routed)           0.591     7.420    out_OBUF[1]_inst_i_21_n_0
    SLICE_X2Y81                                                       r  out_OBUF[1]_inst_i_11/I1
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.544 f  out_OBUF[1]_inst_i_11/O
                         net (fo=6, routed)           1.001     8.545    out_OBUF[1]_inst_i_11_n_0
    SLICE_X2Y83                                                       f  out_OBUF[2]_inst_i_7/I1
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.124     8.669 f  out_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.887     9.556    out_OBUF[2]_inst_i_7_n_0
    SLICE_X3Y83                                                       f  out_OBUF[2]_inst_i_9/I0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.124     9.680 f  out_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.813    10.493    out_OBUF[2]_inst_i_9_n_0
    SLICE_X0Y83                                                       f  out_OBUF[2]_inst_i_4/I0
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124    10.617 f  out_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.679    11.296    out_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y83                                                       f  out_OBUF[2]_inst_i_1/I3
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124    11.420 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.652    14.072    out_OBUF[2]
    J13                                                               r  out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         3.553    17.625 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.625    out[2]
    J13                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[9]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.408ns  (logic 6.013ns (34.542%)  route 11.395ns (65.458%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  in[9] (IN)
                         net (fo=0)                   0.000     0.000    in[9]
    U8                                                                f  in_IBUF[9]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  in_IBUF[9]_inst/O
                         net (fo=7, routed)           5.223     6.705    in_IBUF[9]
    SLICE_X1Y81                                                       f  out_OBUF[1]_inst_i_21/I2
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.829 f  out_OBUF[1]_inst_i_21/O
                         net (fo=2, routed)           0.591     7.420    out_OBUF[1]_inst_i_21_n_0
    SLICE_X2Y81                                                       f  out_OBUF[1]_inst_i_11/I1
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.544 r  out_OBUF[1]_inst_i_11/O
                         net (fo=6, routed)           0.841     8.385    out_OBUF[1]_inst_i_11_n_0
    SLICE_X2Y82                                                       r  out_OBUF[3]_inst_i_4/I1
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.509 r  out_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.992     9.501    out_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y83                                                       r  out_OBUF[1]_inst_i_8/I0
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.152     9.653 r  out_OBUF[1]_inst_i_8/O
                         net (fo=3, routed)           0.820    10.473    out_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y83                                                       r  out_OBUF[1]_inst_i_3/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.348    10.821 r  out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.667    11.488    out_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y83                                                       r  out_OBUF[1]_inst_i_1/I1
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124    11.612 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.261    13.873    out_OBUF[1]
    K15                                                               r  out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         3.535    17.408 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.408    out[1]
    K15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[9]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.001ns  (logic 5.529ns (36.855%)  route 9.472ns (63.145%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  in[9] (IN)
                         net (fo=0)                   0.000     0.000    in[9]
    U8                                                                r  in_IBUF[9]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_IBUF[9]_inst/O
                         net (fo=7, routed)           5.223     6.705    in_IBUF[9]
    SLICE_X1Y81                                                       r  out_OBUF[1]_inst_i_21/I2
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.829 r  out_OBUF[1]_inst_i_21/O
                         net (fo=2, routed)           0.591     7.420    out_OBUF[1]_inst_i_21_n_0
    SLICE_X2Y81                                                       r  out_OBUF[1]_inst_i_11/I1
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.544 f  out_OBUF[1]_inst_i_11/O
                         net (fo=6, routed)           0.841     8.385    out_OBUF[1]_inst_i_11_n_0
    SLICE_X2Y82                                                       f  out_OBUF[3]_inst_i_4/I1
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.509 f  out_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.992     9.501    out_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y83                                                       f  out_OBUF[3]_inst_i_2/I1
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     9.625 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.825    11.450    out_OBUF[3]
    N14                                                               r  out_OBUF[3]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.001 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.001    out[3]
    N14                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.662ns (57.947%)  route 1.206ns (42.053%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    R13                                                               r  in_IBUF[7]_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  in_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.758    in_IBUF[7]
    SLICE_X0Y82                                                       r  out_OBUF[3]_inst_i_9/I3
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045     0.803 f  out_OBUF[3]_inst_i_9/O
                         net (fo=6, routed)           0.181     0.984    out_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y82                                                       f  out_OBUF[3]_inst_i_5/I5
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.029 f  out_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.155     1.184    out_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y83                                                       f  out_OBUF[3]_inst_i_2/I2
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.229 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.388     1.616    out_OBUF[3]
    N14                                                               r  out_OBUF[3]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.868 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.868    out[3]
    N14                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.243ns  (logic 1.624ns (50.073%)  route 1.619ns (49.927%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    M13                                                               f  in_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.566     0.819    in_IBUF[2]
    SLICE_X0Y81                                                       f  out_OBUF[1]_inst_i_14/I3
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.045     0.864 f  out_OBUF[1]_inst_i_14/O
                         net (fo=8, routed)           0.191     1.055    out_OBUF[1]_inst_i_14_n_0
    SLICE_X3Y82                                                       f  out_OBUF[1]_inst_i_5/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  out_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.274     1.373    out_OBUF[1]_inst_i_5_n_0
    SLICE_X1Y83                                                       r  out_OBUF[1]_inst_i_1/I3
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.007    out_OBUF[1]
    K15                                                               r  out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.243 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.243    out[1]
    K15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[5]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.666ns (50.629%)  route 1.625ns (49.371%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  in[5] (IN)
                         net (fo=0)                   0.000     0.000    in[5]
    T18                                                               r  in_IBUF[5]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  in_IBUF[5]_inst/O
                         net (fo=6, routed)           0.423     0.688    in_IBUF[5]
    SLICE_X1Y80                                                       r  out_OBUF[1]_inst_i_15/I2
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.045     0.733 f  out_OBUF[1]_inst_i_15/O
                         net (fo=8, routed)           0.218     0.951    out_OBUF[1]_inst_i_15_n_0
    SLICE_X3Y82                                                       f  out_OBUF[3]_inst_i_3/I0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.045     0.996 f  out_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.119     1.115    out_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y83                                                       f  out_OBUF[0]_inst_i_4/I1
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.160 r  out_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.102     1.262    out_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y83                                                       r  out_OBUF[0]_inst_i_1/I3
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.307 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.763     2.070    out_OBUF[0]
    H17                                                               r  out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.291 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.291    out[0]
    H17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.709ns (50.163%)  route 1.698ns (49.837%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    R13                                                               f  in_IBUF[7]_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  in_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.758    in_IBUF[7]
    SLICE_X0Y82                                                       f  out_OBUF[3]_inst_i_9/I3
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045     0.803 r  out_OBUF[3]_inst_i_9/O
                         net (fo=6, routed)           0.181     0.984    out_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y82                                                       r  out_OBUF[3]_inst_i_5/I5
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.029 r  out_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.155     1.184    out_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y83                                                       r  out_OBUF[3]_inst_i_2/I2
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.229 f  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.121     1.350    out_OBUF[3]
    SLICE_X0Y83                                                       f  out_OBUF[2]_inst_i_1/I0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.395 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.153    out_OBUF[2]
    J13                                                               r  out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.406 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.406    out[2]
    J13                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





