WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502413 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5002696 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6254798 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6254798 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13903132 heartbeat IPC: 1.124 cumulative IPC: 0.6537 (Simulation time: 00 hr 01 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 29992676 heartbeat IPC: 0.6215 cumulative IPC: 0.6319 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 45015204 heartbeat IPC: 0.6657 cumulative IPC: 0.645 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 60179450 heartbeat IPC: 0.6594 cumulative IPC: 0.6491 (Simulation time: 00 hr 04 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 76062149 heartbeat IPC: 0.6296 cumulative IPC: 0.6446 (Simulation time: 00 hr 05 min 19 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 91138914 heartbeat IPC: 0.6633 cumulative IPC: 0.6479 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 106080648 heartbeat IPC: 0.6693 cumulative IPC: 0.6511 (Simulation time: 00 hr 07 min 13 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 122282359 heartbeat IPC: 0.6172 cumulative IPC: 0.6464 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 137292254 heartbeat IPC: 0.6662 cumulative IPC: 0.6487 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 151866534 heartbeat IPC: 0.6861 cumulative IPC: 0.6524 (Simulation time: 00 hr 10 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 153151617 cumulative IPC: 0.6529 (Simulation time: 00 hr 10 min 37 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 153151617 cumulative IPC: 0.6529 (Simulation time: 00 hr 10 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_53.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6529 instructions: 100000000 cycles: 153151617
CPU 0 Branch Prediction Accuracy: 76.74% MPKI: 44.93 Average ROB Occupancy at Mispredict: 5.482
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.14
BRANCH_INDIRECT: 30.3
BRANCH_CONDITIONAL: 6.98
BRANCH_DIRECT_CALL: 2.19
BRANCH_INDIRECT_CALL: 2.55
BRANCH_RETURN: 1.76

LLC TOTAL        ACCESS:    1972753 HIT:    1853456 MISS:     119297
LLC LOAD         ACCESS:    1252945 HIT:    1192278 MISS:      60667
LLC RFO          ACCESS:     245860 HIT:     208695 MISS:      37165
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     420613 HIT:     420388 MISS:        225
LLC TRANSLATION  ACCESS:      53335 HIT:      32095 MISS:      21240
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 252.6 cycles
cpu0_DTLB TOTAL        ACCESS:   21396693 HIT:   20627811 MISS:     768882
cpu0_DTLB LOAD         ACCESS:   21396693 HIT:   20627811 MISS:     768882
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.58 cycles
cpu0_ITLB TOTAL        ACCESS:    9809057 HIT:    8676928 MISS:    1132129
cpu0_ITLB LOAD         ACCESS:    9809057 HIT:    8676928 MISS:    1132129
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.287 cycles
cpu0_L1D TOTAL        ACCESS:   26956040 HIT:   24560262 MISS:    2395778
cpu0_L1D LOAD         ACCESS:   16630979 HIT:   15341576 MISS:    1289403
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10255527 HIT:    9215975 MISS:    1039552
cpu0_L1D TRANSLATION  ACCESS:      69534 HIT:       2711 MISS:      66823
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.67 cycles
cpu0_L1I TOTAL        ACCESS:   11040401 HIT:    7163429 MISS:    3876972
cpu0_L1I LOAD         ACCESS:   11040401 HIT:    7163429 MISS:    3876972
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.81 cycles
cpu0_L2C TOTAL        ACCESS:    5483875 HIT:    3925313 MISS:    1558562
cpu0_L2C LOAD         ACCESS:    4251967 HIT:    2999022 MISS:    1252945
cpu0_L2C RFO          ACCESS:     421134 HIT:     175274 MISS:     245860
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     744401 HIT:     737979 MISS:       6422
cpu0_L2C TRANSLATION  ACCESS:      66373 HIT:      13038 MISS:      53335
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 39.33 cycles
cpu0_STLB TOTAL        ACCESS:    1218499 HIT:    1172420 MISS:      46079
cpu0_STLB LOAD         ACCESS:    1218499 HIT:    1172420 MISS:      46079
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 133.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24779
  ROW_BUFFER_MISS:      94275
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11851
  FULL:      51764
