// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always @(posedge clk or negedge rst)
    out <= a & b;

module and_gate2( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always @(posedge clk or negedge rst)
    out <= a & b;

module and_gate3( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always @(posedge clk or negedge rst)
    out <= a & b;

module and_gate4( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always @(posedge clk or neendmodule
