                            __   _ __      _  __    __  ______  _______  ___
                           / /  (_) /____ | |/_/___/  |/  /_  |/ __/ _ \/ _ \
                          / /__/ / __/ -_)>  </___/ /|_/ / __/_\ \/ // / , _/
                         /____/_/\__/\__/_/|_|   /_/  /_/____/___/____/_/|_|
                                  LiteX based M2 SDR FPGA board.
                               Copyright (c) 2024-2026 Enjoy-Digital.

![License](https://img.shields.io/badge/License-BSD%202--Clause-orange.svg) [![Ask DeepWiki](https://deepwiki.com/badge.svg)](https://deepwiki.com/enjoy-digital/litex_m2sdr) [![Buy Hardware](https://img.shields.io/badge/Buy-Hardware-00A6B2)](https://enjoy-digital-shop.myshopify.com/)

[> TL;DR
---------
- **What?** LiteXâ€‘based M.2 2280 SDR board featuring a Xilinx **Artixâ€‘7 XC7A200T** FPGA and an **ADI AD9361** RFIC.
- **Why?** Openâ€‘source gateware/software, up to 61.44 MSPS (122.88 MSPSâ€ ) over PCIe Gen2 Ã—4, hackâ€‘friendly clocking & debug.
- **Who?** SDR tinkerers, FPGA devs, timeâ€‘sync enthusiats or anyone hitting the limits of other SDRs.
- **How fast?** `apt install â€¦` â†’ `./build.py` â†’ **stream/record IQ in â‰ˆ5 min** with our C API/tools or any SoapySDR compatible software.

<div align="center">
  <img src="https://github.com/user-attachments/assets/c3007b14-0c55-4863-89fa-749082692b4f" alt="LiteX M2 SDR annotated" width="100%">
</div>

â€  Oversampling needs PCIe Gen2 Ã—2/Ã—4 bandwidth.

[> Intro
--------
<a id="intro"></a>

We know what you'll first ask when discovering this new SDR project: what's the RFIC? ğŸ¤” Let's answer straight away: Another **AD936X**-based SDR! ğŸ˜„

Why yet another SDR based on this RFIC? Because we've been designing FPGA-based projects for clients with this chip for almost 10 years now and still think this RFIC has incredible capabilities and possibilities that haven't been fully tapped by open-source projects. We believe it can provide a fantastic and simple solution when paired with the [LiteX](https://github.com/enjoy-digital/litex) framework we're developing. ğŸš€

<div align="center">
  <img src="https://github.com/enjoy-digital/litex_m2sdr/assets/1450143/1a3f2d76-b406-4928-b3ed-2767d317757e" width="100%">
</div>

Imagine a minimalist AD9361-based SDR with:
- A compact form factor (M2 2280). ğŸ“
- Minimal on-board RF frontend that could be specialized externally.
- 2T2R / 12-bit @ 61.44MSPS (and 2T2R / 12-bit @ 122.88MSPS for those wanting to use/explore Cellwizard/BladeRF [findings](https://www.nuand.com/2023-02-release-122-88mhz-bandwidth/)).
- PCIe Gen 2 X4 (~14Gbps of TX/RX bandwidth) with [LitePCIe](https://github.com/enjoy-digital/litepcie), providing MMAP and several possible DMAs (for direct I/Q samples transfer or processed I/Q samples). âš¡
- A large XC7A200T FPGA where the base infrastructure only uses a fraction of the available resources, allowing you to integrate large RF processing blocks. ğŸ’ª
- The option to reuse some of the PCIe lanes of the M2 connector for 1Gbps or 2.5Gbps Ethernet through [LiteEth](https://github.com/enjoy-digital/liteeth). ğŸŒ
- Or ... for SATA through [LiteSATA](https://github.com/enjoy-digital/litesata). ğŸ’¾
- Or ... for inter-board SerDes-based communication through [LiteICLink](https://github.com/enjoy-digital/liteiclink). ğŸ”—
- Powerful debug capabilities through LiteX [Host <-> FPGA bridges](https://github.com/enjoy-digital/litex/wiki/Use-Host-Bridge-to-control-debug-a-SoC) and [LiteScope](https://github.com/enjoy-digital/litescope) logic analyzer. ğŸ› ï¸
- Multiboot support to allow secure remove update over PCIe (or Ethernet).
- ...and we hope a welcoming/friendly community as we strive to encourage in LiteX! ğŸ¤—

OK, you probably also realized this project is a showcase for LiteX capabilities, haha. ğŸ˜… Rest assured, we'll do our best to gather and implement your requests to make this SDR as flexible and versatile as possible!

This board is proudly developed in France ğŸ‡«ğŸ‡· by [Enjoy-Digital](http://enjoy-digital.fr/), managing the project and litex_m2sdr/gateware/software development, and our partner [Lambdaconcept](https://shop.lambdaconcept.com/) designing the hardware. ğŸ¥–ğŸ·

Ideal for SDR enthusiasts, this versatile board fits directly into an M2 slot or can team up with others in a PCIe M2 carrier for more complex projects, including coherent MIMO SDRs. ğŸ”§

For Ethernet support with 1000BaseX/2500BaseX and SATA connectivity to directly record/play samples to/from an SSD, mount it on the LiteX Acorn Mini Baseboard! ğŸ’½

<div align="center">
  <img src="https://github.com/enjoy-digital/litex_m2sdr/assets/1450143/6ad09754-7aaf-4257-ba12-afbd93ebe75d" width="100%">
</div>

Unlock new possibilities in your SDR projects with this cutting-edge boardâ€”we'll try our best to meet your needs! ğŸ‰

[> Contents
-----------

1. [Hardware Availability](#hardware-availability)
2. [Capabilities Overview](#capabilities-overview)
3. [PCIe SoC Design](#pcie-soc-design)
4. [Ethernet SoC Design (WIP)](#ethernet-soc-design)
5. [Quick Start](#quick-start)
6. [Contact](#contact)

[> Hardware Availability
------------------------
<a id="hardware-availability"></a>
The LiteX-M2SDR board is now fully commercialized and available for purchase from our webshop: [Enjoy-Digital Shop](https://enjoy-digital-shop.myshopify.com).

The hardware has been thoroughly tested with several SDR softwares compatible with SoapySDR as well as with our Bare metal C utilities.

*We offer two variants:*
- **SI5351C Variant** â€“ Uses the SI5351C clock generator with flexible clocking (local XO or external 10MHz via FPGA/uFL). **Recommended for general usage.** [More details](https://enjoy-digital-shop.myshopify.com/products/litex-m2-sdr-si5351c)
- **SI5351B Variant** â€“ Uses the SI5351B clock generator, clocked from the local XO with FPGA-controlled VCXO for software-regulated loops. [More details](https://enjoy-digital-shop.myshopify.com/products/litex-m2-sdr-si5351b)

*Note: The differences between the variants are relevant only for specific use cases. The SI5351B variant is mostly intended for advanced users with specialized clock control requirements.*

[> Capabilities Overview
------------------------
<a id="capabilities-overview"></a>

| Feature                          | Mounted in M.2 Slot         | Mounted in Baseboard         | Parameter(s) to Enable                        |
|----------------------------------|------------------------------|-----------------------------|-----------------------------------------------|
| **SDR Functionality**           |                              |                              |                                               |
| SDR TX (AD9361)                 | âœ…                           | âœ…                           | (always included)                             |
| SDR RX (AD9361)                 | âœ…                           | âœ…                           | (always included)                             |
| Oversampling (122.88MSPS)       | âœ…  (PCIe Gen2 x2/x4 only)   | âŒ                           | `--with-pcie --pcie-lanes=2|4`                |
| C API + Utilities               | âœ…                           | âœ…                           | (included in software build)                  |
| SoapySDR Support                | âœ…                           | âœ…                           | (via optional SoapySDR driver)                |
|                                 |                              |                              |                                               |
| **Connectivity**                |                              |                              |                                               |
| PCIe (up to Gen2 x4)            | âœ…                           | âœ… (x1 only)                 | `--with-pcie --pcie-lanes=1|2|4`              |
| Ethernet (1G/2.5G)              | âŒ                           | âœ…                           | `--with-eth`                                  |
| â”œâ”€ Ethernet RX (LiteEth)        | âŒ                           | âœ…                           | (included with `--with-eth`)                  |
| â””â”€ Ethernet TX (LiteEth)        | âŒ                           | âš ï¸ (in development)          | (included with `--with-eth`)                  |
|                                 |                              |                              |                                               |
| **Timing & Sync**               |                              |                              |                                               |
| PTM (Precision Time Measurement)| âœ… (PCIe Gen2 x1 only)       | âœ… (PCIe Gen2 x1 only)       | `--with-pcie --pcie-lanes=1 --with-pcie-ptm`  |
| White Rabbit Support            | âŒ                           | âœ…                           | `--with-white-rabbit`                         |
| External Clocking               | âœ… (SI5351C: ext. 10MHz)     | âœ… (SI5351C: ext. 10MHz)     | (SI5351B VCXO mode in dev for PTM regulation) |
|                                 |                              |                              |                                               |
| **Storage**                     |                              |                              |                                               |
| SATA                            | âŒ                           | âš ï¸ (in development)          | `--with-sata`                                 |
|                                 |                              |                              |                                               |
| **System Features**             |                              |                              |                                               |
| Multiboot / Remote Update       | âœ…                           | âœ…                           | (always included)                             |
| GPIO                            | âœ…                           | âœ…                           | (always included)                             |

[> PCIe SoC Design
------------------
<a id="pcie-soc-design"></a>

The PCIe design is the first variant developed for the board and does not require an additional baseboard. Just pop the M2SDR into a PCIe M2 slot, connect your antennas, and you're ready to go! ğŸš€

The SoC has the following architecture:

<div align="center">
  <img src="https://github.com/enjoy-digital/litex_m2sdr/assets/1450143/df5eb55e-16b2-4724-b4c1-28e06c45279c" width="100%">
</div>

- The SoC is built with the LiteX framework, allowing highly efficient HDL coding and integration. ğŸ’¡
- You'll also find that most of the complexity is managed by LiteX and LitePCIe. The SoC itself only has an MMAP interface, DMA interface, and integrates the specific SDR/RFIC cores and features. âš™ï¸
- It provides debugging over PCIe or JTAG for MMAP peek & poke or LiteScope. ğŸ› ï¸
- [LitePCIe](https://github.com/enjoy-digital/litepcie) and its Linux driver (sorry, we only provide Linux support for now ğŸ˜…) have been battle-tested on several commercial projects. ğŸ†

The PCIe design has already been validated at the maximum AD9361 specified sample rate: 2T2R @ 61.44MSPS (and also seems to correctly handle the oversampling at 2T2R @ 122.88MSPS with 7.9 Gbps of bandwidth on the PCIe bus; this oversampling feature is already in place and more tests/experiments will be done with it in the future).

[> Ethernet SoC Design (1/2.5Gbps x 1 or 2).
--------------------------------------------
<a id="ethernet-soc-design"></a>

> [!WARNING]
>
> **WiP** ğŸ§ª Still in the lab, RX only for now!

<div align="center">
  <img src="https://github.com/user-attachments/assets/bbcc0c79-4ae8-4e5b-94d8-aa7aff89bae2" width="100%">
</div>

The Ethernet design variant will gives flexibility when deploying the SDR. The PCIe connector has 4 SerDes transceivers that are in most cases used for... PCIe :) But these are 4 classical GTP transceivers of the Artix7 FPGA that are connected to the PCIe Hardened PHY in the case of a PCIe application but that can be used for any other SerDes-based protocol: Ethernet 1000BaseX/2500BaseX, SATA, etc...

In this design, the PCIe core will then be replaced with [LiteEth](https://github.com/enjoy-digital/liteeth), providing the 1000BaseX or 2500BaseX PHY but also the UDP/IP hardware stack + Streaming/Etherbone front-end cores.

The Ethernet SoC design is RX capable only for now. TX support will come soon.

[> Getting Started
------------------
<a id="quick-start"></a>

### For SDR Enthusiasts

If you are an SDR enthusiast looking to get started with the LiteX-M2SDR board, follow these simple steps to get up and running quickly:

1. **Install Prerequisite Packages:**
   - On a fresh Ubuntu system, install the required development and SDR packages to ensure compatibility with the LiteX-M2SDR software. Run the following command in your terminal:
   ```bash
   sudo apt install build-essential cmake libsoapysdr-dev libsndfile1-dev libsamplerate0-dev
   ```
   - **Note**: For non-Ubuntu Linux distributions (e.g., Fedora, Arch), install the equivalent packages using your distribution's package manager (e.g., `dnf` for Fedora or `pacman` for Arch).

2. **Connect the Board:**
   - Insert the LiteX-M2SDR board into an available M2 slot on your Linux computer and connect your antennas.

3. **Install Required Software:**
   - Ensure you have the necessary software installed on your Linux system. You can do this by running the following command in your terminal:
   ```
   sudo apt install git cmake gnuradio gnuradio-dev soapysdr-tools libsoapysdr0.8 libsoapysdr-dev libgnuradio-soapy3.10.9t64 gqrx-sdr
   ```

> [!WARNING]
>
> If an error related to DKMS appears during installation, run sudo apt remove --purge xtrx-dkms dkms and then re-execute the installation command.

4. **Clone the Repository:**
   - Clone the LiteX-M2SDR repository using the following command:
   ```
   git clone https://github.com/enjoy-digital/litex_m2sdr
   ```

5. **Build and Install Software:**
    Software build use make and cmake for the C kernel driver and utilities, but since we also like Python ğŸ˜…, we created a small script on top if it to simplify our developpment and installation:
   - Navigate to the software directory and run the build script:
   ```
   cd litex_m2sdr/software
   ./build.py
   ```
   - This will build the necessary components including the kernel driver, user-space utilities, and the SoapySDR driver.

6. **Load the Kernel Driver:**
   - Load the kernel driver with the following commands:
   ```
   cd litex_m2sdr/software/kernel
   make clean all
   sudo make install
   sudo insmod m2sdr.ko (To avoid having to reboot the machine)
   ```
   - ğŸš€ Ready for launch!

7. **Run Your SDR Software:**
   - Now, you can launch your preferred SDR software (like GQRX or GNU Radio) and select the LiteX-M2SDR board through SoapySDR. ğŸ“¡

> [!TIP]
> If you don't see I/Q data streams in your SDR app, make sure IOMMU is set to passthrough mode. Add the following to your GRUB configuration:
>
> **x86/PC**:
> ```bash
> # Add to GRUB config (/etc/default/grub):
> GRUB_CMDLINE_LINUX="iommu=pt"
> sudo update-grub && sudo reboot
> ```
>
> **ARM (ex NVIDIA Jetson/Orin)**:
> ```bash
> # Add to extlinux.conf (/boot/extlinux/extlinux.conf):
> APPEND ... iommu.passthrough=1 arm-smmu.disable=1
> sudo reboot
> ```

> [!WARNING]
> For intel CPU: if a *kernel panic* occurs with the message **Corrupted page table at address**,
> add `intel_iommu=off` to `GRUB_CMDLINE_LINUX`. (This has been observed on
> an *11th Gen Intel(R) Core(TM) i7-11700B @ 3.20GHz*)

### Tutorials for your platform

> [!WARNING]
>
> **WiP** ğŸ§ª Content below is more our memo as developers than anything useful to read ğŸ˜…. This will be reworked/integrated differently soon.

For some platforms we created detailed tutorials. For everything else, please follow the earlier *Getting Started* tutorial.

- [Use LiteX-M2SDR on OrangePI 5 Max](doc/hosts/orangepi-5-max.md)
- [Use LiteX-M2SDR on Raspberry Pi 5](doc/hosts/raspberry-pi-5.md)

### For Software Developers

For those who want to dive deeper into development with the LiteX-M2SDR board, follow these additional steps after completing the SDR enthusiast steps:

1. **Run Software Tests:**
   - Test the kernel:
   ```
   cd litex_m2sdr/software/kernel
   make clean all
   sudo make install
   sudo insmod m2sdr.ko (To avoid having to reboot the machine)
   ```
   - Test the user-space utilities:
   ```
   cd litex_m2sdr/software/user
   make clean all
   ./m2sdr_util info
   ./m2sdr_rf init -samplerate=30720000
   ./tone_gen.py tone_tx.bin
   ./m2sdr_play tone_tx.bin 100000
   ```

2. **SoapySDR Detection/Probe:**
   - Detect the LiteX-M2SDR board:
   ```
   SoapySDRUtil --probe="driver=LiteXM2SDR"
   ```

3. **Run GNU Radio FM Test:**
   - Open and run the GNU Radio FM test:
   ```
   gnuradio-companion ../gnuradio/test_fm_rx.grc
   ```

4. **Enable Debugging in Kernel:**
    - Enable debugging:
    ```
    sudo sh -c "echo 'module litepcie +p' > /sys/kernel/debug/dynamic_debug/control"
    ```

### For Software & FPGA Developers

For those who want to explore the full potential of the LiteX-M2SDR board, including FPGA development, follow these additional steps after completing the software developer steps:

1. **Install LiteX:**
   - Follow the installation instructions from the LiteX Wiki: [LiteX Installation](https://github.com/enjoy-digital/litex/wiki/Installation). ğŸ“˜


2. **Ethernet and PCIe Tests:**
   - For Ethernet tests, if the board is mounted in an Acorn Mini Baseboard:
   ```
   ./litex_m2sdr.py --with-eth --eth-sfp=0 --build --load
   ping 192.168.1.50
   ```
   - For PCIe tests, if the board is mounted directly in an M2 slot:
   ```
   ./litex_m2sdr.py --with-pcie --variant=m2 --build --load
   lspci
   ```

   - For PCIe tests, if the board is mounted directly in a LiteX Acorn Baseboard:
   ```
   ./litex_m2sdr.py --with-pcie --variant=baseboard --build --load
   lspci
   ```

4. **Use JTAGBone/PCIeBone:**
    - Start the LiteX server for JTAG or PCIe:
    ```
    litex_server --jtag --jtag-config=openocd_xc7_ft2232.cfg # JTAGBone
    sudo litex_server --pcie --pcie-bar=04:00.0              # PCIeBone (Adapt bar)
    ```

5. **Flash the Board Over PCIe:**
    - Flash the board:
    ```
    cd litex_m2sdr/software
    ./flash.py ../build/litex_m2sdr_platform/litex_m2sdr/gateware/litex_m2sdr_platform.bin
    ```

6. **Reboot or Rescan PCIe Bus:**
    - Rescan the PCIe bus:
    ```
    echo 1 | sudo tee /sys/bus/pci/devices/0000\:0X\:00.0/remove # Replace X with actual value
    echo 1 | sudo tee /sys/bus/pci/rescan
    ```

[> Contact
----------
<a id="contact"></a>

Got a unique idea or need a tweak? Whether it's custom FPGA/software development or hardware adjustments (like adapter boards) for your LiteX M2 SDR, we're here to help! Feel free to drop us a line or visit our website. We'd love to hear from you!

E-mail: florent@enjoy-digital.fr
Website: http://enjoy-digital.fr/

<div align="center">
  <img src="https://github.com/enjoy-digital/litex_m2sdr/assets/1450143/0034fac5-d760-47ed-b93a-6ceaae47e978" width="100%">
</div>
