.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__DR, CYREG_GPIO_PRT0_DR
.set Rx_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Rx_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Rx_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Rx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Rx_1__0__HSIOM_MASK, 0x00000F00
.set Rx_1__0__HSIOM_SHIFT, 8
.set Rx_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Rx_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set Rx_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Rx_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Rx_1__0__MASK, 0x04
.set Rx_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rx_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rx_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rx_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rx_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rx_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rx_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rx_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rx_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rx_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rx_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rx_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rx_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rx_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rx_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rx_1__0__PC, CYREG_GPIO_PRT0_PC
.set Rx_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set Rx_1__0__PORT, 0
.set Rx_1__0__PS, CYREG_GPIO_PRT0_PS
.set Rx_1__0__SHIFT, 2
.set Rx_1__DR, CYREG_GPIO_PRT0_DR
.set Rx_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Rx_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Rx_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Rx_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Rx_1__INTR, CYREG_GPIO_PRT0_INTR
.set Rx_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Rx_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Rx_1__MASK, 0x04
.set Rx_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rx_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rx_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rx_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rx_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rx_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rx_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rx_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rx_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rx_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rx_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rx_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rx_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rx_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rx_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rx_1__PC, CYREG_GPIO_PRT0_PC
.set Rx_1__PC2, CYREG_GPIO_PRT0_PC2
.set Rx_1__PORT, 0
.set Rx_1__PS, CYREG_GPIO_PRT0_PS
.set Rx_1__SHIFT, 2

/* Tx_1 */
.set Tx_1__0__DR, CYREG_GPIO_PRT0_DR
.set Tx_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Tx_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Tx_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Tx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Tx_1__0__HSIOM_MASK, 0x0F000000
.set Tx_1__0__HSIOM_SHIFT, 24
.set Tx_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Tx_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set Tx_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Tx_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Tx_1__0__MASK, 0x40
.set Tx_1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Tx_1__0__OUT_SEL_SHIFT, 12
.set Tx_1__0__OUT_SEL_VAL, 3
.set Tx_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_1__0__PC, CYREG_GPIO_PRT0_PC
.set Tx_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set Tx_1__0__PORT, 0
.set Tx_1__0__PS, CYREG_GPIO_PRT0_PS
.set Tx_1__0__SHIFT, 6
.set Tx_1__DR, CYREG_GPIO_PRT0_DR
.set Tx_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Tx_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Tx_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Tx_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Tx_1__INTR, CYREG_GPIO_PRT0_INTR
.set Tx_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Tx_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Tx_1__MASK, 0x40
.set Tx_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_1__PC, CYREG_GPIO_PRT0_PC
.set Tx_1__PC2, CYREG_GPIO_PRT0_PC2
.set Tx_1__PORT, 0
.set Tx_1__PS, CYREG_GPIO_PRT0_PS
.set Tx_1__SHIFT, 6

/* I2C_1_SCB */
.set I2C_1_SCB__CTRL, CYREG_SCB0_CTRL
.set I2C_1_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set I2C_1_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set I2C_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set I2C_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set I2C_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set I2C_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set I2C_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set I2C_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set I2C_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set I2C_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set I2C_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set I2C_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set I2C_1_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set I2C_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set I2C_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set I2C_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set I2C_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set I2C_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set I2C_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set I2C_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set I2C_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set I2C_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set I2C_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set I2C_1_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set I2C_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set I2C_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set I2C_1_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set I2C_1_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set I2C_1_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set I2C_1_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set I2C_1_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set I2C_1_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set I2C_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set I2C_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set I2C_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set I2C_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set I2C_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set I2C_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set I2C_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set I2C_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set I2C_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set I2C_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set I2C_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set I2C_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set I2C_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set I2C_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set I2C_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set I2C_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set I2C_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set I2C_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set I2C_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set I2C_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set I2C_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set I2C_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set I2C_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set I2C_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set I2C_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set I2C_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set I2C_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set I2C_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set I2C_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set I2C_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set I2C_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set I2C_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set I2C_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set I2C_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set I2C_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set I2C_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set I2C_1_SCB__SS0_POSISTION, 0
.set I2C_1_SCB__SS1_POSISTION, 1
.set I2C_1_SCB__SS2_POSISTION, 2
.set I2C_1_SCB__SS3_POSISTION, 3
.set I2C_1_SCB__STATUS, CYREG_SCB0_STATUS
.set I2C_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set I2C_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set I2C_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set I2C_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set I2C_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set I2C_1_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set I2C_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set I2C_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set I2C_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
.set I2C_1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_1_SCB_IRQ__INTC_MASK, 0x100
.set I2C_1_SCB_IRQ__INTC_NUMBER, 8
.set I2C_1_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set I2C_1_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
.set I2C_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set I2C_1_SCBCLK__DIV_ID, 0x00000040
.set I2C_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set I2C_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* I2C_1_scl */
.set I2C_1_scl__0__DR, CYREG_GPIO_PRT4_DR
.set I2C_1_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_1_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_1_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_1_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2C_1_scl__0__HSIOM_GPIO, 0
.set I2C_1_scl__0__HSIOM_I2C, 14
.set I2C_1_scl__0__HSIOM_I2C_SCL, 14
.set I2C_1_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_1_scl__0__HSIOM_SHIFT, 0
.set I2C_1_scl__0__HSIOM_SPI, 15
.set I2C_1_scl__0__HSIOM_SPI_MOSI, 15
.set I2C_1_scl__0__HSIOM_UART, 9
.set I2C_1_scl__0__HSIOM_UART_RX, 9
.set I2C_1_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_scl__0__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_1_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_1_scl__0__MASK, 0x01
.set I2C_1_scl__0__PC, CYREG_GPIO_PRT4_PC
.set I2C_1_scl__0__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_1_scl__0__PORT, 4
.set I2C_1_scl__0__PS, CYREG_GPIO_PRT4_PS
.set I2C_1_scl__0__SHIFT, 0
.set I2C_1_scl__DR, CYREG_GPIO_PRT4_DR
.set I2C_1_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_1_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_1_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_1_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_scl__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_1_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_1_scl__MASK, 0x01
.set I2C_1_scl__PC, CYREG_GPIO_PRT4_PC
.set I2C_1_scl__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_1_scl__PORT, 4
.set I2C_1_scl__PS, CYREG_GPIO_PRT4_PS
.set I2C_1_scl__SHIFT, 0

/* I2C_1_sda */
.set I2C_1_sda__0__DR, CYREG_GPIO_PRT4_DR
.set I2C_1_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_1_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_1_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_1_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2C_1_sda__0__HSIOM_GPIO, 0
.set I2C_1_sda__0__HSIOM_I2C, 14
.set I2C_1_sda__0__HSIOM_I2C_SDA, 14
.set I2C_1_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_1_sda__0__HSIOM_SHIFT, 4
.set I2C_1_sda__0__HSIOM_SPI, 15
.set I2C_1_sda__0__HSIOM_SPI_MISO, 15
.set I2C_1_sda__0__HSIOM_UART, 9
.set I2C_1_sda__0__HSIOM_UART_TX, 9
.set I2C_1_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_sda__0__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_1_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_1_sda__0__MASK, 0x02
.set I2C_1_sda__0__PC, CYREG_GPIO_PRT4_PC
.set I2C_1_sda__0__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_1_sda__0__PORT, 4
.set I2C_1_sda__0__PS, CYREG_GPIO_PRT4_PS
.set I2C_1_sda__0__SHIFT, 1
.set I2C_1_sda__DR, CYREG_GPIO_PRT4_DR
.set I2C_1_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_1_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_1_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_1_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_sda__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_1_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_1_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_1_sda__MASK, 0x02
.set I2C_1_sda__PC, CYREG_GPIO_PRT4_PC
.set I2C_1_sda__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_1_sda__PORT, 4
.set I2C_1_sda__PS, CYREG_GPIO_PRT4_PS
.set I2C_1_sda__SHIFT, 1

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT5_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_2__0__HSIOM_MASK, 0x00000F00
.set Pin_2__0__HSIOM_SHIFT, 8
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_2__0__MASK, 0x04
.set Pin_2__0__PC, CYREG_GPIO_PRT5_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_2__0__PORT, 5
.set Pin_2__0__PS, CYREG_GPIO_PRT5_PS
.set Pin_2__0__SHIFT, 2
.set Pin_2__1__DR, CYREG_GPIO_PRT5_DR
.set Pin_2__1__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_2__1__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_2__1__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_2__1__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_2__1__HSIOM_MASK, 0x0000F000
.set Pin_2__1__HSIOM_SHIFT, 12
.set Pin_2__1__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__1__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_2__1__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__1__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_2__1__MASK, 0x08
.set Pin_2__1__PC, CYREG_GPIO_PRT5_PC
.set Pin_2__1__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_2__1__PORT, 5
.set Pin_2__1__PS, CYREG_GPIO_PRT5_PS
.set Pin_2__1__SHIFT, 3
.set Pin_2__10__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__10__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__10__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__10__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__10__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_2__10__HSIOM_MASK, 0xF0000000
.set Pin_2__10__HSIOM_SHIFT, 28
.set Pin_2__10__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__10__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__10__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__10__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__10__MASK, 0x80
.set Pin_2__10__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__10__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__10__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__10__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__10__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__10__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__10__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__10__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__10__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__10__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__10__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__10__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__10__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__10__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__10__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__10__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__10__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__10__PORT, 2
.set Pin_2__10__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__10__SHIFT, 7
.set Pin_2__11__DR, CYREG_GPIO_PRT6_DR
.set Pin_2__11__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Pin_2__11__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Pin_2__11__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Pin_2__11__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Pin_2__11__HSIOM_MASK, 0x0000000F
.set Pin_2__11__HSIOM_SHIFT, 0
.set Pin_2__11__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__11__INTR, CYREG_GPIO_PRT6_INTR
.set Pin_2__11__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__11__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Pin_2__11__MASK, 0x01
.set Pin_2__11__PC, CYREG_GPIO_PRT6_PC
.set Pin_2__11__PC2, CYREG_GPIO_PRT6_PC2
.set Pin_2__11__PORT, 6
.set Pin_2__11__PS, CYREG_GPIO_PRT6_PS
.set Pin_2__11__SHIFT, 0
.set Pin_2__12__DR, CYREG_GPIO_PRT6_DR
.set Pin_2__12__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Pin_2__12__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Pin_2__12__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Pin_2__12__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Pin_2__12__HSIOM_MASK, 0x000000F0
.set Pin_2__12__HSIOM_SHIFT, 4
.set Pin_2__12__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__12__INTR, CYREG_GPIO_PRT6_INTR
.set Pin_2__12__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__12__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Pin_2__12__MASK, 0x02
.set Pin_2__12__PC, CYREG_GPIO_PRT6_PC
.set Pin_2__12__PC2, CYREG_GPIO_PRT6_PC2
.set Pin_2__12__PORT, 6
.set Pin_2__12__PS, CYREG_GPIO_PRT6_PS
.set Pin_2__12__SHIFT, 1
.set Pin_2__13__DR, CYREG_GPIO_PRT6_DR
.set Pin_2__13__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Pin_2__13__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Pin_2__13__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Pin_2__13__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Pin_2__13__HSIOM_MASK, 0x00000F00
.set Pin_2__13__HSIOM_SHIFT, 8
.set Pin_2__13__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__13__INTR, CYREG_GPIO_PRT6_INTR
.set Pin_2__13__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__13__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Pin_2__13__MASK, 0x04
.set Pin_2__13__PC, CYREG_GPIO_PRT6_PC
.set Pin_2__13__PC2, CYREG_GPIO_PRT6_PC2
.set Pin_2__13__PORT, 6
.set Pin_2__13__PS, CYREG_GPIO_PRT6_PS
.set Pin_2__13__SHIFT, 2
.set Pin_2__14__DR, CYREG_GPIO_PRT6_DR
.set Pin_2__14__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Pin_2__14__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Pin_2__14__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Pin_2__14__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Pin_2__14__HSIOM_MASK, 0x000F0000
.set Pin_2__14__HSIOM_SHIFT, 16
.set Pin_2__14__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__14__INTR, CYREG_GPIO_PRT6_INTR
.set Pin_2__14__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__14__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Pin_2__14__MASK, 0x10
.set Pin_2__14__PC, CYREG_GPIO_PRT6_PC
.set Pin_2__14__PC2, CYREG_GPIO_PRT6_PC2
.set Pin_2__14__PORT, 6
.set Pin_2__14__PS, CYREG_GPIO_PRT6_PS
.set Pin_2__14__SHIFT, 4
.set Pin_2__15__DR, CYREG_GPIO_PRT6_DR
.set Pin_2__15__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Pin_2__15__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Pin_2__15__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Pin_2__15__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Pin_2__15__HSIOM_MASK, 0x00F00000
.set Pin_2__15__HSIOM_SHIFT, 20
.set Pin_2__15__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__15__INTR, CYREG_GPIO_PRT6_INTR
.set Pin_2__15__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Pin_2__15__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Pin_2__15__MASK, 0x20
.set Pin_2__15__PC, CYREG_GPIO_PRT6_PC
.set Pin_2__15__PC2, CYREG_GPIO_PRT6_PC2
.set Pin_2__15__PORT, 6
.set Pin_2__15__PS, CYREG_GPIO_PRT6_PS
.set Pin_2__15__SHIFT, 5
.set Pin_2__16__DR, CYREG_GPIO_PRT5_DR
.set Pin_2__16__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_2__16__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_2__16__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_2__16__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_2__16__HSIOM_MASK, 0x000000F0
.set Pin_2__16__HSIOM_SHIFT, 4
.set Pin_2__16__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__16__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_2__16__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__16__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_2__16__MASK, 0x02
.set Pin_2__16__PC, CYREG_GPIO_PRT5_PC
.set Pin_2__16__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_2__16__PORT, 5
.set Pin_2__16__PS, CYREG_GPIO_PRT5_PS
.set Pin_2__16__SHIFT, 1
.set Pin_2__17__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__17__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__17__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__17__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__17__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__17__HSIOM_MASK, 0x00F00000
.set Pin_2__17__HSIOM_SHIFT, 20
.set Pin_2__17__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__17__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__17__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__17__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__17__MASK, 0x20
.set Pin_2__17__OUT_SEL, CYREG_UDB_PA1_CFG11
.set Pin_2__17__OUT_SEL_SHIFT, 10
.set Pin_2__17__OUT_SEL_VAL, 3
.set Pin_2__17__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__17__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__17__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__17__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__17__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__17__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__17__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__17__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__17__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__17__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__17__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__17__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__17__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__17__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__17__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__17__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__17__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__17__PORT, 1
.set Pin_2__17__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__17__SHIFT, 5
.set Pin_2__2__DR, CYREG_GPIO_PRT5_DR
.set Pin_2__2__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_2__2__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_2__2__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_2__2__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_2__2__HSIOM_MASK, 0x00F00000
.set Pin_2__2__HSIOM_SHIFT, 20
.set Pin_2__2__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__2__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_2__2__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_2__2__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_2__2__MASK, 0x20
.set Pin_2__2__PC, CYREG_GPIO_PRT5_PC
.set Pin_2__2__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_2__2__PORT, 5
.set Pin_2__2__PS, CYREG_GPIO_PRT5_PS
.set Pin_2__2__SHIFT, 5
.set Pin_2__3__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__3__HSIOM_MASK, 0x0000000F
.set Pin_2__3__HSIOM_SHIFT, 0
.set Pin_2__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__3__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__3__MASK, 0x01
.set Pin_2__3__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_2__3__OUT_SEL_SHIFT, 0
.set Pin_2__3__OUT_SEL_VAL, 3
.set Pin_2__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__3__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__3__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__3__PORT, 1
.set Pin_2__3__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__3__SHIFT, 0
.set Pin_2__4__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__4__HSIOM_MASK, 0x000000F0
.set Pin_2__4__HSIOM_SHIFT, 4
.set Pin_2__4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__4__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__4__MASK, 0x02
.set Pin_2__4__OUT_SEL, CYREG_UDB_PA1_CFG11
.set Pin_2__4__OUT_SEL_SHIFT, 2
.set Pin_2__4__OUT_SEL_VAL, 3
.set Pin_2__4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__4__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__4__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__4__PORT, 1
.set Pin_2__4__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__4__SHIFT, 1
.set Pin_2__5__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__5__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__5__HSIOM_MASK, 0x00000F00
.set Pin_2__5__HSIOM_SHIFT, 8
.set Pin_2__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__5__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__5__MASK, 0x04
.set Pin_2__5__OUT_SEL, CYREG_UDB_PA1_CFG11
.set Pin_2__5__OUT_SEL_SHIFT, 4
.set Pin_2__5__OUT_SEL_VAL, 3
.set Pin_2__5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__5__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__5__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__5__PORT, 1
.set Pin_2__5__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__5__SHIFT, 2
.set Pin_2__6__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__6__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__6__HSIOM_MASK, 0x0000F000
.set Pin_2__6__HSIOM_SHIFT, 12
.set Pin_2__6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__6__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__6__MASK, 0x08
.set Pin_2__6__OUT_SEL, CYREG_UDB_PA1_CFG11
.set Pin_2__6__OUT_SEL_SHIFT, 6
.set Pin_2__6__OUT_SEL_VAL, 3
.set Pin_2__6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__6__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__6__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__6__PORT, 1
.set Pin_2__6__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__6__SHIFT, 3
.set Pin_2__7__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__7__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__7__HSIOM_MASK, 0x000F0000
.set Pin_2__7__HSIOM_SHIFT, 16
.set Pin_2__7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__7__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__7__MASK, 0x10
.set Pin_2__7__OUT_SEL, CYREG_UDB_PA1_CFG11
.set Pin_2__7__OUT_SEL_SHIFT, 8
.set Pin_2__7__OUT_SEL_VAL, 3
.set Pin_2__7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__7__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__7__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__7__PORT, 1
.set Pin_2__7__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__7__SHIFT, 4
.set Pin_2__8__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__8__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__8__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__8__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__8__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_2__8__HSIOM_MASK, 0x00F00000
.set Pin_2__8__HSIOM_SHIFT, 20
.set Pin_2__8__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__8__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__8__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__8__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__8__MASK, 0x20
.set Pin_2__8__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__8__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__8__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__8__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__8__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__8__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__8__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__8__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__8__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__8__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__8__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__8__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__8__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__8__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__8__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__8__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__8__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__8__PORT, 2
.set Pin_2__8__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__8__SHIFT, 5
.set Pin_2__9__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__9__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__9__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__9__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__9__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_2__9__HSIOM_MASK, 0x0F000000
.set Pin_2__9__HSIOM_SHIFT, 24
.set Pin_2__9__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__9__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__9__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__9__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__9__MASK, 0x40
.set Pin_2__9__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__9__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__9__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__9__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__9__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__9__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__9__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__9__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__9__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__9__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__9__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__9__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__9__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__9__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__9__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__9__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__9__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__9__PORT, 2
.set Pin_2__9__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__9__SHIFT, 6

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL1
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL1
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK1
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK1
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A01
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A11
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D01
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D11
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F01
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F11
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set UART_1_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set UART_1_BUART_sRX_RxSts__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK0
.set UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set UART_1_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST0
.set UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST0
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A3
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A13
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D3
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D13
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F3
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F13
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A02
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A12
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D02
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D12
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F02
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F12
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK2
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST2

/* UART_1_IntClock */
.set UART_1_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set UART_1_IntClock__DIV_ID, 0x00000042
.set UART_1_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_1_IntClock__PA_DIV_ID, 0x000000FF

/* WdtIsr */
.set WdtIsr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set WdtIsr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set WdtIsr__INTC_MASK, 0x80
.set WdtIsr__INTC_NUMBER, 7
.set WdtIsr__INTC_PRIOR_MASK, 0xC0000000
.set WdtIsr__INTC_PRIOR_NUM, 3
.set WdtIsr__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set WdtIsr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set WdtIsr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* RS_485_Dir */
.set RS_485_Dir__0__DR, CYREG_GPIO_PRT0_DR
.set RS_485_Dir__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RS_485_Dir__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RS_485_Dir__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RS_485_Dir__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RS_485_Dir__0__HSIOM_MASK, 0x0000F000
.set RS_485_Dir__0__HSIOM_SHIFT, 12
.set RS_485_Dir__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RS_485_Dir__0__INTR, CYREG_GPIO_PRT0_INTR
.set RS_485_Dir__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RS_485_Dir__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RS_485_Dir__0__MASK, 0x08
.set RS_485_Dir__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set RS_485_Dir__0__OUT_SEL_SHIFT, 6
.set RS_485_Dir__0__OUT_SEL_VAL, 0
.set RS_485_Dir__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RS_485_Dir__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RS_485_Dir__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RS_485_Dir__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RS_485_Dir__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RS_485_Dir__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RS_485_Dir__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RS_485_Dir__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RS_485_Dir__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RS_485_Dir__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RS_485_Dir__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RS_485_Dir__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RS_485_Dir__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RS_485_Dir__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RS_485_Dir__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RS_485_Dir__0__PC, CYREG_GPIO_PRT0_PC
.set RS_485_Dir__0__PC2, CYREG_GPIO_PRT0_PC2
.set RS_485_Dir__0__PORT, 0
.set RS_485_Dir__0__PS, CYREG_GPIO_PRT0_PS
.set RS_485_Dir__0__SHIFT, 3
.set RS_485_Dir__DR, CYREG_GPIO_PRT0_DR
.set RS_485_Dir__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RS_485_Dir__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RS_485_Dir__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RS_485_Dir__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RS_485_Dir__INTR, CYREG_GPIO_PRT0_INTR
.set RS_485_Dir__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RS_485_Dir__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RS_485_Dir__MASK, 0x08
.set RS_485_Dir__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RS_485_Dir__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RS_485_Dir__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RS_485_Dir__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RS_485_Dir__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RS_485_Dir__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RS_485_Dir__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RS_485_Dir__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RS_485_Dir__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RS_485_Dir__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RS_485_Dir__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RS_485_Dir__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RS_485_Dir__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RS_485_Dir__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RS_485_Dir__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RS_485_Dir__PC, CYREG_GPIO_PRT0_PC
.set RS_485_Dir__PC2, CYREG_GPIO_PRT0_PC2
.set RS_485_Dir__PORT, 0
.set RS_485_Dir__PS, CYREG_GPIO_PRT0_PS
.set RS_485_Dir__SHIFT, 3

/* Sink_Pin_1 */
.set Sink_Pin_1__0__DR, CYREG_GPIO_PRT2_DR
.set Sink_Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sink_Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sink_Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sink_Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Sink_Pin_1__0__HSIOM_MASK, 0x0000000F
.set Sink_Pin_1__0__HSIOM_SHIFT, 0
.set Sink_Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_1__0__MASK, 0x01
.set Sink_Pin_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Sink_Pin_1__0__OUT_SEL_SHIFT, 0
.set Sink_Pin_1__0__OUT_SEL_VAL, 0
.set Sink_Pin_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sink_Pin_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sink_Pin_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sink_Pin_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sink_Pin_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sink_Pin_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sink_Pin_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sink_Pin_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sink_Pin_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sink_Pin_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sink_Pin_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sink_Pin_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sink_Pin_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sink_Pin_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sink_Pin_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sink_Pin_1__0__PC, CYREG_GPIO_PRT2_PC
.set Sink_Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Sink_Pin_1__0__PORT, 2
.set Sink_Pin_1__0__PS, CYREG_GPIO_PRT2_PS
.set Sink_Pin_1__0__SHIFT, 0
.set Sink_Pin_1__DR, CYREG_GPIO_PRT2_DR
.set Sink_Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sink_Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sink_Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sink_Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_1__INTR, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_1__MASK, 0x01
.set Sink_Pin_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sink_Pin_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sink_Pin_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sink_Pin_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sink_Pin_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sink_Pin_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sink_Pin_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sink_Pin_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sink_Pin_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sink_Pin_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sink_Pin_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sink_Pin_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sink_Pin_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sink_Pin_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sink_Pin_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sink_Pin_1__PC, CYREG_GPIO_PRT2_PC
.set Sink_Pin_1__PC2, CYREG_GPIO_PRT2_PC2
.set Sink_Pin_1__PORT, 2
.set Sink_Pin_1__PS, CYREG_GPIO_PRT2_PS
.set Sink_Pin_1__SHIFT, 0

/* Sink_Pin_2 */
.set Sink_Pin_2__0__DR, CYREG_GPIO_PRT2_DR
.set Sink_Pin_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sink_Pin_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sink_Pin_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sink_Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Sink_Pin_2__0__HSIOM_MASK, 0x0000F000
.set Sink_Pin_2__0__HSIOM_SHIFT, 12
.set Sink_Pin_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_2__0__MASK, 0x08
.set Sink_Pin_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Sink_Pin_2__0__OUT_SEL_SHIFT, 6
.set Sink_Pin_2__0__OUT_SEL_VAL, 3
.set Sink_Pin_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sink_Pin_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sink_Pin_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sink_Pin_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sink_Pin_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sink_Pin_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sink_Pin_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sink_Pin_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sink_Pin_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sink_Pin_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sink_Pin_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sink_Pin_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sink_Pin_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sink_Pin_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sink_Pin_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sink_Pin_2__0__PC, CYREG_GPIO_PRT2_PC
.set Sink_Pin_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Sink_Pin_2__0__PORT, 2
.set Sink_Pin_2__0__PS, CYREG_GPIO_PRT2_PS
.set Sink_Pin_2__0__SHIFT, 3
.set Sink_Pin_2__DR, CYREG_GPIO_PRT2_DR
.set Sink_Pin_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sink_Pin_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sink_Pin_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sink_Pin_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_2__INTR, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sink_Pin_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sink_Pin_2__MASK, 0x08
.set Sink_Pin_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sink_Pin_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sink_Pin_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sink_Pin_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sink_Pin_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sink_Pin_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sink_Pin_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sink_Pin_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sink_Pin_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sink_Pin_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sink_Pin_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sink_Pin_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sink_Pin_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sink_Pin_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sink_Pin_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sink_Pin_2__PC, CYREG_GPIO_PRT2_PC
.set Sink_Pin_2__PC2, CYREG_GPIO_PRT2_PC2
.set Sink_Pin_2__PORT, 2
.set Sink_Pin_2__PS, CYREG_GPIO_PRT2_PS
.set Sink_Pin_2__SHIFT, 3

/* Switch_Pin */
.set Switch_Pin__0__DR, CYREG_GPIO_PRT0_DR
.set Switch_Pin__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Switch_Pin__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Switch_Pin__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Switch_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Switch_Pin__0__HSIOM_MASK, 0xF0000000
.set Switch_Pin__0__HSIOM_SHIFT, 28
.set Switch_Pin__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Switch_Pin__0__INTR, CYREG_GPIO_PRT0_INTR
.set Switch_Pin__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Switch_Pin__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Switch_Pin__0__MASK, 0x80
.set Switch_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Switch_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Switch_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Switch_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Switch_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Switch_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Switch_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Switch_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Switch_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Switch_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Switch_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Switch_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Switch_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Switch_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Switch_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Switch_Pin__0__PC, CYREG_GPIO_PRT0_PC
.set Switch_Pin__0__PC2, CYREG_GPIO_PRT0_PC2
.set Switch_Pin__0__PORT, 0
.set Switch_Pin__0__PS, CYREG_GPIO_PRT0_PS
.set Switch_Pin__0__SHIFT, 7
.set Switch_Pin__DR, CYREG_GPIO_PRT0_DR
.set Switch_Pin__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Switch_Pin__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Switch_Pin__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Switch_Pin__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Switch_Pin__INTR, CYREG_GPIO_PRT0_INTR
.set Switch_Pin__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Switch_Pin__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Switch_Pin__MASK, 0x80
.set Switch_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Switch_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Switch_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Switch_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Switch_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Switch_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Switch_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Switch_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Switch_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Switch_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Switch_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Switch_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Switch_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Switch_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Switch_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Switch_Pin__PC, CYREG_GPIO_PRT0_PC
.set Switch_Pin__PC2, CYREG_GPIO_PRT0_PC2
.set Switch_Pin__PORT, 0
.set Switch_Pin__PS, CYREG_GPIO_PRT0_PS
.set Switch_Pin__SHIFT, 7

/* Input_Pin_1 */
.set Input_Pin_1__0__DR, CYREG_GPIO_PRT4_DR
.set Input_Pin_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Input_Pin_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Input_Pin_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Input_Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Input_Pin_1__0__HSIOM_MASK, 0x0F000000
.set Input_Pin_1__0__HSIOM_SHIFT, 24
.set Input_Pin_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Pin_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set Input_Pin_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Pin_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Input_Pin_1__0__MASK, 0x40
.set Input_Pin_1__0__PC, CYREG_GPIO_PRT4_PC
.set Input_Pin_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set Input_Pin_1__0__PORT, 4
.set Input_Pin_1__0__PS, CYREG_GPIO_PRT4_PS
.set Input_Pin_1__0__SHIFT, 6
.set Input_Pin_1__DR, CYREG_GPIO_PRT4_DR
.set Input_Pin_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Input_Pin_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Input_Pin_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Input_Pin_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Pin_1__INTR, CYREG_GPIO_PRT4_INTR
.set Input_Pin_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Pin_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Input_Pin_1__MASK, 0x40
.set Input_Pin_1__PC, CYREG_GPIO_PRT4_PC
.set Input_Pin_1__PC2, CYREG_GPIO_PRT4_PC2
.set Input_Pin_1__PORT, 4
.set Input_Pin_1__PS, CYREG_GPIO_PRT4_PS
.set Input_Pin_1__SHIFT, 6

/* input_Pin_2 */
.set input_Pin_2__0__DR, CYREG_GPIO_PRT4_DR
.set input_Pin_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set input_Pin_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set input_Pin_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set input_Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set input_Pin_2__0__HSIOM_MASK, 0x000F0000
.set input_Pin_2__0__HSIOM_SHIFT, 16
.set input_Pin_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set input_Pin_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set input_Pin_2__0__MASK, 0x10
.set input_Pin_2__0__PC, CYREG_GPIO_PRT4_PC
.set input_Pin_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set input_Pin_2__0__PORT, 4
.set input_Pin_2__0__PS, CYREG_GPIO_PRT4_PS
.set input_Pin_2__0__SHIFT, 4
.set input_Pin_2__DR, CYREG_GPIO_PRT4_DR
.set input_Pin_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set input_Pin_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set input_Pin_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set input_Pin_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_2__INTR, CYREG_GPIO_PRT4_INTR
.set input_Pin_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set input_Pin_2__MASK, 0x10
.set input_Pin_2__PC, CYREG_GPIO_PRT4_PC
.set input_Pin_2__PC2, CYREG_GPIO_PRT4_PC2
.set input_Pin_2__PORT, 4
.set input_Pin_2__PS, CYREG_GPIO_PRT4_PS
.set input_Pin_2__SHIFT, 4

/* input_Pin_3 */
.set input_Pin_3__0__DR, CYREG_GPIO_PRT4_DR
.set input_Pin_3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set input_Pin_3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set input_Pin_3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set input_Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set input_Pin_3__0__HSIOM_MASK, 0x00F00000
.set input_Pin_3__0__HSIOM_SHIFT, 20
.set input_Pin_3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_3__0__INTR, CYREG_GPIO_PRT4_INTR
.set input_Pin_3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set input_Pin_3__0__MASK, 0x20
.set input_Pin_3__0__PC, CYREG_GPIO_PRT4_PC
.set input_Pin_3__0__PC2, CYREG_GPIO_PRT4_PC2
.set input_Pin_3__0__PORT, 4
.set input_Pin_3__0__PS, CYREG_GPIO_PRT4_PS
.set input_Pin_3__0__SHIFT, 5
.set input_Pin_3__DR, CYREG_GPIO_PRT4_DR
.set input_Pin_3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set input_Pin_3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set input_Pin_3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set input_Pin_3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_3__INTR, CYREG_GPIO_PRT4_INTR
.set input_Pin_3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set input_Pin_3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set input_Pin_3__MASK, 0x20
.set input_Pin_3__PC, CYREG_GPIO_PRT4_PC
.set input_Pin_3__PC2, CYREG_GPIO_PRT4_PC2
.set input_Pin_3__PORT, 4
.set input_Pin_3__PS, CYREG_GPIO_PRT4_PS
.set input_Pin_3__SHIFT, 5

/* One_Wire_Pin */
.set One_Wire_Pin__0__DR, CYREG_GPIO_PRT0_DR
.set One_Wire_Pin__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set One_Wire_Pin__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set One_Wire_Pin__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set One_Wire_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set One_Wire_Pin__0__HSIOM_MASK, 0x0000000F
.set One_Wire_Pin__0__HSIOM_SHIFT, 0
.set One_Wire_Pin__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set One_Wire_Pin__0__INTR, CYREG_GPIO_PRT0_INTR
.set One_Wire_Pin__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set One_Wire_Pin__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set One_Wire_Pin__0__MASK, 0x01
.set One_Wire_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set One_Wire_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set One_Wire_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set One_Wire_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set One_Wire_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set One_Wire_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set One_Wire_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set One_Wire_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set One_Wire_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set One_Wire_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set One_Wire_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set One_Wire_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set One_Wire_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set One_Wire_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set One_Wire_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set One_Wire_Pin__0__PC, CYREG_GPIO_PRT0_PC
.set One_Wire_Pin__0__PC2, CYREG_GPIO_PRT0_PC2
.set One_Wire_Pin__0__PORT, 0
.set One_Wire_Pin__0__PS, CYREG_GPIO_PRT0_PS
.set One_Wire_Pin__0__SHIFT, 0
.set One_Wire_Pin__DR, CYREG_GPIO_PRT0_DR
.set One_Wire_Pin__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set One_Wire_Pin__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set One_Wire_Pin__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set One_Wire_Pin__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set One_Wire_Pin__INTR, CYREG_GPIO_PRT0_INTR
.set One_Wire_Pin__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set One_Wire_Pin__INTSTAT, CYREG_GPIO_PRT0_INTR
.set One_Wire_Pin__MASK, 0x01
.set One_Wire_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set One_Wire_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set One_Wire_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set One_Wire_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set One_Wire_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set One_Wire_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set One_Wire_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set One_Wire_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set One_Wire_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set One_Wire_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set One_Wire_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set One_Wire_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set One_Wire_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set One_Wire_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set One_Wire_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set One_Wire_Pin__PC, CYREG_GPIO_PRT0_PC
.set One_Wire_Pin__PC2, CYREG_GPIO_PRT0_PC2
.set One_Wire_Pin__PORT, 0
.set One_Wire_Pin__PS, CYREG_GPIO_PRT0_PS
.set One_Wire_Pin__SHIFT, 0

/* Sink_Control */
.set Sink_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Sink_Control_Sync_ctrl_reg__0__POS, 0
.set Sink_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Sink_Control_Sync_ctrl_reg__1__POS, 1
.set Sink_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Sink_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set Sink_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Sink_Control_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set Sink_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Sink_Control_Sync_ctrl_reg__MASK, 0x03
.set Sink_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Sink_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Sink_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* Source_Pin_1 */
.set Source_Pin_1__0__DR, CYREG_GPIO_PRT2_DR
.set Source_Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Source_Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Source_Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Source_Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Source_Pin_1__0__HSIOM_MASK, 0x000000F0
.set Source_Pin_1__0__HSIOM_SHIFT, 4
.set Source_Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Source_Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Source_Pin_1__0__MASK, 0x02
.set Source_Pin_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Source_Pin_1__0__OUT_SEL_SHIFT, 2
.set Source_Pin_1__0__OUT_SEL_VAL, 2
.set Source_Pin_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Source_Pin_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Source_Pin_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Source_Pin_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Source_Pin_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Source_Pin_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Source_Pin_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Source_Pin_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Source_Pin_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Source_Pin_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Source_Pin_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Source_Pin_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Source_Pin_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Source_Pin_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Source_Pin_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Source_Pin_1__0__PC, CYREG_GPIO_PRT2_PC
.set Source_Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Source_Pin_1__0__PORT, 2
.set Source_Pin_1__0__PS, CYREG_GPIO_PRT2_PS
.set Source_Pin_1__0__SHIFT, 1
.set Source_Pin_1__DR, CYREG_GPIO_PRT2_DR
.set Source_Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Source_Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Source_Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Source_Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_1__INTR, CYREG_GPIO_PRT2_INTR
.set Source_Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Source_Pin_1__MASK, 0x02
.set Source_Pin_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Source_Pin_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Source_Pin_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Source_Pin_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Source_Pin_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Source_Pin_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Source_Pin_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Source_Pin_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Source_Pin_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Source_Pin_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Source_Pin_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Source_Pin_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Source_Pin_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Source_Pin_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Source_Pin_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Source_Pin_1__PC, CYREG_GPIO_PRT2_PC
.set Source_Pin_1__PC2, CYREG_GPIO_PRT2_PC2
.set Source_Pin_1__PORT, 2
.set Source_Pin_1__PS, CYREG_GPIO_PRT2_PS
.set Source_Pin_1__SHIFT, 1

/* Source_Pin_2 */
.set Source_Pin_2__0__DR, CYREG_GPIO_PRT2_DR
.set Source_Pin_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Source_Pin_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Source_Pin_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Source_Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Source_Pin_2__0__HSIOM_MASK, 0x000F0000
.set Source_Pin_2__0__HSIOM_SHIFT, 16
.set Source_Pin_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Source_Pin_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Source_Pin_2__0__MASK, 0x10
.set Source_Pin_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Source_Pin_2__0__OUT_SEL_SHIFT, 8
.set Source_Pin_2__0__OUT_SEL_VAL, 3
.set Source_Pin_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Source_Pin_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Source_Pin_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Source_Pin_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Source_Pin_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Source_Pin_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Source_Pin_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Source_Pin_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Source_Pin_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Source_Pin_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Source_Pin_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Source_Pin_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Source_Pin_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Source_Pin_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Source_Pin_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Source_Pin_2__0__PC, CYREG_GPIO_PRT2_PC
.set Source_Pin_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Source_Pin_2__0__PORT, 2
.set Source_Pin_2__0__PS, CYREG_GPIO_PRT2_PS
.set Source_Pin_2__0__SHIFT, 4
.set Source_Pin_2__DR, CYREG_GPIO_PRT2_DR
.set Source_Pin_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Source_Pin_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Source_Pin_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Source_Pin_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_2__INTR, CYREG_GPIO_PRT2_INTR
.set Source_Pin_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Source_Pin_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Source_Pin_2__MASK, 0x10
.set Source_Pin_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Source_Pin_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Source_Pin_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Source_Pin_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Source_Pin_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Source_Pin_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Source_Pin_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Source_Pin_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Source_Pin_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Source_Pin_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Source_Pin_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Source_Pin_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Source_Pin_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Source_Pin_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Source_Pin_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Source_Pin_2__PC, CYREG_GPIO_PRT2_PC
.set Source_Pin_2__PC2, CYREG_GPIO_PRT2_PC2
.set Source_Pin_2__PORT, 2
.set Source_Pin_2__PS, CYREG_GPIO_PRT2_PS
.set Source_Pin_2__SHIFT, 4

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_SAR_Seq_1_intClock__DIV_ID, 0x00000041
.set ADC_SAR_Seq_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set ADC_SAR_Seq_1_intClock__PA_DIV_ID, 0x000000FF

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x10000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 16
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC0
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Heart_Beat_Pin */
.set Heart_Beat_Pin__0__DR, CYREG_GPIO_PRT1_DR
.set Heart_Beat_Pin__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Heart_Beat_Pin__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Heart_Beat_Pin__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Heart_Beat_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Heart_Beat_Pin__0__HSIOM_MASK, 0x0F000000
.set Heart_Beat_Pin__0__HSIOM_SHIFT, 24
.set Heart_Beat_Pin__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Heart_Beat_Pin__0__INTR, CYREG_GPIO_PRT1_INTR
.set Heart_Beat_Pin__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Heart_Beat_Pin__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Heart_Beat_Pin__0__MASK, 0x40
.set Heart_Beat_Pin__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Heart_Beat_Pin__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Heart_Beat_Pin__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Heart_Beat_Pin__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Heart_Beat_Pin__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Heart_Beat_Pin__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Heart_Beat_Pin__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Heart_Beat_Pin__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Heart_Beat_Pin__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Heart_Beat_Pin__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Heart_Beat_Pin__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Heart_Beat_Pin__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Heart_Beat_Pin__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Heart_Beat_Pin__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Heart_Beat_Pin__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Heart_Beat_Pin__0__PC, CYREG_GPIO_PRT1_PC
.set Heart_Beat_Pin__0__PC2, CYREG_GPIO_PRT1_PC2
.set Heart_Beat_Pin__0__PORT, 1
.set Heart_Beat_Pin__0__PS, CYREG_GPIO_PRT1_PS
.set Heart_Beat_Pin__0__SHIFT, 6
.set Heart_Beat_Pin__DR, CYREG_GPIO_PRT1_DR
.set Heart_Beat_Pin__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Heart_Beat_Pin__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Heart_Beat_Pin__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Heart_Beat_Pin__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Heart_Beat_Pin__INTR, CYREG_GPIO_PRT1_INTR
.set Heart_Beat_Pin__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Heart_Beat_Pin__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Heart_Beat_Pin__MASK, 0x40
.set Heart_Beat_Pin__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Heart_Beat_Pin__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Heart_Beat_Pin__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Heart_Beat_Pin__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Heart_Beat_Pin__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Heart_Beat_Pin__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Heart_Beat_Pin__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Heart_Beat_Pin__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Heart_Beat_Pin__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Heart_Beat_Pin__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Heart_Beat_Pin__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Heart_Beat_Pin__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Heart_Beat_Pin__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Heart_Beat_Pin__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Heart_Beat_Pin__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Heart_Beat_Pin__PC, CYREG_GPIO_PRT1_PC
.set Heart_Beat_Pin__PC2, CYREG_GPIO_PRT1_PC2
.set Heart_Beat_Pin__PORT, 1
.set Heart_Beat_Pin__PS, CYREG_GPIO_PRT1_PS
.set Heart_Beat_Pin__SHIFT, 6

/* Source_Control */
.set Source_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Source_Control_Sync_ctrl_reg__0__POS, 0
.set Source_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Source_Control_Sync_ctrl_reg__1__POS, 1
.set Source_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Source_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Source_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set Source_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Source_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set Source_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set Source_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Source_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set Source_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Source_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Source_Control_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set Source_Control_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set Source_Control_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set Source_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Source_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set Source_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Source_Control_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL0
.set Source_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Source_Control_Sync_ctrl_reg__MASK, 0x03
.set Source_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Source_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Source_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK0

/* temp_humidity_pin */
.set temp_humidity_pin__0__DR, CYREG_GPIO_PRT7_DR
.set temp_humidity_pin__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set temp_humidity_pin__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set temp_humidity_pin__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set temp_humidity_pin__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set temp_humidity_pin__0__HSIOM_MASK, 0x000000F0
.set temp_humidity_pin__0__HSIOM_SHIFT, 4
.set temp_humidity_pin__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set temp_humidity_pin__0__INTR, CYREG_GPIO_PRT7_INTR
.set temp_humidity_pin__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set temp_humidity_pin__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set temp_humidity_pin__0__MASK, 0x02
.set temp_humidity_pin__0__PC, CYREG_GPIO_PRT7_PC
.set temp_humidity_pin__0__PC2, CYREG_GPIO_PRT7_PC2
.set temp_humidity_pin__0__PORT, 7
.set temp_humidity_pin__0__PS, CYREG_GPIO_PRT7_PS
.set temp_humidity_pin__0__SHIFT, 1
.set temp_humidity_pin__DR, CYREG_GPIO_PRT7_DR
.set temp_humidity_pin__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set temp_humidity_pin__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set temp_humidity_pin__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set temp_humidity_pin__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set temp_humidity_pin__INTR, CYREG_GPIO_PRT7_INTR
.set temp_humidity_pin__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set temp_humidity_pin__INTSTAT, CYREG_GPIO_PRT7_INTR
.set temp_humidity_pin__MASK, 0x02
.set temp_humidity_pin__PC, CYREG_GPIO_PRT7_PC
.set temp_humidity_pin__PC2, CYREG_GPIO_PRT7_PC2
.set temp_humidity_pin__PORT, 7
.set temp_humidity_pin__PS, CYREG_GPIO_PRT7_PS
.set temp_humidity_pin__SHIFT, 1

/* modbus_rx_interrupt */
.set modbus_rx_interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set modbus_rx_interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set modbus_rx_interrupt__INTC_MASK, 0x01
.set modbus_rx_interrupt__INTC_NUMBER, 0
.set modbus_rx_interrupt__INTC_PRIOR_MASK, 0xC0
.set modbus_rx_interrupt__INTC_PRIOR_NUM, 3
.set modbus_rx_interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set modbus_rx_interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set modbus_rx_interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* modbus_tx_interrupt */
.set modbus_tx_interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set modbus_tx_interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set modbus_tx_interrupt__INTC_MASK, 0x02
.set modbus_tx_interrupt__INTC_NUMBER, 1
.set modbus_tx_interrupt__INTC_PRIOR_MASK, 0xC000
.set modbus_tx_interrupt__INTC_PRIOR_NUM, 3
.set modbus_tx_interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set modbus_tx_interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set modbus_tx_interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 40000000
.set CYDEV_BCLK__HFCLK__KHZ, 40000
.set CYDEV_BCLK__HFCLK__MHZ, 40
.set CYDEV_BCLK__SYSCLK__HZ, 40000000
.set CYDEV_BCLK__SYSCLK__KHZ, 40000
.set CYDEV_BCLK__SYSCLK__MHZ, 40
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x1800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
