Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 21 18:20:23 2022
| Host         : DESKTOP-L4I6AU1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_Hangman_control_sets_placed.rpt
| Design       : Top_Level_Hangman
| Device       : xc7z007s
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            2 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                 Enable Signal                                |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                         | INST_UART/tx_out_i_1_n_0                                                     |                                                                |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                              | btn_IBUF[0]                                                    |                1 |              4 |
|  clk_IBUF_BUFG                                         | INST_UART/tx_cnt[3]_i_2_n_0                                                  | INST_UART/tx_cnt[3]_i_1_n_0                                    |                2 |              4 |
|  clk_IBUF_BUFG                                         |                                                                              | countertx[4]_i_1_n_0                                           |                1 |              5 |
|  clk_IBUF_BUFG                                         | probe2                                                                       | btn_IBUF[0]                                                    |                2 |              7 |
|  clk_IBUF_BUFG                                         | INST_PS2_Keyboard/ps2_keyboard_0/E[0]                                        |                                                                |                5 |              7 |
|  clk_IBUF_BUFG                                         | INST_PS2_Keyboard/ascii_code[6]_i_1_n_0                                      |                                                                |                1 |              7 |
|  clk_IBUF_BUFG                                         | INST_UART/tx_is_empty_reg_0[0]                                               |                                                                |                1 |              7 |
|  clk_IBUF_BUFG                                         | INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_new0                               |                                                                |                1 |              8 |
|  clk_IBUF_BUFG                                         | INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_clk/sel                        | INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_set  |                2 |             10 |
|  clk_IBUF_BUFG                                         | INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[9]_i_2__0_n_0 | INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/counter_set |                2 |             10 |
| ~INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_clk/CLK |                                                                              |                                                                |                3 |             11 |
|  clk_IBUF_BUFG                                         | INST_PS2_Keyboard/ps2_keyboard_0/count_idle[0]_i_2_n_0                       | INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_clk/clear        |                4 |             13 |
|  clk_IBUF_BUFG                                         |                                                                              |                                                                |               12 |             27 |
+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


