# Tiny Tapeout project information
project:
  title:        "risc"      # Project title
  author:       "isaac"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "risc-v implementation"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "8x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_risc"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "adder.v"
    - "forwardingUnit.v"
    - "IFID.v"               
    - "program_counter.v"
    - "ALU.v"     
    - "forwarding.v"       
    - "immediateGenerator.v" 
    - "registerFIle.v"
    - "branch.v"  
    - "FOURbyTWOMUX.v"    
    - "signextend.v"
    - "defines.v" 
    - "hazardDetection.v" 
    - "instructiondecoder.v" 
    - "risc.v"
    - "EXMEM.v"   
    - "IDEX.v"            
    - "MEMWB.v"              
    - "TWObyONEMUX.v"
    - "RAM.v"
    - "tt_um_risc.v"
    - "multiRAM.v"
    

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "instruction_we"
  ui[1]: "instruction_address[0]"
  ui[2]: "instruction_address[1]"
  ui[3]: "instruction_address[2]"
  ui[4]: "instruction_address[3]"
  ui[5]: "instruction_address[4]"
  ui[6]: "instruction_address[5]"
  ui[7]: "instruction_address[6]"

  # Outputs
  uo[0]: "data_out[0]"
  uo[1]: "data_out[1]"
  uo[2]: "data_out[2]"
  uo[3]: "data_out[3]"
  uo[4]: "data_out[4]"
  uo[5]: "data_out[5]"
  uo[6]: "data_out[6]"
  uo[7]: "data_out[7]"

  # Bidirectional pins
  uio[0]: "instruciton_data[0]"
  uio[1]: "instruciton_data[1]"
  uio[2]: "instruciton_data[2]"
  uio[3]: "instruciton_data[3]"
  uio[4]: "instruciton_data[4]"
  uio[5]: "instruciton_data[5]"
  uio[6]: "instruciton_data[6]"
  uio[7]: "instruciton_data[7]"

# Do not change!
yaml_version: 6
