0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_0/sim/bd_last_layer_axi4stream_vip_0_0.sv,1588359084,systemVerilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_1/sim/bd_last_layer_axi4stream_vip_0_1_pkg.sv,,bd_last_layer_axi4stream_vip_0_0,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_0/sim/bd_last_layer_axi4stream_vip_0_0_pkg.sv,1588359084,systemVerilog,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/new/tb_last_layer.sv,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_0/sim/bd_last_layer_axi4stream_vip_0_0.sv,,bd_last_layer_axi4stream_vip_0_0_pkg,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_1/sim/bd_last_layer_axi4stream_vip_0_1.sv,1588359084,systemVerilog,,,,bd_last_layer_axi4stream_vip_0_1,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_1/sim/bd_last_layer_axi4stream_vip_0_1_pkg.sv,1588359084,systemVerilog,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/new/tb_last_layer.sv,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_1/sim/bd_last_layer_axi4stream_vip_0_1.sv,,bd_last_layer_axi4stream_vip_0_1_pkg,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_bias_10_0_0/sim/bd_last_layer_axis_bias_10_0_0.v,1588523811,verilog,,,,bd_last_layer_axis_bias_10_0_0,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_dot_20_10_0_0/sim/bd_last_layer_axis_dot_20_10_0_0.v,1588523811,verilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_bias_10_0_0/sim/bd_last_layer_axis_bias_10_0_0.v,,bd_last_layer_axis_dot_20_10_0_0,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_tanh_10_0_0/sim/bd_last_layer_axis_tanh_10_0_0.v,1588523811,verilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/sim/bd_last_layer.v,,bd_last_layer_axis_tanh_10_0_0,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_floating_point_0_0/sim/bd_last_layer_floating_point_0_0.vhd,1588359084,vhdl,,,,bd_last_layer_floating_point_0_0,,,,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_floating_point_1_0/sim/bd_last_layer_floating_point_1_0.vhd,1588359084,vhdl,,,,bd_last_layer_floating_point_1_0,,,,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_floating_point_2_0/sim/bd_last_layer_floating_point_2_0.vhd,1588359084,vhdl,,,,bd_last_layer_floating_point_2_0,,,,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/sim/bd_last_layer.v,1588523810,verilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/bd/bd_last_layer/hdl/bd_last_layer_wrapper.v,,bd_last_layer,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.sim/sim_last_layer/behav/xsim/glbl.v,1588359084,verilog,,,,glbl,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/bd/bd_last_layer/hdl/bd_last_layer_wrapper.v,1588523810,verilog,,,,bd_last_layer_wrapper,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/new/tb_last_layer.sv,1588359084,systemVerilog,,,,$unit_tb_last_layer_sv;tb_last_layer,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_bias_10.v,1588359086,verilog,,,,axis_bias_10,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_dot_20_10.v,1588359086,verilog,,,,axis_dot_20_10,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_tanh_10.v,1588359086,verilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_dot_20_10_0_0/sim/bd_last_layer_axis_dot_20_10_0_0.v,,axis_tanh_10,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias.sv,1588359086,systemVerilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias_10.sv,,bias,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias_10.sv,1588359086,systemVerilog,,,,bias_10,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot.sv,1588359086,systemVerilog,,C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot_20_10.sv,,dot,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot_20_10.sv,1588359086,systemVerilog,,,,dot_20_10,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/tanh_lut.sv,1588359086,systemVerilog,,,,tanh_lut,,axi4stream_vip_v1_1_4;axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../project_x.srcs/sim_axis_tanh/bd/bd_axis_tanh/ipshared/8713/hdl;../../../../project_x.srcs/sim_bias_layer/bd/bd_bias_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl;../../../../project_x.srcs/sim_last_layer/bd/bd_last_layer/ipshared/8713/hdl;../../../../project_x.srcs/sim_layer/bd/bd_layer/ipshared/8713/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga/ipshared/ec67/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/70cf/hdl;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/979d/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/b2d0/hdl/verilog;../../../../project_x.srcs/sources_1/bd/bd_fpga_test/ipshared/ec67/hdl;E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
