0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sim_1/imports/new/exponential_tb2.sv,1588696497,systemVerilog,,,,exponential_tb2,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv,1588773480,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv,,cordic_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_pkg.sv,1588714113,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sim_1/imports/new/exponential_tb2.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv,,exponential_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_pkg_scrap.sv,1588795426,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sim_1/imports/new/exponential_tb2.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv,,exponential_pkg_scrap,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv,1588793449,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_addsub.sv,,exponential_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_addsub.sv,1588763836,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_top.sv,,lampFPU_COR_addsub,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_pkg.sv,1588714105,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/main_pkg.sv,,lampFPU_COR_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_top.sv,1588762782,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_mul.sv,,lampFPU_COR_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_mul.sv,1588714396,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_top.sv,,lampFPU_EXP_mul,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_top.sv,1588712966,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv,,lampFPU_EXP_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv,1588711212,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_mul.sv,,lampFPU_TAY_addsub,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_mul.sv,1588711237,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_top.sv,,lampFPU_TAY_mul,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_top.sv,1588711264,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_top.sv,,lampFPU_TAY_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/main_pkg.sv,1588714359,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv,,main_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_pkg.sv,1588711303,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv,,taylor_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_top.sv,1588711320,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sim_1/imports/new/exponential_tb2.sv,,taylor_top,,,,,,,,
