{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 19:27:55 2012 " "Info: Processing started: Sat Jun 09 19:27:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_ge -c test1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_ge -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behave " "Info: Found design unit 1: top-behave" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digital_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_rom-SYN " "Info: Found design unit 1: digital_rom-SYN" {  } { { "digital_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/digital_rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 digital_rom " "Info: Found entity 1: digital_rom" {  } { { "digital_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/digital_rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behave " "Info: Found design unit 1: seg7-behave" {  } { { "seg7.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/seg7.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/seg7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file v_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_rom-SYN " "Info: Found design unit 1: v_rom-SYN" {  } { { "v_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 v_rom " "Info: Found entity 1: v_rom" {  } { { "v_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_640480-behavior " "Info: Found design unit 1: vga_640480-behavior" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga_640480 " "Info: Found entity 1: vga_640480" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-vga_rom " "Info: Found design unit 1: vga_rom-vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Info: Found entity 1: vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counting_device.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counting_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counting_device-main " "Info: Found design unit 1: counting_device-main" {  } { { "counting_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/counting_device.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 counting_device " "Info: Found entity 1: counting_device" {  } { { "counting_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/counting_device.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_split.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_split-main " "Info: Found design unit 1: register_split-main" {  } { { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 register_split " "Info: Found entity 1: register_split" {  } { { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_device.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_device-main " "Info: Found design unit 1: register_device-main" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 register_device " "Info: Found entity 1: register_device" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Info: Found design unit 1: alu-main" {  } { { "alu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump-main " "Info: Found design unit 1: jump-main" {  } { { "jump.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/jump.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 jump " "Info: Found entity 1: jump" {  } { { "jump.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/jump.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_templet.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_templet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_templet-SYN " "Info: Found design unit 1: ram_templet-SYN" {  } { { "ram_templet.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_templet " "Info: Found entity 1: ram_templet" {  } { { "ram_templet.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_data-main " "Info: Found design unit 1: ram_data-main" {  } { { "ram_data.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_data.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_data " "Info: Found entity 1: ram_data" {  } { { "ram_data.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_data.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tprog.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_tprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_tprog-SYN " "Info: Found design unit 1: ram_tprog-SYN" {  } { { "ram_tprog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_tprog " "Info: Found entity 1: ram_tprog" {  } { { "ram_tprog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_prog.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_prog-main " "Info: Found design unit 1: ram_prog-main" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_prog " "Info: Found entity 1: ram_prog" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_gpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_gpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_gpu-SYN " "Info: Found design unit 1: ram_gpu-SYN" {  } { { "ram_gpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_gpu " "Info: Found entity 1: ram_gpu" {  } { { "ram_gpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_gpu_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_gpu_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_gpu_d-main " "Info: Found design unit 1: ram_gpu_d-main" {  } { { "ram_gpu_d.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu_d.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_gpu_d " "Info: Found entity 1: ram_gpu_d" {  } { { "ram_gpu_d.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu_d.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Info: Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_ge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_ge-main " "Info: Found design unit 1: top_ge-main" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 top_ge " "Info: Found entity 1: top_ge" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_ge " "Info: Elaborating entity \"top_ge\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:key_board " "Info: Elaborating entity \"top\" for hierarchy \"top:key_board\"" {  } { { "top_ge.vhd" "key_board" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard top:key_board\|Keyboard:u0 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"top:key_board\|Keyboard:u0\"" {  } { { "top.vhd" "u0" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 top:key_board\|seg7:u1 " "Info: Elaborating entity \"seg7\" for hierarchy \"top:key_board\|seg7:u1\"" {  } { { "top.vhd" "u1" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_m " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_m\"" {  } { { "top_ge.vhd" "cpu_m" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counting_device cpu:cpu_m\|counting_device:count " "Info: Elaborating entity \"counting_device\" for hierarchy \"cpu:cpu_m\|counting_device:count\"" {  } { { "cpu.vhd" "count" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_split cpu:cpu_m\|register_split:reg_split " "Info: Elaborating entity \"register_split\" for hierarchy \"cpu:cpu_m\|register_split:reg_split\"" {  } { { "cpu.vhd" "reg_split" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_device cpu:cpu_m\|register_device:reg " "Info: Elaborating entity \"register_device\" for hierarchy \"cpu:cpu_m\|register_device:reg\"" {  } { { "cpu.vhd" "reg" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 register_device.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at register_device.vhd(26): object \"c3\" assigned a value but never read" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 register_device.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at register_device.vhd(26): object \"c4\" assigned a value but never read" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_nidaye register_device.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at register_device.vhd(31): object \"empty_nidaye\" assigned a value but never read" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_m\|alu:comp " "Info: Elaborating entity \"alu\" for hierarchy \"cpu:cpu_m\|alu:comp\"" {  } { { "cpu.vhd" "comp" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump cpu:cpu_m\|jump:jp " "Info: Elaborating entity \"jump\" for hierarchy \"cpu:cpu_m\|jump:jp\"" {  } { { "cpu.vhd" "jp" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 jump.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at jump.vhd(17): object \"c3\" assigned a value but never read" {  } { { "jump.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/jump.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 jump.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at jump.vhd(17): object \"c4\" assigned a value but never read" {  } { { "jump.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/jump.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_data cpu:cpu_m\|ram_data:dram " "Info: Elaborating entity \"ram_data\" for hierarchy \"cpu:cpu_m\|ram_data:dram\"" {  } { { "cpu.vhd" "dram" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_templet cpu:cpu_m\|ram_data:dram\|ram_templet:ram " "Info: Elaborating entity \"ram_templet\" for hierarchy \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\"" {  } { { "ram_data.vhd" "ram" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_data.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_templet.vhd" "altsyncram_component" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_templet.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ram_templet.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_20b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20b1 " "Info: Found entity 1: altsyncram_20b1" {  } { { "db/altsyncram_20b1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_20b1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_20b1 cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated " "Info: Elaborating entity \"altsyncram_20b1\" for hierarchy \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\|decode_1oa:decode3 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_20b1.tdf" "decode3" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_20b1.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_20b1.tdf" "deep_decode" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_20b1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Info: Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/mux_0kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\|mux_0kb:mux2 " "Info: Elaborating entity \"mux_0kb\" for hierarchy \"cpu:cpu_m\|ram_data:dram\|ram_templet:ram\|altsyncram:altsyncram_component\|altsyncram_20b1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_20b1.tdf" "mux2" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_20b1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_prog cpu:cpu_m\|ram_prog:pram " "Info: Elaborating entity \"ram_prog\" for hierarchy \"cpu:cpu_m\|ram_prog:pram\"" {  } { { "cpu.vhd" "pram" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_tprog cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram " "Info: Elaborating entity \"ram_tprog\" for hierarchy \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\"" {  } { { "ram_prog.vhd" "ram" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_tprog.vhd" "altsyncram_component" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_tprog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_init.mif " "Info: Parameter \"init_file\" = \"program_init.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ram_tprog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3md1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3md1 " "Info: Found entity 1: altsyncram_3md1" {  } { { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3md1 cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated " "Info: Elaborating entity \"altsyncram_3md1\" for hierarchy \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_rom vga_rom:vga " "Info: Elaborating entity \"vga_rom\" for hierarchy \"vga_rom:vga\"" {  } { { "top_ge.vhd" "vga" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk50 vga_rom.vhd(55) " "Warning (10036): Verilog HDL or VHDL warning at vga_rom.vhd(55): object \"clk50\" assigned a value but never read" {  } { { "vga_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640480 vga_rom:vga\|vga_640480:u1 " "Info: Elaborating entity \"vga_640480\" for hierarchy \"vga_rom:vga\|vga_640480:u1\"" {  } { { "vga_rom.vhd" "u1" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_x vga_640480.vhd(167) " "Warning (10492): VHDL Process Statement warning at vga_640480.vhd(167): signal \"vector_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_y vga_640480.vhd(167) " "Warning (10492): VHDL Process Statement warning at vga_640480.vhd(167): signal \"vector_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_rom vga_rom:vga\|v_rom:u2 " "Info: Elaborating entity \"v_rom\" for hierarchy \"vga_rom:vga\|v_rom:u2\"" {  } { { "vga_rom.vhd" "u2" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component\"" {  } { { "v_rom.vhd" "altsyncram_component" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component\"" {  } { { "v_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Info: Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "v_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o071.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o071 " "Info: Found entity 1: altsyncram_o071" {  } { { "db/altsyncram_o071.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_o071.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o071 vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o071:auto_generated " "Info: Elaborating entity \"altsyncram_o071\" for hierarchy \"vga_rom:vga\|v_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_gpu_d vga_rom:vga\|ram_gpu_d:u3 " "Info: Elaborating entity \"ram_gpu_d\" for hierarchy \"vga_rom:vga\|ram_gpu_d:u3\"" {  } { { "vga_rom.vhd" "u3" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_gpu vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram " "Info: Elaborating entity \"ram_gpu\" for hierarchy \"vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\"" {  } { { "ram_gpu_d.vhd" "ram" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu_d.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_gpu.vhd" "altsyncram_component" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_gpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gpu_init.mif " "Info: Parameter \"init_file\" = \"gpu_init.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info: Parameter \"width_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ram_gpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_74d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74d1 " "Info: Found entity 1: altsyncram_74d1" {  } { { "db/altsyncram_74d1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_74d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_74d1 vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated " "Info: Elaborating entity \"altsyncram_74d1\" for hierarchy \"vga_rom:vga\|ram_gpu_d:u3\|ram_gpu:ram\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[10\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[10\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[10\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[10\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[9\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[9\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[9\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[9\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[8\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[8\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[8\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[8\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[7\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[7\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[7\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[7\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[6\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[6\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[6\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[6\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[5\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[5\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[5\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[5\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[4\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[4\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[4\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[4\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[3\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[3\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[3\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[3\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[2\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[2\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[2\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[2\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[1\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[1\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[1\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[1\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[0\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[0\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[0\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[0\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[11\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[11\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[11\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[11\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[12\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[12\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[12\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[12\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[13\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[13\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[13\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[13\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[14\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[14\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[14\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[14\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "cpu:cpu_m\|ram_prog:pram\|data\[15\] " "Warning (14110): No clock transition on \"cpu:cpu_m\|ram_prog:pram\|data\[15\]\" register due to stuck clock or clock enable" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|ram_prog:pram\|data\[15\] clock GND " "Warning (14130): Reduced register \"cpu:cpu_m\|ram_prog:pram\|data\[15\]\" with stuck clock port to stuck value GND" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 39 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[15\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[15\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[14\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[14\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[13\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[13\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[12\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[12\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[11\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[11\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[10\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[10\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[9\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[9\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[8\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[8\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[7\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[7\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[6\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[6\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[5\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[5\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:cpu_m\|register_device:reg\|r1\[4\] data_in GND " "Warning (14130): Reduced register \"cpu:cpu_m\|register_device:reg\|r1\[4\]\" with stuck data_in port to stuck value GND" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top_ge\|top:key_board\|state 6 " "Info: State machine \"\|top_ge\|top:key_board\|state\" contains 6 states" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top_ge\|top:key_board\|Keyboard:u0\|state 13 " "Info: State machine \"\|top_ge\|top:key_board\|Keyboard:u0\|state\" contains 13 states" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top_ge\|top:key_board\|state " "Info: Selected Auto state machine encoding method for state machine \"\|top_ge\|top:key_board\|state\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top_ge\|top:key_board\|state " "Info: Encoding result for state machine \"\|top_ge\|top:key_board\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|state.blank_ready " "Info: Encoded state bit \"top:key_board\|state.blank_ready\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|state.blank " "Info: Encoded state bit \"top:key_board\|state.blank\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|state.on_up " "Info: Encoded state bit \"top:key_board\|state.on_up\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|state.on_right " "Info: Encoded state bit \"top:key_board\|state.on_right\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|state.on_left " "Info: Encoded state bit \"top:key_board\|state.on_left\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|state.on_down " "Info: Encoded state bit \"top:key_board\|state.on_down\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|state.on_down 000000 " "Info: State \"\|top_ge\|top:key_board\|state.on_down\" uses code string \"000000\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|state.on_left 000011 " "Info: State \"\|top_ge\|top:key_board\|state.on_left\" uses code string \"000011\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|state.on_right 000101 " "Info: State \"\|top_ge\|top:key_board\|state.on_right\" uses code string \"000101\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|state.on_up 001001 " "Info: State \"\|top_ge\|top:key_board\|state.on_up\" uses code string \"001001\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|state.blank 010001 " "Info: State \"\|top_ge\|top:key_board\|state.blank\" uses code string \"010001\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|state.blank_ready 100001 " "Info: State \"\|top_ge\|top:key_board\|state.blank_ready\" uses code string \"100001\"" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top_ge\|top:key_board\|Keyboard:u0\|state " "Info: Selected Auto state machine encoding method for state machine \"\|top_ge\|top:key_board\|Keyboard:u0\|state\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top_ge\|top:key_board\|Keyboard:u0\|state " "Info: Encoding result for state machine \"\|top_ge\|top:key_board\|Keyboard:u0\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.finish " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.finish\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.stop " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.stop\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.parity " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.parity\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d7 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d7\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d6 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d6\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d5 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d5\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d4 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d4\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d3 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d3\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d2 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d2\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d1 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d1\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.d0 " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.d0\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.start " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.start\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "top:key_board\|Keyboard:u0\|state.delay " "Info: Encoded state bit \"top:key_board\|Keyboard:u0\|state.delay\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.delay 0000000000000 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.delay\" uses code string \"0000000000000\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.start 0000000000011 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.start\" uses code string \"0000000000011\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d0 0000000000101 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d0\" uses code string \"0000000000101\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d1 0000000001001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d1\" uses code string \"0000000001001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d2 0000000010001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d2\" uses code string \"0000000010001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d3 0000000100001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d3\" uses code string \"0000000100001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d4 0000001000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d4\" uses code string \"0000001000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d5 0000010000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d5\" uses code string \"0000010000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d6 0000100000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d6\" uses code string \"0000100000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.d7 0001000000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.d7\" uses code string \"0001000000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.parity 0010000000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.parity\" uses code string \"0010000000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.stop 0100000000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.stop\" uses code string \"0100000000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top_ge\|top:key_board\|Keyboard:u0\|state.finish 1000000000001 " "Info: State \"\|top_ge\|top:key_board\|Keyboard:u0\|state.finish\" uses code string \"1000000000001\"" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 19 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu_m\|alu:comp\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu_m\|alu:comp\|Mult0\"" {  } { { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Mult0" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_m\|alu:comp\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\"" {  } { { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_m\|alu:comp\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Info: Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9v01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_9v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9v01 " "Info: Found entity 1: mult_9v01" {  } { { "db/mult_9v01.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/mult_9v01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 23 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "top:key_board\|state.blank_ready " "Info: Register \"top:key_board\|state.blank_ready\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[5\] " "Info: Register \"tmp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[6\] " "Info: Register \"tmp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[7\] " "Info: Register \"tmp\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[8\] " "Info: Register \"tmp\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[9\] " "Info: Register \"tmp\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[10\] " "Info: Register \"tmp\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[11\] " "Info: Register \"tmp\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[12\] " "Info: Register \"tmp\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[13\] " "Info: Register \"tmp\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[14\] " "Info: Register \"tmp\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[15\] " "Info: Register \"tmp\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[16\] " "Info: Register \"tmp\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[17\] " "Info: Register \"tmp\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[18\] " "Info: Register \"tmp\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[19\] " "Info: Register \"tmp\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[20\] " "Info: Register \"tmp\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[21\] " "Info: Register \"tmp\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[22\] " "Info: Register \"tmp\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[23\] " "Info: Register \"tmp\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[24\] " "Info: Register \"tmp\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[25\] " "Info: Register \"tmp\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[26\] " "Info: Register \"tmp\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tmp\[27\] " "Info: Register \"tmp\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1157 " "Info: Implemented 1157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Info: Implemented 67 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1021 " "Info: Implemented 1021 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "63 " "Info: Implemented 63 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 19:28:27 2012 " "Info: Processing ended: Sat Jun 09 19:28:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
