INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/emux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/instruction_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/signext_16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/wmux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wmux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sim_1/imports/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
