<stg><name>dut_conv</name>


<trans_list>

<trans id="916" from="1" to="2">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="2" to="3">
<condition id="526">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="3" to="4">
<condition id="527">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="3" to="2">
<condition id="804">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="4" to="5">
<condition id="528">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="4" to="3">
<condition id="802">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="5" to="6">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="6" to="30">
<condition id="805">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="6" to="7">
<condition id="829">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="7" to="8">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="8" to="9">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="9" to="10">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="10" to="11">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="11" to="12">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="12" to="13">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="13" to="14">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="14" to="15">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="15" to="16">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="16" to="17">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="17" to="18">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="18" to="19">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="19" to="20">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="20" to="21">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="21" to="22">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="22" to="23">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="23" to="24">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="24" to="25">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="25" to="26">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="26" to="27">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="27" to="28">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="28" to="29">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="29" to="6">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="30" to="31">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="31" to="32">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="32" to="33">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="33" to="34">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="34" to="35">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="35" to="36">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="36" to="37">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="37" to="38">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="38" to="39">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="39" to="40">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="40" to="41">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="41" to="42">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="42" to="43">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="43" to="44">
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="44" to="45">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="45" to="46">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="46" to="47">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="47" to="48">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="48" to="49">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="49" to="4">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)

]]></node>
<StgValue><ssdm name="L_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %N_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %N)

]]></node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_53 = trunc i6 %I_read to i5

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %O = add i5 -2, %tmp_53

]]></node>
<StgValue><ssdm name="O"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="13" op_0_bw="5">
<![CDATA[
:6  %O_cast106_cast = zext i5 %O to i13

]]></node>
<StgValue><ssdm name="O_cast106_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="5">
<![CDATA[
:7  %O_cast105_cast = zext i5 %O to i9

]]></node>
<StgValue><ssdm name="O_cast105_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="7">
<![CDATA[
:8  %tmp_54 = trunc i7 %M_read to i6

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="6">
<![CDATA[
:9  %I_cast5 = zext i6 %I_read to i9

]]></node>
<StgValue><ssdm name="I_cast5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="7">
<![CDATA[
:10  %N_cast = zext i7 %N_read to i9

]]></node>
<StgValue><ssdm name="N_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %tmp_i = add i5 -1, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="13" op_0_bw="6">
<![CDATA[
:12  %I_cast7 = zext i6 %I_read to i13

]]></node>
<StgValue><ssdm name="I_cast7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %n = phi i6 [ 0, %0 ], [ %n_2, %48 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="6">
<![CDATA[
:1  %n_cast = zext i6 %n to i7

]]></node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_28 = icmp slt i7 %n_cast, %N_read

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %n_2 = add i6 %n, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_28, label %2, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="6">
<![CDATA[
:0  %n_cast1 = zext i6 %n to i9

]]></node>
<StgValue><ssdm name="n_cast1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_s = mul i9 %n_cast1, %O_cast105_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %x_assign = phi i5 [ 0, %2 ], [ %x, %47 ]

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond = icmp eq i5 %x_assign, %O

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %x = add i5 %x_assign, 1

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %48, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="13" op_0_bw="5">
<![CDATA[
:0  %x_cast = zext i5 %x_assign to i13

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="13" op_0_bw="5">
<![CDATA[
:5  %tmp_51_1_cast1 = zext i5 %x to i13

]]></node>
<StgValue><ssdm name="tmp_51_1_cast1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %x_assign_2 = add i5 %x_assign, 2

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="13" op_0_bw="5">
<![CDATA[
:7  %tmp_51_2_cast1 = zext i5 %x_assign_2 to i13

]]></node>
<StgValue><ssdm name="tmp_51_2_cast1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %notlhs_i = icmp ugt i5 %tmp_i, %x_assign

]]></node>
<StgValue><ssdm name="notlhs_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %sel_tmp_i = icmp ne i5 %x_assign, 0

]]></node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %notlhs_i3 = icmp ugt i5 %tmp_i, %x

]]></node>
<StgValue><ssdm name="notlhs_i3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %sel_tmp_i2 = icmp ne i5 %x, 0

]]></node>
<StgValue><ssdm name="sel_tmp_i2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %notlhs_i6 = icmp ugt i5 %tmp_i, %x_assign_2

]]></node>
<StgValue><ssdm name="notlhs_i6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %sel_tmp_i5 = icmp ne i5 %x_assign_2, 0

]]></node>
<StgValue><ssdm name="sel_tmp_i5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %y_assign = phi i5 [ 0, %4 ], [ %y, %46 ]

]]></node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond3 = icmp eq i5 %y_assign, %O

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %y = add i5 %y_assign, 1

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %47, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="9" op_0_bw="5">
<![CDATA[
:0  %y_cast = zext i5 %y_assign to i9

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp4 = add i9 %y_cast, %tmp_s

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="13" op_0_bw="9">
<![CDATA[
:6  %tmp4_cast_cast = zext i9 %tmp4 to i13

]]></node>
<StgValue><ssdm name="tmp4_cast_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp5 = mul i13 %tmp4_cast_cast, %O_cast106_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %y_assign_2 = add i5 %y_assign, 2

]]></node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %notrhs_i = icmp ne i5 %y_assign, 0

]]></node>
<StgValue><ssdm name="notrhs_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %tmp_5_i = icmp ugt i5 %tmp_i, %y_assign

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp35 = and i1 %notrhs_i, %notlhs_i

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp36 = and i1 %tmp_5_i, %sel_tmp_i

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %sel_tmp1_i = and i1 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:15  %notrhs_i3 = icmp ne i5 %y, 0

]]></node>
<StgValue><ssdm name="notrhs_i3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:16  %tmp_5_i5 = icmp ugt i5 %tmp_i, %y

]]></node>
<StgValue><ssdm name="tmp_5_i5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp37 = and i1 %notrhs_i3, %notlhs_i

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp38 = and i1 %tmp_5_i5, %sel_tmp_i

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %sel_tmp1_i8 = and i1 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="sel_tmp1_i8"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %notrhs_i1 = icmp ne i5 %y_assign_2, 0

]]></node>
<StgValue><ssdm name="notrhs_i1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21  %tmp_5_i1 = icmp ugt i5 %tmp_i, %y_assign_2

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp39 = and i1 %notrhs_i1, %notlhs_i

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp40 = and i1 %tmp_5_i1, %sel_tmp_i

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %sel_tmp1_i1 = and i1 %tmp40, %tmp39

]]></node>
<StgValue><ssdm name="sel_tmp1_i1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp41 = and i1 %notrhs_i, %notlhs_i3

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp42 = and i1 %tmp_5_i, %sel_tmp_i2

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %sel_tmp1_i2 = and i1 %tmp42, %tmp41

]]></node>
<StgValue><ssdm name="sel_tmp1_i2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %tmp43 = and i1 %notrhs_i3, %notlhs_i3

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %tmp44 = and i1 %tmp_5_i5, %sel_tmp_i2

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %sel_tmp1_i3 = and i1 %tmp44, %tmp43

]]></node>
<StgValue><ssdm name="sel_tmp1_i3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %tmp45 = and i1 %notrhs_i1, %notlhs_i3

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %tmp46 = and i1 %tmp_5_i1, %sel_tmp_i2

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %sel_tmp1_i4 = and i1 %tmp46, %tmp45

]]></node>
<StgValue><ssdm name="sel_tmp1_i4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp47 = and i1 %notrhs_i, %notlhs_i6

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp49 = and i1 %tmp_5_i, %sel_tmp_i5

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %sel_tmp1_i5 = and i1 %tmp49, %tmp47

]]></node>
<StgValue><ssdm name="sel_tmp1_i5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %tmp50 = and i1 %notrhs_i3, %notlhs_i6

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp51 = and i1 %tmp_5_i5, %sel_tmp_i5

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %sel_tmp1_i6 = and i1 %tmp51, %tmp50

]]></node>
<StgValue><ssdm name="sel_tmp1_i6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp52 = and i1 %notrhs_i1, %notlhs_i6

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %tmp54 = and i1 %tmp_5_i1, %sel_tmp_i5

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %sel_tmp1_i7 = and i1 %tmp54, %tmp52

]]></node>
<StgValue><ssdm name="sel_tmp1_i7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %o_index = add i13 %tmp5, %x_cast

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum = phi i32 [ 0, %6 ], [ %sum_1, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %m = phi i5 [ 0, %6 ], [ %m_4, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i9 [ 0, %6 ], [ %next_mul, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:3  %phi_mul1 = phi i9 [ 0, %6 ], [ %next_mul1, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="6" op_0_bw="5">
<![CDATA[
:4  %m_cast = zext i5 %m to i6

]]></node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_31 = icmp slt i6 %m_cast, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %m_4 = add i5 %m, 1

]]></node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_31, label %8, label %45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %next_mul1 = add i9 %phi_mul1, %N_cast

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_34 = add i9 %n_cast1, %phi_mul1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %sel_tmp1_i, label %11, label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6 = add i9 %phi_mul, %y_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="9">
<![CDATA[
:1  %tmp6_cast = zext i9 %tmp6 to i13

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp7 = mul i13 %I_cast7, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp48 = add i9 %phi_mul, 1

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_0_1 = add i9 %y_cast, %tmp48

]]></node>
<StgValue><ssdm name="tmp6_0_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp53 = add i9 %phi_mul, 2

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_0_2 = add i9 %y_cast, %tmp53

]]></node>
<StgValue><ssdm name="tmp6_0_2"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6_1 = add i9 %phi_mul, %y_cast

]]></node>
<StgValue><ssdm name="tmp6_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="13" op_0_bw="9">
<![CDATA[
:1  %tmp6_1_cast = zext i9 %tmp6_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_1_cast"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp7_1 = mul i13 %I_cast7, %tmp6_1_cast

]]></node>
<StgValue><ssdm name="tmp7_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index = add i13 %tmp7, %x_cast

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_0_1_cast = zext i9 %tmp6_0_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_0_1_cast"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_0_1 = mul i13 %I_cast7, %tmp6_0_1_cast

]]></node>
<StgValue><ssdm name="tmp7_0_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_0_1 = add i13 %tmp7_0_1, %x_cast

]]></node>
<StgValue><ssdm name="i_index_0_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_0_2_cast = zext i9 %tmp6_0_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_0_2_cast"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_0_2 = mul i13 %I_cast7, %tmp6_0_2_cast

]]></node>
<StgValue><ssdm name="tmp7_0_2"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_0_2 = add i13 %tmp7_0_2, %x_cast

]]></node>
<StgValue><ssdm name="i_index_0_2"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index_1 = add i13 %tmp7_1, %tmp_51_1_cast1

]]></node>
<StgValue><ssdm name="i_index_1"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp55 = add i9 %phi_mul, 1

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_1_1 = add i9 %y_cast, %tmp55

]]></node>
<StgValue><ssdm name="tmp6_1_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp56 = add i9 %phi_mul, 2

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_1_2 = add i9 %y_cast, %tmp56

]]></node>
<StgValue><ssdm name="tmp6_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_1_1_cast = zext i9 %tmp6_1_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_1_1_cast"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_1_1 = mul i13 %I_cast7, %tmp6_1_1_cast

]]></node>
<StgValue><ssdm name="tmp7_1_1"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_1_1 = add i13 %tmp7_1_1, %tmp_51_1_cast1

]]></node>
<StgValue><ssdm name="i_index_1_1"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_1_2_cast = zext i9 %tmp6_1_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_1_2_cast"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_1_2 = mul i13 %I_cast7, %tmp6_1_2_cast

]]></node>
<StgValue><ssdm name="tmp7_1_2"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_1_2 = add i13 %tmp7_1_2, %tmp_51_1_cast1

]]></node>
<StgValue><ssdm name="i_index_1_2"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp57 = add i9 %phi_mul, 1

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_2_1 = add i9 %y_cast, %tmp57

]]></node>
<StgValue><ssdm name="tmp6_2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %next_mul = add i9 %phi_mul, %I_cast5

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %L_read, label %12, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="9" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %L_read, label %16, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="9" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %L_read, label %20, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="9" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %L_read, label %24, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="9" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %L_read, label %28, label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="9" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %L_read, label %32, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6_2 = add i9 %phi_mul, %y_cast

]]></node>
<StgValue><ssdm name="tmp6_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="13" op_0_bw="9">
<![CDATA[
:1  %tmp6_2_cast = zext i9 %tmp6_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_2_cast"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp7_2 = mul i13 %I_cast7, %tmp6_2_cast

]]></node>
<StgValue><ssdm name="tmp7_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %L_read, label %36, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_2_1_cast = zext i9 %tmp6_2_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_2_1_cast"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_2_1 = mul i13 %I_cast7, %tmp6_2_1_cast

]]></node>
<StgValue><ssdm name="tmp7_2_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %L_read, label %40, label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp58 = add i9 %phi_mul, 2

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_2_2 = add i9 %y_cast, %tmp58

]]></node>
<StgValue><ssdm name="tmp6_2_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %L_read, label %44, label %42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="218" st_id="10" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index_2 = add i13 %tmp7_2, %tmp_51_2_cast1

]]></node>
<StgValue><ssdm name="i_index_2"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_2_1 = add i13 %tmp7_2_1, %tmp_51_2_cast1

]]></node>
<StgValue><ssdm name="i_index_2_1"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_2_2_cast = zext i9 %tmp6_2_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_2_2_cast"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_2_2 = mul i13 %I_cast7, %tmp6_2_2_cast

]]></node>
<StgValue><ssdm name="tmp7_2_2"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_2_2 = add i13 %tmp7_2_2, %tmp_51_2_cast1

]]></node>
<StgValue><ssdm name="i_index_2_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="231" st_id="11" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="240" st_id="12" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="249" st_id="13" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="258" st_id="14" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="267" st_id="15" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="276" st_id="16" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="285" st_id="17" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="294" st_id="18" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="303" st_id="19" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="13" op_0_bw="9">
<![CDATA[
:7  %tmp_34_cast1 = zext i9 %tmp_34 to i13

]]></node>
<StgValue><ssdm name="tmp_34_cast1"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:8  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_34, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="13" op_0_bw="12">
<![CDATA[
:9  %p_shl_cast = zext i12 %p_shl to i13

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %tmp_35 = add i13 %p_shl_cast, %tmp_34_cast1

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="13">
<![CDATA[
:28  %tmp_42 = zext i13 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="w_conv1_addr"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load = load i1* %w_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="w_conv2_addr"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load = load i1* %w_conv2_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_0_1 = add i13 %tmp_35, 3

]]></node>
<StgValue><ssdm name="w_index_0_1"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_60_0_1 = zext i13 %w_index_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_0_1"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_1 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_0_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_1 = load i1* %w_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_1"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_1 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_0_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_1 = load i1* %w_conv2_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="28" op_0_bw="13">
<![CDATA[
:4  %zext_cast = zext i13 %i_index to i28

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:5  %mul = mul i28 %zext_cast, 12946

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_56 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load = load i1* %w_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load = load i1* %w_conv2_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="22" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_1 = load i1* %w_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_1"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_1 = load i1* %w_conv2_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_0_2 = add i13 %tmp_35, 6

]]></node>
<StgValue><ssdm name="w_index_0_2"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_60_0_2 = zext i13 %w_index_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_0_2"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_2 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_0_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_2"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_2 = load i1* %w_conv1_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_2"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_2 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_0_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_2 = load i1* %w_conv2_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %w_index_1 = add i13 %tmp_35, 1

]]></node>
<StgValue><ssdm name="w_index_1"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="28" op_0_bw="13">
<![CDATA[
:5  %zext7_cast = zext i13 %i_index_1 to i28

]]></node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:6  %mul8 = mul i28 %zext7_cast, 12946

]]></node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul8, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="13">
<![CDATA[
:29  %tmp_60_1 = zext i13 %w_index_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_3 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_3"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_3 = load i1* %w_conv1_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_3"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_3 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_3"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_3 = load i1* %w_conv2_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="384" st_id="23" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex7 = urem i13 %i_index, 648

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="13">
<![CDATA[
:10  %newIndex8 = zext i13 %newIndex7 to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="10">
<![CDATA[
:12  %input_0_load = load i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_1_addr = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_1_load = load i1* %input_1_addr, align 1

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_2_addr = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_2_load = load i1* %input_2_addr, align 1

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_3_addr = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_3_load = load i1* %input_3_addr, align 1

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_4_addr = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_4_load = load i1* %input_4_addr, align 1

]]></node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_5_addr = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_5_load = load i1* %input_5_addr, align 1

]]></node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_6_addr = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_6_load = load i1* %input_6_addr, align 1

]]></node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_7_addr = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_7_load = load i1* %input_7_addr, align 1

]]></node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext1_cast = zext i13 %i_index_0_1 to i28

]]></node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul2 = mul i28 %zext1_cast, 12946

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul2, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext4_cast = zext i13 %i_index_0_2 to i28

]]></node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul5 = mul i28 %zext4_cast, 12946

]]></node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul5, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_2 = load i1* %w_conv1_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_2"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_2 = load i1* %w_conv2_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex9 = urem i13 %i_index_1, 648

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="13">
<![CDATA[
:11  %newIndex10 = zext i13 %newIndex9 to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %input_0_addr_517 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_0_addr_517"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="10">
<![CDATA[
:13  %input_0_load_517 = load i1* %input_0_addr_517, align 1

]]></node>
<StgValue><ssdm name="input_0_load_517"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %input_1_addr_6 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_1_addr_6"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="10">
<![CDATA[
:15  %input_1_load_6 = load i1* %input_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_2_addr_6 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_2_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="10">
<![CDATA[
:17  %input_2_load_6 = load i1* %input_2_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %input_3_addr_6 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_3_addr_6"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="10">
<![CDATA[
:19  %input_3_load_6 = load i1* %input_3_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %input_4_addr_6 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_4_addr_6"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="10">
<![CDATA[
:21  %input_4_load_6 = load i1* %input_4_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_4_load_6"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_5_addr_6 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_5_addr_6"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="10">
<![CDATA[
:23  %input_5_load_6 = load i1* %input_5_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_5_load_6"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %input_6_addr_6 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_6_addr_6"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="10">
<![CDATA[
:25  %input_6_load_6 = load i1* %input_6_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_6_load_6"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %input_7_addr_6 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_7_addr_6"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="10">
<![CDATA[
:27  %input_7_load_6 = load i1* %input_7_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_7_load_6"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_3 = load i1* %w_conv1_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_3"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_3 = load i1* %w_conv2_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_1_1 = add i13 %tmp_35, 4

]]></node>
<StgValue><ssdm name="w_index_1_1"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_60_1_1 = zext i13 %w_index_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1_1"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_4 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_4"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_4 = load i1* %w_conv1_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_4"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_4 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_4"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_4 = load i1* %w_conv2_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_1_2 = add i13 %tmp_35, 7

]]></node>
<StgValue><ssdm name="w_index_1_2"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_60_1_2 = zext i13 %w_index_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1_2"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_5 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_5 = load i1* %w_conv1_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_5"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_5 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_5"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_5 = load i1* %w_conv2_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="5">
<![CDATA[
:7  %arrayNo3 = sext i5 %tmp_56 to i13

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="13">
<![CDATA[
:8  %arrayNo3_cast = zext i13 %arrayNo3 to i32

]]></node>
<StgValue><ssdm name="arrayNo3_cast"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="10">
<![CDATA[
:12  %input_0_load = load i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_1_load = load i1* %input_1_addr, align 1

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_2_load = load i1* %input_2_addr, align 1

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_3_load = load i1* %input_3_addr, align 1

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_4_load = load i1* %input_4_addr, align 1

]]></node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_5_load = load i1* %input_5_addr, align 1

]]></node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_6_load = load i1* %input_6_addr, align 1

]]></node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_7_load = load i1* %input_7_addr, align 1

]]></node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:27  %tmp_41 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load, i1 %input_1_load, i1 %input_2_load, i1 %input_3_load, i1 %input_4_load, i1 %input_5_load, i1 %input_6_load, i1 %input_7_load, i32 %arrayNo3_cast)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_pn = phi i1 [ %w_conv1_load, %10 ], [ %w_conv2_load, %12 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_pn"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in = xor i1 %w_conv1_load_pn, %tmp_41

]]></node>
<StgValue><ssdm name="p_pn_in_in"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in = xor i1 %p_pn_in_in, true

]]></node>
<StgValue><ssdm name="p_pn_in"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex1 = urem i13 %i_index_0_1, 648

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex2 = zext i13 %newIndex1 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_515 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_0_addr_515"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_515 = load i1* %input_0_addr_515, align 1

]]></node>
<StgValue><ssdm name="input_0_load_515"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_4 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_4 = load i1* %input_1_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_4 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_4 = load i1* %input_2_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_4 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_4 = load i1* %input_3_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_4_addr_4 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_4_addr_4"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_4 = load i1* %input_4_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_4_load_4"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_5_addr_4 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_5_addr_4"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_4 = load i1* %input_5_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_5_load_4"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_6_addr_4 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_6_addr_4"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_4 = load i1* %input_6_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_6_load_4"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_7_addr_4 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="input_7_addr_4"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_4 = load i1* %input_7_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_7_load_4"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex3 = urem i13 %i_index_0_2, 648

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex4 = zext i13 %newIndex3 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_516 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_0_addr_516"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_516 = load i1* %input_0_addr_516, align 1

]]></node>
<StgValue><ssdm name="input_0_load_516"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_5 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_5 = load i1* %input_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_5 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_5 = load i1* %input_2_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_5 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_5 = load i1* %input_3_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_4_addr_5 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_4_addr_5"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_5 = load i1* %input_4_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_4_load_5"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_5_addr_5 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_5_addr_5"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_5 = load i1* %input_5_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_5_load_5"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_6_addr_5 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_6_addr_5"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_5 = load i1* %input_6_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_6_load_5"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_7_addr_5 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_7_addr_5"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_5 = load i1* %input_7_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_7_load_5"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="13" op_0_bw="5">
<![CDATA[
:8  %arrayNo9 = sext i5 %tmp_59 to i13

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="13">
<![CDATA[
:9  %arrayNo9_cast = zext i13 %arrayNo9 to i32

]]></node>
<StgValue><ssdm name="arrayNo9_cast"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="10">
<![CDATA[
:13  %input_0_load_517 = load i1* %input_0_addr_517, align 1

]]></node>
<StgValue><ssdm name="input_0_load_517"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="10">
<![CDATA[
:15  %input_1_load_6 = load i1* %input_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="10">
<![CDATA[
:17  %input_2_load_6 = load i1* %input_2_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="10">
<![CDATA[
:19  %input_3_load_6 = load i1* %input_3_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="10">
<![CDATA[
:21  %input_4_load_6 = load i1* %input_4_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_4_load_6"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="10">
<![CDATA[
:23  %input_5_load_6 = load i1* %input_5_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_5_load_6"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="10">
<![CDATA[
:25  %input_6_load_6 = load i1* %input_6_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_6_load_6"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="10">
<![CDATA[
:27  %input_7_load_6 = load i1* %input_7_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_7_load_6"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:28  %tmp_45 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_517, i1 %input_1_load_6, i1 %input_2_load_6, i1 %input_3_load_6, i1 %input_4_load_6, i1 %input_5_load_6, i1 %input_6_load_6, i1 %input_7_load_6, i32 %arrayNo9_cast)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext5_cast = zext i13 %i_index_1_1 to i28

]]></node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul4 = mul i28 %zext5_cast, 12946

]]></node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul4, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_4 = load i1* %w_conv1_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_4"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_4 = load i1* %w_conv2_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext6_cast = zext i13 %i_index_1_2 to i28

]]></node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul6 = mul i28 %zext6_cast, 12946

]]></node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_61 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul6, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_5 = load i1* %w_conv1_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_5"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_5 = load i1* %w_conv2_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %w_index_2 = add i13 %tmp_35, 2

]]></node>
<StgValue><ssdm name="w_index_2"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="64" op_0_bw="13">
<![CDATA[
:29  %tmp_60_2 = zext i13 %w_index_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_6 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_6"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_6 = load i1* %w_conv1_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_6"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_6 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_6"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_6 = load i1* %w_conv2_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_2_1 = add i13 %tmp_35, 5

]]></node>
<StgValue><ssdm name="w_index_2_1"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_60_2_1 = zext i13 %w_index_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2_1"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_7 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_7"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_7 = load i1* %w_conv1_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_7"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_7 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_7"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_7 = load i1* %w_conv2_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge.0.0:0  %one_out_3 = phi i1 [ %p_pn_in, %9 ], [ false, %8 ]

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge.0.0:1  %mac_num_2 = phi i1 [ true, %9 ], [ false, %8 ]

]]></node>
<StgValue><ssdm name="mac_num_2"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:2  %one_out_3_cast = zext i1 %one_out_3 to i2

]]></node>
<StgValue><ssdm name="one_out_3_cast"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:3  %mac_num_2_cast = zext i1 %mac_num_2 to i2

]]></node>
<StgValue><ssdm name="mac_num_2_cast"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0:4  br i1 %sel_tmp1_i8, label %15, label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="13" op_0_bw="5">
<![CDATA[
:9  %arrayNo5 = sext i5 %tmp_57 to i13

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo5_cast = zext i13 %arrayNo5 to i32

]]></node>
<StgValue><ssdm name="arrayNo5_cast"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_515 = load i1* %input_0_addr_515, align 1

]]></node>
<StgValue><ssdm name="input_0_load_515"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_4 = load i1* %input_1_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_4 = load i1* %input_2_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_4 = load i1* %input_3_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_4 = load i1* %input_4_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_4_load_4"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_4 = load i1* %input_5_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_5_load_4"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_4 = load i1* %input_6_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_6_load_4"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_4 = load i1* %input_7_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_7_load_4"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:29  %tmp_43 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_515, i1 %input_1_load_4, i1 %input_2_load_4, i1 %input_3_load_4, i1 %input_4_load_4, i1 %input_5_load_4, i1 %input_6_load_4, i1 %input_7_load_4, i32 %arrayNo5_cast)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_1_pn = phi i1 [ %w_conv1_load_1, %14 ], [ %w_conv2_load_1, %16 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_1_pn"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_0_1 = xor i1 %w_conv1_load_1_pn, %tmp_43

]]></node>
<StgValue><ssdm name="p_pn_in_in_0_1"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_0_1 = xor i1 %p_pn_in_in_0_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_0_1"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="2" op_0_bw="1">
<![CDATA[
:3  %p_pn_0_1_cast = zext i1 %p_pn_in_0_1 to i2

]]></node>
<StgValue><ssdm name="p_pn_0_1_cast"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %one_out_2_0_1 = add i2 %one_out_3_cast, %p_pn_0_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_0_1"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  %mac_num_3_0_1 = select i1 %mac_num_2, i2 -2, i2 1

]]></node>
<StgValue><ssdm name="mac_num_3_0_1"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="13" op_0_bw="5">
<![CDATA[
:9  %arrayNo7 = sext i5 %tmp_58 to i13

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo7_cast = zext i13 %arrayNo7 to i32

]]></node>
<StgValue><ssdm name="arrayNo7_cast"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_516 = load i1* %input_0_addr_516, align 1

]]></node>
<StgValue><ssdm name="input_0_load_516"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_5 = load i1* %input_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_5 = load i1* %input_2_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_5 = load i1* %input_3_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_5 = load i1* %input_4_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_4_load_5"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_5 = load i1* %input_5_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_5_load_5"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_5 = load i1* %input_6_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_6_load_5"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_5 = load i1* %input_7_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_7_load_5"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:29  %tmp_44 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_516, i1 %input_1_load_5, i1 %input_2_load_5, i1 %input_3_load_5, i1 %input_4_load_5, i1 %input_5_load_5, i1 %input_6_load_5, i1 %input_7_load_5, i32 %arrayNo7_cast)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex11 = urem i13 %i_index_1_1, 648

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex12 = zext i13 %newIndex11 to i64

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_518 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_0_addr_518"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_518 = load i1* %input_0_addr_518, align 1

]]></node>
<StgValue><ssdm name="input_0_load_518"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_7 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_1_addr_7"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_7 = load i1* %input_1_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_7 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_2_addr_7"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_7 = load i1* %input_2_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_7 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_3_addr_7"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_7 = load i1* %input_3_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_4_addr_7 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_4_addr_7"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_7 = load i1* %input_4_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_4_load_7"/></StgValue>
</operation>

<operation id="592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_5_addr_7 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_5_addr_7"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_7 = load i1* %input_5_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_5_load_7"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_6_addr_7 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_6_addr_7"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_7 = load i1* %input_6_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_6_load_7"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_7_addr_7 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="input_7_addr_7"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_7 = load i1* %input_7_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_7_load_7"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex13 = urem i13 %i_index_1_2, 648

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex14 = zext i13 %newIndex13 to i64

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_519 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_0_addr_519"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_519 = load i1* %input_0_addr_519, align 1

]]></node>
<StgValue><ssdm name="input_0_load_519"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_8 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_1_addr_8"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_8 = load i1* %input_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_8 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_2_addr_8"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_8 = load i1* %input_2_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_8 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_3_addr_8"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_8 = load i1* %input_3_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_4_addr_8 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_4_addr_8"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_8 = load i1* %input_4_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_4_load_8"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_5_addr_8 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_5_addr_8"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_8 = load i1* %input_5_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_5_load_8"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_6_addr_8 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_6_addr_8"/></StgValue>
</operation>

<operation id="613" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_8 = load i1* %input_6_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_6_load_8"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_7_addr_8 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_7_addr_8"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_8 = load i1* %input_7_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_7_load_8"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="28" op_0_bw="13">
<![CDATA[
:5  %zext8_cast = zext i13 %i_index_2 to i28

]]></node>
<StgValue><ssdm name="zext8_cast"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:6  %mul7 = mul i28 %zext8_cast, 12946

]]></node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul7, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_6 = load i1* %w_conv1_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_6"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_6 = load i1* %w_conv2_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext9_cast = zext i13 %i_index_2_1 to i28

]]></node>
<StgValue><ssdm name="zext9_cast"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul9 = mul i28 %zext9_cast, 12946

]]></node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul9, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_7 = load i1* %w_conv1_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_7"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_7 = load i1* %w_conv2_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_2_2 = add i13 %tmp_35, 8

]]></node>
<StgValue><ssdm name="w_index_2_2"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_60_2_2 = zext i13 %w_index_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2_2"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_8 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_8"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_8 = load i1* %w_conv1_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_8"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_8 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_8"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_8 = load i1* %w_conv2_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="639" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.1:0  %one_out_3_0_1 = phi i2 [ %one_out_2_0_1, %13 ], [ %one_out_3_cast, %._crit_edge.0.0 ]

]]></node>
<StgValue><ssdm name="one_out_3_0_1"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.1:1  %mac_num_2_0_1 = phi i2 [ %mac_num_3_0_1, %13 ], [ %mac_num_2_cast, %._crit_edge.0.0 ]

]]></node>
<StgValue><ssdm name="mac_num_2_0_1"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:2  br i1 %sel_tmp1_i1, label %19, label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_2_pn = phi i1 [ %w_conv1_load_2, %18 ], [ %w_conv2_load_2, %20 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_2_pn"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_0_2 = xor i1 %w_conv1_load_2_pn, %tmp_44

]]></node>
<StgValue><ssdm name="p_pn_in_in_0_2"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_0_2 = xor i1 %p_pn_in_in_0_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_0_2"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="2" op_0_bw="1">
<![CDATA[
:3  %p_pn_0_2_cast = zext i1 %p_pn_in_0_2 to i2

]]></node>
<StgValue><ssdm name="p_pn_0_2_cast"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %one_out_2_0_2 = add i2 %one_out_3_0_1, %p_pn_0_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_0_2"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %mac_num_3_0_2 = add i2 %mac_num_2_0_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_0_2"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="13" op_0_bw="5">
<![CDATA[
:9  %arrayNo2 = sext i5 %tmp_60 to i13

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo11_cast = zext i13 %arrayNo2 to i32

]]></node>
<StgValue><ssdm name="arrayNo11_cast"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_518 = load i1* %input_0_addr_518, align 1

]]></node>
<StgValue><ssdm name="input_0_load_518"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_7 = load i1* %input_1_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_7 = load i1* %input_2_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_7 = load i1* %input_3_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_7 = load i1* %input_4_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_4_load_7"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_7 = load i1* %input_5_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_5_load_7"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_7 = load i1* %input_6_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_6_load_7"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_7 = load i1* %input_7_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_7_load_7"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:29  %tmp_46 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_518, i1 %input_1_load_7, i1 %input_2_load_7, i1 %input_3_load_7, i1 %input_4_load_7, i1 %input_5_load_7, i1 %input_6_load_7, i1 %input_7_load_7, i32 %arrayNo11_cast)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="13" op_0_bw="5">
<![CDATA[
:9  %arrayNo4 = sext i5 %tmp_61 to i13

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo13_cast = zext i13 %arrayNo4 to i32

]]></node>
<StgValue><ssdm name="arrayNo13_cast"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_519 = load i1* %input_0_addr_519, align 1

]]></node>
<StgValue><ssdm name="input_0_load_519"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_8 = load i1* %input_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_8 = load i1* %input_2_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_8 = load i1* %input_3_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_8 = load i1* %input_4_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_4_load_8"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_8 = load i1* %input_5_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_5_load_8"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_8 = load i1* %input_6_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_6_load_8"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_8 = load i1* %input_7_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_7_load_8"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:29  %tmp_47 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_519, i1 %input_1_load_8, i1 %input_2_load_8, i1 %input_3_load_8, i1 %input_4_load_8, i1 %input_5_load_8, i1 %input_6_load_8, i1 %input_7_load_8, i32 %arrayNo13_cast)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex15 = urem i13 %i_index_2, 648

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="64" op_0_bw="13">
<![CDATA[
:11  %newIndex16 = zext i13 %newIndex15 to i64

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %input_0_addr_520 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_0_addr_520"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="10">
<![CDATA[
:13  %input_0_load_520 = load i1* %input_0_addr_520, align 1

]]></node>
<StgValue><ssdm name="input_0_load_520"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %input_1_addr_9 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_1_addr_9"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="10">
<![CDATA[
:15  %input_1_load_9 = load i1* %input_1_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_2_addr_9 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_2_addr_9"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="1" op_0_bw="10">
<![CDATA[
:17  %input_2_load_9 = load i1* %input_2_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %input_3_addr_9 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_3_addr_9"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="1" op_0_bw="10">
<![CDATA[
:19  %input_3_load_9 = load i1* %input_3_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %input_4_addr_9 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_4_addr_9"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="10">
<![CDATA[
:21  %input_4_load_9 = load i1* %input_4_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_4_load_9"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_5_addr_9 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_5_addr_9"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="1" op_0_bw="10">
<![CDATA[
:23  %input_5_load_9 = load i1* %input_5_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_5_load_9"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %input_6_addr_9 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_6_addr_9"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="10">
<![CDATA[
:25  %input_6_load_9 = load i1* %input_6_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_6_load_9"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %input_7_addr_9 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_7_addr_9"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="10">
<![CDATA[
:27  %input_7_load_9 = load i1* %input_7_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_7_load_9"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex17 = urem i13 %i_index_2_1, 648

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex18 = zext i13 %newIndex17 to i64

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_521 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_0_addr_521"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_521 = load i1* %input_0_addr_521, align 1

]]></node>
<StgValue><ssdm name="input_0_load_521"/></StgValue>
</operation>

<operation id="693" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_10 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_1_addr_10"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_10 = load i1* %input_1_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="695" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_10 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_2_addr_10"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_10 = load i1* %input_2_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_10 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_3_addr_10"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_10 = load i1* %input_3_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_4_addr_10 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_4_addr_10"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_10 = load i1* %input_4_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_4_load_10"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_5_addr_10 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_5_addr_10"/></StgValue>
</operation>

<operation id="702" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_10 = load i1* %input_5_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_5_load_10"/></StgValue>
</operation>

<operation id="703" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_6_addr_10 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_6_addr_10"/></StgValue>
</operation>

<operation id="704" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_10 = load i1* %input_6_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_6_load_10"/></StgValue>
</operation>

<operation id="705" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_7_addr_10 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_7_addr_10"/></StgValue>
</operation>

<operation id="706" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_10 = load i1* %input_7_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_7_load_10"/></StgValue>
</operation>

<operation id="707" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext10_cast = zext i13 %i_index_2_2 to i28

]]></node>
<StgValue><ssdm name="zext10_cast"/></StgValue>
</operation>

<operation id="708" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul1 = mul i28 %zext10_cast, 12946

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul1, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="710" st_id="26" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_8 = load i1* %w_conv1_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_8"/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="0"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_8 = load i1* %w_conv2_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="L_read" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="715" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.2:0  %one_out_3_0_2 = phi i2 [ %one_out_2_0_2, %17 ], [ %one_out_3_0_1, %._crit_edge.0.1 ]

]]></node>
<StgValue><ssdm name="one_out_3_0_2"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.2:1  %mac_num_2_0_2 = phi i2 [ %mac_num_3_0_2, %17 ], [ %mac_num_2_0_1, %._crit_edge.0.1 ]

]]></node>
<StgValue><ssdm name="mac_num_2_0_2"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0.2:2  %one_out_3_0_2_cast = zext i2 %one_out_3_0_2 to i3

]]></node>
<StgValue><ssdm name="one_out_3_0_2_cast"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0.2:3  %mac_num_2_0_2_cast = zext i2 %mac_num_2_0_2 to i3

]]></node>
<StgValue><ssdm name="mac_num_2_0_2_cast"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2:4  br i1 %sel_tmp1_i2, label %23, label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_3_pn = phi i1 [ %w_conv1_load_3, %22 ], [ %w_conv2_load_3, %24 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_3_pn"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_1 = xor i1 %w_conv1_load_3_pn, %tmp_45

]]></node>
<StgValue><ssdm name="p_pn_in_in_1"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_1 = xor i1 %p_pn_in_in_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_1"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_1_cast = zext i1 %p_pn_in_1 to i3

]]></node>
<StgValue><ssdm name="p_pn_1_cast"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_1 = add i3 %one_out_3_0_2_cast, %p_pn_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_1"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_1 = add i3 %mac_num_2_0_2_cast, 1

]]></node>
<StgValue><ssdm name="mac_num_3_1"/></StgValue>
</operation>

<operation id="726" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.0:0  %one_out_3_1 = phi i3 [ %one_out_2_1, %21 ], [ %one_out_3_0_2_cast, %._crit_edge.0.2 ]

]]></node>
<StgValue><ssdm name="one_out_3_1"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.0:1  %mac_num_2_1 = phi i3 [ %mac_num_3_1, %21 ], [ %mac_num_2_0_2_cast, %._crit_edge.0.2 ]

]]></node>
<StgValue><ssdm name="mac_num_2_1"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:2  br i1 %sel_tmp1_i3, label %27, label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_4_pn = phi i1 [ %w_conv1_load_4, %26 ], [ %w_conv2_load_4, %28 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_4_pn"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_1_1 = xor i1 %w_conv1_load_4_pn, %tmp_46

]]></node>
<StgValue><ssdm name="p_pn_in_in_1_1"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_1_1 = xor i1 %p_pn_in_in_1_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_1_1"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_1_1_cast = zext i1 %p_pn_in_1_1 to i3

]]></node>
<StgValue><ssdm name="p_pn_1_1_cast"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_1_1 = add i3 %one_out_3_1, %p_pn_1_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_1_1"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_1_1 = add i3 %mac_num_2_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_1_1"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="13" op_0_bw="5">
<![CDATA[
:8  %arrayNo6 = sext i5 %tmp_62 to i13

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="13">
<![CDATA[
:9  %arrayNo15_cast = zext i13 %arrayNo6 to i32

]]></node>
<StgValue><ssdm name="arrayNo15_cast"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="10">
<![CDATA[
:13  %input_0_load_520 = load i1* %input_0_addr_520, align 1

]]></node>
<StgValue><ssdm name="input_0_load_520"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="10">
<![CDATA[
:15  %input_1_load_9 = load i1* %input_1_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="1" op_0_bw="10">
<![CDATA[
:17  %input_2_load_9 = load i1* %input_2_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="1" op_0_bw="10">
<![CDATA[
:19  %input_3_load_9 = load i1* %input_3_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="10">
<![CDATA[
:21  %input_4_load_9 = load i1* %input_4_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_4_load_9"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="1" op_0_bw="10">
<![CDATA[
:23  %input_5_load_9 = load i1* %input_5_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_5_load_9"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="10">
<![CDATA[
:25  %input_6_load_9 = load i1* %input_6_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_6_load_9"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="10">
<![CDATA[
:27  %input_7_load_9 = load i1* %input_7_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_7_load_9"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:28  %tmp_48 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_520, i1 %input_1_load_9, i1 %input_2_load_9, i1 %input_3_load_9, i1 %input_4_load_9, i1 %input_5_load_9, i1 %input_6_load_9, i1 %input_7_load_9, i32 %arrayNo15_cast)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="13" op_0_bw="5">
<![CDATA[
:9  %arrayNo8 = sext i5 %tmp_63 to i13

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo17_cast = zext i13 %arrayNo8 to i32

]]></node>
<StgValue><ssdm name="arrayNo17_cast"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_521 = load i1* %input_0_addr_521, align 1

]]></node>
<StgValue><ssdm name="input_0_load_521"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_10 = load i1* %input_1_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_10 = load i1* %input_2_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_10 = load i1* %input_3_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_10 = load i1* %input_4_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_4_load_10"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_10 = load i1* %input_5_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_5_load_10"/></StgValue>
</operation>

<operation id="756" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_10 = load i1* %input_6_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_6_load_10"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_10 = load i1* %input_7_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_7_load_10"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:29  %tmp_49 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_521, i1 %input_1_load_10, i1 %input_2_load_10, i1 %input_3_load_10, i1 %input_4_load_10, i1 %input_5_load_10, i1 %input_6_load_10, i1 %input_7_load_10, i32 %arrayNo17_cast)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 648

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex19 = zext i13 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_522 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_0_addr_522"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_522 = load i1* %input_0_addr_522, align 1

]]></node>
<StgValue><ssdm name="input_0_load_522"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_11 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_1_addr_11"/></StgValue>
</operation>

<operation id="764" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_11 = load i1* %input_1_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="765" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_11 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_2_addr_11"/></StgValue>
</operation>

<operation id="766" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_11 = load i1* %input_2_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="767" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_11 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_3_addr_11"/></StgValue>
</operation>

<operation id="768" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_11 = load i1* %input_3_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="769" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_4_addr_11 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_4_addr_11"/></StgValue>
</operation>

<operation id="770" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_11 = load i1* %input_4_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_4_load_11"/></StgValue>
</operation>

<operation id="771" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_5_addr_11 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_5_addr_11"/></StgValue>
</operation>

<operation id="772" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_11 = load i1* %input_5_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_5_load_11"/></StgValue>
</operation>

<operation id="773" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_6_addr_11 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_6_addr_11"/></StgValue>
</operation>

<operation id="774" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_11 = load i1* %input_6_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_6_load_11"/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_7_addr_11 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_7_addr_11"/></StgValue>
</operation>

<operation id="776" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_11 = load i1* %input_7_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_7_load_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.1:0  %one_out_3_1_1 = phi i3 [ %one_out_2_1_1, %25 ], [ %one_out_3_1, %._crit_edge.1.0 ]

]]></node>
<StgValue><ssdm name="one_out_3_1_1"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.1:1  %mac_num_2_1_1 = phi i3 [ %mac_num_3_1_1, %25 ], [ %mac_num_2_1, %._crit_edge.1.0 ]

]]></node>
<StgValue><ssdm name="mac_num_2_1_1"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1:2  br i1 %sel_tmp1_i4, label %31, label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_5_pn = phi i1 [ %w_conv1_load_5, %30 ], [ %w_conv2_load_5, %32 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_5_pn"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_1_2 = xor i1 %w_conv1_load_5_pn, %tmp_47

]]></node>
<StgValue><ssdm name="p_pn_in_in_1_2"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_1_2 = xor i1 %p_pn_in_in_1_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_1_2"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_1_2_cast = zext i1 %p_pn_in_1_2 to i3

]]></node>
<StgValue><ssdm name="p_pn_1_2_cast"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_1_2 = add i3 %one_out_3_1_1, %p_pn_1_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_1_2"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_1_2 = add i3 %mac_num_2_1_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_1_2"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.2:0  %one_out_3_1_2 = phi i3 [ %one_out_2_1_2, %29 ], [ %one_out_3_1_1, %._crit_edge.1.1 ]

]]></node>
<StgValue><ssdm name="one_out_3_1_2"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.2:1  %mac_num_2_1_2 = phi i3 [ %mac_num_3_1_2, %29 ], [ %mac_num_2_1_1, %._crit_edge.1.1 ]

]]></node>
<StgValue><ssdm name="mac_num_2_1_2"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2:2  br i1 %sel_tmp1_i5, label %35, label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_6_pn = phi i1 [ %w_conv1_load_6, %34 ], [ %w_conv2_load_6, %36 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_6_pn"/></StgValue>
</operation>

<operation id="791" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_2 = xor i1 %w_conv1_load_6_pn, %tmp_48

]]></node>
<StgValue><ssdm name="p_pn_in_in_2"/></StgValue>
</operation>

<operation id="792" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_2 = xor i1 %p_pn_in_in_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_2"/></StgValue>
</operation>

<operation id="793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_2_cast = zext i1 %p_pn_in_2 to i3

]]></node>
<StgValue><ssdm name="p_pn_2_cast"/></StgValue>
</operation>

<operation id="794" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_2 = add i3 %one_out_3_1_2, %p_pn_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_2"/></StgValue>
</operation>

<operation id="795" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_2 = add i3 %mac_num_2_1_2, 1

]]></node>
<StgValue><ssdm name="mac_num_3_2"/></StgValue>
</operation>

<operation id="796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.2.0:0  %one_out_3_2 = phi i3 [ %one_out_2_2, %33 ], [ %one_out_3_1_2, %._crit_edge.1.2 ]

]]></node>
<StgValue><ssdm name="one_out_3_2"/></StgValue>
</operation>

<operation id="798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.2.0:1  %mac_num_2_2 = phi i3 [ %mac_num_3_2, %33 ], [ %mac_num_2_1_2, %._crit_edge.1.2 ]

]]></node>
<StgValue><ssdm name="mac_num_2_2"/></StgValue>
</operation>

<operation id="799" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.2.0:2  %one_out_3_2_cast = zext i3 %one_out_3_2 to i4

]]></node>
<StgValue><ssdm name="one_out_3_2_cast"/></StgValue>
</operation>

<operation id="800" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.2.0:3  %mac_num_2_2_cast = zext i3 %mac_num_2_2 to i4

]]></node>
<StgValue><ssdm name="mac_num_2_2_cast"/></StgValue>
</operation>

<operation id="801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0:4  br i1 %sel_tmp1_i6, label %39, label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_7_pn = phi i1 [ %w_conv1_load_7, %38 ], [ %w_conv2_load_7, %40 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_7_pn"/></StgValue>
</operation>

<operation id="803" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_2_1 = xor i1 %w_conv1_load_7_pn, %tmp_49

]]></node>
<StgValue><ssdm name="p_pn_in_in_2_1"/></StgValue>
</operation>

<operation id="804" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_2_1 = xor i1 %p_pn_in_in_2_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_2_1"/></StgValue>
</operation>

<operation id="805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="4" op_0_bw="1">
<![CDATA[
:3  %p_pn_2_1_cast = zext i1 %p_pn_in_2_1 to i4

]]></node>
<StgValue><ssdm name="p_pn_2_1_cast"/></StgValue>
</operation>

<operation id="806" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %one_out_2_2_1 = add i4 %one_out_3_2_cast, %p_pn_2_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_2_1"/></StgValue>
</operation>

<operation id="807" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %mac_num_3_2_1 = add i4 %mac_num_2_2_cast, 1

]]></node>
<StgValue><ssdm name="mac_num_3_2_1"/></StgValue>
</operation>

<operation id="808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="13" op_0_bw="5">
<![CDATA[
:9  %arrayNo = sext i5 %tmp_64 to i13

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo_cast = zext i13 %arrayNo to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="810" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="1" op_0_bw="10">
<![CDATA[
:14  %input_0_load_522 = load i1* %input_0_addr_522, align 1

]]></node>
<StgValue><ssdm name="input_0_load_522"/></StgValue>
</operation>

<operation id="811" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="1" op_0_bw="10">
<![CDATA[
:16  %input_1_load_11 = load i1* %input_1_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="812" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="10">
<![CDATA[
:18  %input_2_load_11 = load i1* %input_2_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="813" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="1" op_0_bw="10">
<![CDATA[
:20  %input_3_load_11 = load i1* %input_3_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="814" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="1" op_0_bw="10">
<![CDATA[
:22  %input_4_load_11 = load i1* %input_4_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_4_load_11"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="1" op_0_bw="10">
<![CDATA[
:24  %input_5_load_11 = load i1* %input_5_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_5_load_11"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="1" op_0_bw="10">
<![CDATA[
:26  %input_6_load_11 = load i1* %input_6_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_6_load_11"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="10">
<![CDATA[
:28  %input_7_load_11 = load i1* %input_7_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_7_load_11"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:29  %tmp_50 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_522, i1 %input_1_load_11, i1 %input_2_load_11, i1 %input_3_load_11, i1 %input_4_load_11, i1 %input_5_load_11, i1 %input_6_load_11, i1 %input_7_load_11, i32 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="819" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.1:0  %one_out_3_2_1 = phi i4 [ %one_out_2_2_1, %37 ], [ %one_out_3_2_cast, %._crit_edge.2.0 ]

]]></node>
<StgValue><ssdm name="one_out_3_2_1"/></StgValue>
</operation>

<operation id="821" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.1:1  %mac_num_2_2_1 = phi i4 [ %mac_num_3_2_1, %37 ], [ %mac_num_2_2_cast, %._crit_edge.2.0 ]

]]></node>
<StgValue><ssdm name="mac_num_2_2_1"/></StgValue>
</operation>

<operation id="822" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1:2  br i1 %sel_tmp1_i7, label %43, label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_8_pn = phi i1 [ %w_conv1_load_8, %42 ], [ %w_conv2_load_8, %44 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_8_pn"/></StgValue>
</operation>

<operation id="824" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_2_2 = xor i1 %w_conv1_load_8_pn, %tmp_50

]]></node>
<StgValue><ssdm name="p_pn_in_in_2_2"/></StgValue>
</operation>

<operation id="825" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_2_2 = xor i1 %p_pn_in_in_2_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_2_2"/></StgValue>
</operation>

<operation id="826" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="4" op_0_bw="1">
<![CDATA[
:3  %p_pn_2_2_cast = zext i1 %p_pn_in_2_2 to i4

]]></node>
<StgValue><ssdm name="p_pn_2_2_cast"/></StgValue>
</operation>

<operation id="827" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %one_out_2_2_2 = add i4 %one_out_3_2_1, %p_pn_2_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_2_2"/></StgValue>
</operation>

<operation id="828" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %mac_num_3_2_2 = add i4 %mac_num_2_2_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_2_2"/></StgValue>
</operation>

<operation id="829" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.2:0  %one_out_3_2_2 = phi i4 [ %one_out_2_2_2, %41 ], [ %one_out_3_2_1, %._crit_edge.2.1 ]

]]></node>
<StgValue><ssdm name="one_out_3_2_2"/></StgValue>
</operation>

<operation id="831" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.2:1  %mac_num_2_2_2 = phi i4 [ %mac_num_3_2_2, %41 ], [ %mac_num_2_2_1, %._crit_edge.2.1 ]

]]></node>
<StgValue><ssdm name="mac_num_2_2_2"/></StgValue>
</operation>

<operation id="832" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2.2:2  %mac_num_2_2_2_cast = zext i4 %mac_num_2_2_2 to i32

]]></node>
<StgValue><ssdm name="mac_num_2_2_2_cast"/></StgValue>
</operation>

<operation id="833" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge.2.2:3  %tmp_38 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %one_out_3_2_2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="834" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.2.2:4  %tmp_38_cast = zext i5 %tmp_38 to i32

]]></node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="835" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.2:5  %tmp_39 = sub i32 %sum, %mac_num_2_2_2_cast

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.2:6  %sum_1 = add i32 %tmp_38_cast, %tmp_39

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="837" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.2.2:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_33)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.2:8  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="839" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="28" op_0_bw="13">
<![CDATA[
:0  %zext3_cast = zext i13 %o_index to i28

]]></node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:1  %mul3 = mul i28 %zext3_cast, 12946

]]></node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul3, i32 23, i32 27)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="843" st_id="31" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="844" st_id="32" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="845" st_id="33" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="846" st_id="34" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="847" st_id="35" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="848" st_id="36" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="849" st_id="37" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="850" st_id="38" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="851" st_id="39" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="852" st_id="40" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="853" st_id="41" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="854" st_id="42" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="855" st_id="43" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="856" st_id="44" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="857" st_id="45" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="858" st_id="46" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex5 = urem i13 %o_index, 648

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="64" op_0_bw="13">
<![CDATA[
:6  %newIndex6 = zext i13 %newIndex5 to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %threshold_0_V_addr = getelementptr [648 x i8]* %threshold_0_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_0_V_addr"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="10">
<![CDATA[
:8  %threshold_0_V_load = load i8* %threshold_0_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_0_V_load"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %threshold_1_V_addr = getelementptr [648 x i8]* %threshold_1_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_1_V_addr"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="8" op_0_bw="10">
<![CDATA[
:10  %threshold_1_V_load = load i8* %threshold_1_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_1_V_load"/></StgValue>
</operation>

<operation id="864" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %threshold_2_V_addr = getelementptr [648 x i8]* %threshold_2_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_2_V_addr"/></StgValue>
</operation>

<operation id="865" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="8" op_0_bw="10">
<![CDATA[
:12  %threshold_2_V_load = load i8* %threshold_2_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_2_V_load"/></StgValue>
</operation>

<operation id="866" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %threshold_3_V_addr = getelementptr [648 x i8]* %threshold_3_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_3_V_addr"/></StgValue>
</operation>

<operation id="867" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="8" op_0_bw="10">
<![CDATA[
:14  %threshold_3_V_load = load i8* %threshold_3_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_3_V_load"/></StgValue>
</operation>

<operation id="868" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %threshold_4_V_addr = getelementptr [648 x i8]* %threshold_4_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_4_V_addr"/></StgValue>
</operation>

<operation id="869" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="8" op_0_bw="10">
<![CDATA[
:16  %threshold_4_V_load = load i8* %threshold_4_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_4_V_load"/></StgValue>
</operation>

<operation id="870" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %threshold_5_V_addr = getelementptr [648 x i8]* %threshold_5_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_5_V_addr"/></StgValue>
</operation>

<operation id="871" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="8" op_0_bw="10">
<![CDATA[
:18  %threshold_5_V_load = load i8* %threshold_5_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_5_V_load"/></StgValue>
</operation>

<operation id="872" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %threshold_6_V_addr = getelementptr [648 x i8]* %threshold_6_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_6_V_addr"/></StgValue>
</operation>

<operation id="873" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="8" op_0_bw="10">
<![CDATA[
:20  %threshold_6_V_load = load i8* %threshold_6_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_6_V_load"/></StgValue>
</operation>

<operation id="874" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %threshold_7_V_addr = getelementptr [648 x i8]* %threshold_7_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="threshold_7_V_addr"/></StgValue>
</operation>

<operation id="875" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="10">
<![CDATA[
:22  %threshold_7_V_load = load i8* %threshold_7_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_7_V_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="876" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="13" op_0_bw="5">
<![CDATA[
:3  %arrayNo1 = sext i5 %tmp_55 to i13

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="877" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="13">
<![CDATA[
:4  %arrayNo1_cast = zext i13 %arrayNo1 to i32

]]></node>
<StgValue><ssdm name="arrayNo1_cast"/></StgValue>
</operation>

<operation id="878" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="10">
<![CDATA[
:8  %threshold_0_V_load = load i8* %threshold_0_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_0_V_load"/></StgValue>
</operation>

<operation id="879" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="8" op_0_bw="10">
<![CDATA[
:10  %threshold_1_V_load = load i8* %threshold_1_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_1_V_load"/></StgValue>
</operation>

<operation id="880" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="8" op_0_bw="10">
<![CDATA[
:12  %threshold_2_V_load = load i8* %threshold_2_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_2_V_load"/></StgValue>
</operation>

<operation id="881" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="8" op_0_bw="10">
<![CDATA[
:14  %threshold_3_V_load = load i8* %threshold_3_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_3_V_load"/></StgValue>
</operation>

<operation id="882" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="8" op_0_bw="10">
<![CDATA[
:16  %threshold_4_V_load = load i8* %threshold_4_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_4_V_load"/></StgValue>
</operation>

<operation id="883" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="8" op_0_bw="10">
<![CDATA[
:18  %threshold_5_V_load = load i8* %threshold_5_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_5_V_load"/></StgValue>
</operation>

<operation id="884" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="8" op_0_bw="10">
<![CDATA[
:20  %threshold_6_V_load = load i8* %threshold_6_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_6_V_load"/></StgValue>
</operation>

<operation id="885" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="10">
<![CDATA[
:22  %threshold_7_V_load = load i8* %threshold_7_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_7_V_load"/></StgValue>
</operation>

<operation id="886" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:23  %tmp_40 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %threshold_0_V_load, i8 %threshold_1_V_load, i8 %threshold_2_V_load, i8 %threshold_3_V_load, i8 %threshold_4_V_load, i8 %threshold_5_V_load, i8 %threshold_6_V_load, i8 %threshold_7_V_load, i32 %arrayNo1_cast)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="887" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="8">
<![CDATA[
:24  %tmp_36 = sext i8 %tmp_40 to i32

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="888" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_37 = icmp sgt i32 %sum, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="889" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %output_0_addr = getelementptr [648 x i1]* %output_0, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="890" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %output_1_addr = getelementptr [648 x i1]* %output_1, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="891" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %output_2_addr = getelementptr [648 x i1]* %output_2, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="892" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %output_3_addr = getelementptr [648 x i1]* %output_3, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="893" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %output_4_addr = getelementptr [648 x i1]* %output_4, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="894" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %output_5_addr = getelementptr [648 x i1]* %output_5, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="895" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %output_6_addr = getelementptr [648 x i1]* %output_6, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="896" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %output_7_addr = getelementptr [648 x i1]* %output_7, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="897" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0" op_6_bw="13" op_7_bw="0" op_8_bw="13" op_9_bw="0" op_10_bw="13" op_11_bw="0" op_12_bw="13" op_13_bw="0" op_14_bw="13" op_15_bw="0">
<![CDATA[
:34  switch i13 %arrayNo1, label %branch7 [
    i13 0, label %branch0
    i13 1, label %branch1
    i13 2, label %branch2
    i13 3, label %branch3
    i13 4, label %branch4
    i13 5, label %branch5
    i13 6, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="898" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="arrayNo1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch6:0  store i1 %tmp_37, i1* %output_6_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="arrayNo1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="arrayNo1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch5:0  store i1 %tmp_37, i1* %output_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="arrayNo1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="arrayNo1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch4:0  store i1 %tmp_37, i1* %output_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="arrayNo1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="arrayNo1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch3:0  store i1 %tmp_37, i1* %output_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="arrayNo1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch2:0  store i1 %tmp_37, i1* %output_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch1:0  store i1 %tmp_37, i1* %output_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch0:0  store i1 %tmp_37, i1* %output_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="arrayNo1" val="!0"/>
<literal name="arrayNo1" val="!1"/>
<literal name="arrayNo1" val="!2"/>
<literal name="arrayNo1" val="!3"/>
<literal name="arrayNo1" val="!4"/>
<literal name="arrayNo1" val="!5"/>
<literal name="arrayNo1" val="!6"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch7:0  store i1 %tmp_37, i1* %output_7_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="arrayNo1" val="!0"/>
<literal name="arrayNo1" val="!1"/>
<literal name="arrayNo1" val="!2"/>
<literal name="arrayNo1" val="!3"/>
<literal name="arrayNo1" val="!4"/>
<literal name="arrayNo1" val="!5"/>
<literal name="arrayNo1" val="!6"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="914" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_32)

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="915" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
