#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 17 20:55:06 2019
# Process ID: 2208
# Current directory: C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.runs/synth_1
# Command line: vivado.exe -log uart_rxd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_rxd.tcl
# Log file: C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.runs/synth_1/uart_rxd.vds
# Journal file: C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_rxd.tcl -notrace
Command: synth_design -top uart_rxd -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 327.594 ; gain = 94.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_rxd' [C:/users/administrator/Documents/Tencent Files/1033690636/FileRecv/uart_txd.v:3]
	Parameter C_BPS9600 bound to: 10416 - type: integer 
	Parameter C_BPS19200 bound to: 5208 - type: integer 
	Parameter C_BPS38400 bound to: 2604 - type: integer 
	Parameter C_BPS57600 bound to: 1736 - type: integer 
	Parameter C_BPS115200 bound to: 868 - type: integer 
	Parameter C_BPS_SELECT bound to: 868 - type: integer 
WARNING: [Synth 8-5788] Register O_para_data_reg in module uart_rxd is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/users/administrator/Documents/Tencent Files/1033690636/FileRecv/uart_txd.v:161]
INFO: [Synth 8-256] done synthesizing module 'uart_rxd' (1#1) [C:/users/administrator/Documents/Tencent Files/1033690636/FileRecv/uart_txd.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 377.359 ; gain = 144.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 377.359 ; gain = 144.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'b_vga[3]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[2]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[1]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[0]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[3]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[2]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[1]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[0]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[3]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[2]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[1]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[0]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'h_sync'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v_sync'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[0]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[1]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[2]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_vga[3]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[0]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[1]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[2]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_vga[3]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[0]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[1]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[2]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_vga[3]'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'h_sync'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v_sync'. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/imports/Desktop/constr_1.xdc]
Parsing XDC File [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new/uart0.xdc]
Finished Parsing XDC File [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new/uart0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new/uart0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_rxd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_rxd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 711.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'R_state_reg' in module 'uart_rxd'
INFO: [Synth 8-5546] ROM "I_bps_rx_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "O_para_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_para_data_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_rx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'R_state_reg' using encoding 'sequential' in module 'uart_rxd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rxd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "I_bps_rx_clk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 711.352 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |    16|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |    11|
|8     |LUT6   |    13|
|9     |FDCE   |    32|
|10    |FDRE   |     8|
|11    |IBUF   |     4|
|12    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   112|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 722.496 ; gain = 155.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 722.496 ; gain = 489.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 722.496 ; gain = 495.785
INFO: [Common 17-1381] The checkpoint 'C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.runs/synth_1/uart_rxd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_rxd_utilization_synth.rpt -pb uart_rxd_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 722.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 20:56:29 2019...
