

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7'
================================================================
* Date:           Mon Jan 26 22:11:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      514|      514|  5.140 us|  5.140 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_6_VITIS_LOOP_82_7  |      512|      512|         2|          1|          1|   512|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%jb = alloca i32 1" [top.cpp:82]   --->   Operation 5 'alloca' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:80]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_sum_63 = alloca i64 1" [top.cpp:30]   --->   Operation 8 'alloca' 'col_sum_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%col_sum_62 = alloca i64 1" [top.cpp:30]   --->   Operation 9 'alloca' 'col_sum_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col_sum_61 = alloca i64 1" [top.cpp:30]   --->   Operation 10 'alloca' 'col_sum_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_sum_60 = alloca i64 1" [top.cpp:30]   --->   Operation 11 'alloca' 'col_sum_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_sum_59 = alloca i64 1" [top.cpp:30]   --->   Operation 12 'alloca' 'col_sum_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col_sum_58 = alloca i64 1" [top.cpp:30]   --->   Operation 13 'alloca' 'col_sum_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_sum_57 = alloca i64 1" [top.cpp:30]   --->   Operation 14 'alloca' 'col_sum_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%col_sum_56 = alloca i64 1" [top.cpp:30]   --->   Operation 15 'alloca' 'col_sum_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%col_sum_55 = alloca i64 1" [top.cpp:30]   --->   Operation 16 'alloca' 'col_sum_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sum_54 = alloca i64 1" [top.cpp:30]   --->   Operation 17 'alloca' 'col_sum_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sum_53 = alloca i64 1" [top.cpp:30]   --->   Operation 18 'alloca' 'col_sum_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sum_52 = alloca i64 1" [top.cpp:30]   --->   Operation 19 'alloca' 'col_sum_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sum_51 = alloca i64 1" [top.cpp:30]   --->   Operation 20 'alloca' 'col_sum_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sum_50 = alloca i64 1" [top.cpp:30]   --->   Operation 21 'alloca' 'col_sum_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sum_49 = alloca i64 1" [top.cpp:30]   --->   Operation 22 'alloca' 'col_sum_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sum_48 = alloca i64 1" [top.cpp:30]   --->   Operation 23 'alloca' 'col_sum_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sum_47 = alloca i64 1" [top.cpp:30]   --->   Operation 24 'alloca' 'col_sum_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sum_46 = alloca i64 1" [top.cpp:30]   --->   Operation 25 'alloca' 'col_sum_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_sum_45 = alloca i64 1" [top.cpp:30]   --->   Operation 26 'alloca' 'col_sum_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sum_44 = alloca i64 1" [top.cpp:30]   --->   Operation 27 'alloca' 'col_sum_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%col_sum_43 = alloca i64 1" [top.cpp:30]   --->   Operation 28 'alloca' 'col_sum_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sum_42 = alloca i64 1" [top.cpp:30]   --->   Operation 29 'alloca' 'col_sum_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%col_sum_41 = alloca i64 1" [top.cpp:30]   --->   Operation 30 'alloca' 'col_sum_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sum_40 = alloca i64 1" [top.cpp:30]   --->   Operation 31 'alloca' 'col_sum_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col_sum_39 = alloca i64 1" [top.cpp:30]   --->   Operation 32 'alloca' 'col_sum_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_sum_38 = alloca i64 1" [top.cpp:30]   --->   Operation 33 'alloca' 'col_sum_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%col_sum_37 = alloca i64 1" [top.cpp:30]   --->   Operation 34 'alloca' 'col_sum_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_sum_36 = alloca i64 1" [top.cpp:30]   --->   Operation 35 'alloca' 'col_sum_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%col_sum_35 = alloca i64 1" [top.cpp:30]   --->   Operation 36 'alloca' 'col_sum_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col_sum_34 = alloca i64 1" [top.cpp:30]   --->   Operation 37 'alloca' 'col_sum_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%col_sum_33 = alloca i64 1" [top.cpp:30]   --->   Operation 38 'alloca' 'col_sum_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%col_sum_32 = alloca i64 1" [top.cpp:30]   --->   Operation 39 'alloca' 'col_sum_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%col_sum_31 = alloca i64 1" [top.cpp:30]   --->   Operation 40 'alloca' 'col_sum_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_sum_30 = alloca i64 1" [top.cpp:30]   --->   Operation 41 'alloca' 'col_sum_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%col_sum_29 = alloca i64 1" [top.cpp:30]   --->   Operation 42 'alloca' 'col_sum_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%col_sum_28 = alloca i64 1" [top.cpp:30]   --->   Operation 43 'alloca' 'col_sum_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%col_sum_27 = alloca i64 1" [top.cpp:30]   --->   Operation 44 'alloca' 'col_sum_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_sum_26 = alloca i64 1" [top.cpp:30]   --->   Operation 45 'alloca' 'col_sum_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%col_sum_25 = alloca i64 1" [top.cpp:30]   --->   Operation 46 'alloca' 'col_sum_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%col_sum_24 = alloca i64 1" [top.cpp:30]   --->   Operation 47 'alloca' 'col_sum_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%col_sum_23 = alloca i64 1" [top.cpp:30]   --->   Operation 48 'alloca' 'col_sum_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%col_sum_22 = alloca i64 1" [top.cpp:30]   --->   Operation 49 'alloca' 'col_sum_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%col_sum_21 = alloca i64 1" [top.cpp:30]   --->   Operation 50 'alloca' 'col_sum_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%col_sum_20 = alloca i64 1" [top.cpp:30]   --->   Operation 51 'alloca' 'col_sum_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%col_sum_19 = alloca i64 1" [top.cpp:30]   --->   Operation 52 'alloca' 'col_sum_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%col_sum_18 = alloca i64 1" [top.cpp:30]   --->   Operation 53 'alloca' 'col_sum_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%col_sum_17 = alloca i64 1" [top.cpp:30]   --->   Operation 54 'alloca' 'col_sum_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%col_sum_16 = alloca i64 1" [top.cpp:30]   --->   Operation 55 'alloca' 'col_sum_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%col_sum_15 = alloca i64 1" [top.cpp:30]   --->   Operation 56 'alloca' 'col_sum_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%col_sum_14 = alloca i64 1" [top.cpp:30]   --->   Operation 57 'alloca' 'col_sum_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%col_sum_13 = alloca i64 1" [top.cpp:30]   --->   Operation 58 'alloca' 'col_sum_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%col_sum_12 = alloca i64 1" [top.cpp:30]   --->   Operation 59 'alloca' 'col_sum_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%col_sum_11 = alloca i64 1" [top.cpp:30]   --->   Operation 60 'alloca' 'col_sum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%col_sum_10 = alloca i64 1" [top.cpp:30]   --->   Operation 61 'alloca' 'col_sum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%col_sum_9 = alloca i64 1" [top.cpp:30]   --->   Operation 62 'alloca' 'col_sum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col_sum_8 = alloca i64 1" [top.cpp:30]   --->   Operation 63 'alloca' 'col_sum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%col_sum_7 = alloca i64 1" [top.cpp:30]   --->   Operation 64 'alloca' 'col_sum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%col_sum_6 = alloca i64 1" [top.cpp:30]   --->   Operation 65 'alloca' 'col_sum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%col_sum_5 = alloca i64 1" [top.cpp:30]   --->   Operation 66 'alloca' 'col_sum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%col_sum_4 = alloca i64 1" [top.cpp:30]   --->   Operation 67 'alloca' 'col_sum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%col_sum_3 = alloca i64 1" [top.cpp:30]   --->   Operation 68 'alloca' 'col_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%col_sum_2 = alloca i64 1" [top.cpp:30]   --->   Operation 69 'alloca' 'col_sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%col_sum_1 = alloca i64 1" [top.cpp:30]   --->   Operation 70 'alloca' 'col_sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%col_sum = alloca i64 1" [top.cpp:30]   --->   Operation 71 'alloca' 'col_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum" [top.cpp:41]   --->   Operation 72 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_1" [top.cpp:41]   --->   Operation 73 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_2" [top.cpp:41]   --->   Operation 74 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_3" [top.cpp:41]   --->   Operation 75 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_4" [top.cpp:41]   --->   Operation 76 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 77 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_5" [top.cpp:41]   --->   Operation 77 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 78 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_6" [top.cpp:41]   --->   Operation 78 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 79 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_7" [top.cpp:41]   --->   Operation 79 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 80 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_8" [top.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 81 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_9" [top.cpp:41]   --->   Operation 81 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 82 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_10" [top.cpp:41]   --->   Operation 82 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 83 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_11" [top.cpp:41]   --->   Operation 83 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 84 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_12" [top.cpp:41]   --->   Operation 84 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 85 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_13" [top.cpp:41]   --->   Operation 85 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 86 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_14" [top.cpp:41]   --->   Operation 86 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 87 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_15" [top.cpp:41]   --->   Operation 87 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 88 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_16" [top.cpp:41]   --->   Operation 88 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 89 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_17" [top.cpp:41]   --->   Operation 89 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 90 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_18" [top.cpp:41]   --->   Operation 90 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 91 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_19" [top.cpp:41]   --->   Operation 91 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 92 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_20" [top.cpp:41]   --->   Operation 92 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_21" [top.cpp:41]   --->   Operation 93 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 94 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_22" [top.cpp:41]   --->   Operation 94 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 95 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_23" [top.cpp:41]   --->   Operation 95 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 96 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_24" [top.cpp:41]   --->   Operation 96 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 97 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_25" [top.cpp:41]   --->   Operation 97 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 98 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_26" [top.cpp:41]   --->   Operation 98 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 99 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_27" [top.cpp:41]   --->   Operation 99 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 100 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_28" [top.cpp:41]   --->   Operation 100 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 101 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_29" [top.cpp:41]   --->   Operation 101 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 102 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_30" [top.cpp:41]   --->   Operation 102 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 103 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_31" [top.cpp:41]   --->   Operation 103 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 104 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_32" [top.cpp:41]   --->   Operation 104 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 105 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_33" [top.cpp:41]   --->   Operation 105 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 106 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_34" [top.cpp:41]   --->   Operation 106 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 107 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_35" [top.cpp:41]   --->   Operation 107 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 108 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_36" [top.cpp:41]   --->   Operation 108 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 109 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_37" [top.cpp:41]   --->   Operation 109 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 110 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_38" [top.cpp:41]   --->   Operation 110 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 111 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_39" [top.cpp:41]   --->   Operation 111 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 112 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_40" [top.cpp:41]   --->   Operation 112 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 113 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_41" [top.cpp:41]   --->   Operation 113 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 114 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_42" [top.cpp:41]   --->   Operation 114 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 115 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_43" [top.cpp:41]   --->   Operation 115 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 116 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_44" [top.cpp:41]   --->   Operation 116 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 117 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_45" [top.cpp:41]   --->   Operation 117 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 118 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_46" [top.cpp:41]   --->   Operation 118 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 119 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_47" [top.cpp:41]   --->   Operation 119 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 120 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_48" [top.cpp:41]   --->   Operation 120 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 121 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_49" [top.cpp:41]   --->   Operation 121 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 122 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_50" [top.cpp:41]   --->   Operation 122 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 123 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_51" [top.cpp:41]   --->   Operation 123 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 124 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_52" [top.cpp:41]   --->   Operation 124 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 125 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_53" [top.cpp:41]   --->   Operation 125 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 126 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_54" [top.cpp:41]   --->   Operation 126 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 127 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_55" [top.cpp:41]   --->   Operation 127 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 128 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_56" [top.cpp:41]   --->   Operation 128 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 129 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_57" [top.cpp:41]   --->   Operation 129 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 130 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_58" [top.cpp:41]   --->   Operation 130 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 131 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_59" [top.cpp:41]   --->   Operation 131 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 132 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_60" [top.cpp:41]   --->   Operation 132 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 133 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_61" [top.cpp:41]   --->   Operation 133 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 134 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_62" [top.cpp:41]   --->   Operation 134 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 135 [1/1] (0.60ns)   --->   "%store_ln41 = store i24 0, i24 %col_sum_63" [top.cpp:41]   --->   Operation 135 'store' 'store_ln41' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 137 [1/1] (0.48ns)   --->   "%store_ln80 = store i9 0, i9 %i" [top.cpp:80]   --->   Operation 137 'store' 'store_ln80' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 138 [1/1] (0.48ns)   --->   "%store_ln82 = store i7 0, i7 %jb" [top.cpp:82]   --->   Operation 138 'store' 'store_ln82' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_85_8" [top.cpp:80]   --->   Operation 139 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [top.cpp:80]   --->   Operation 140 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.93ns)   --->   "%icmp_ln80 = icmp_eq  i10 %indvar_flatten_load, i10 512" [top.cpp:80]   --->   Operation 141 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.93ns)   --->   "%add_ln80_1 = add i10 %indvar_flatten_load, i10 1" [top.cpp:80]   --->   Operation 142 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc77, void %VITIS_LOOP_96_9" [top.cpp:80]   --->   Operation 143 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%jb_load = load i7 %jb" [top.cpp:80]   --->   Operation 144 'load' 'jb_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:80]   --->   Operation 145 'load' 'i_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i7 %jb_load" [top.cpp:80]   --->   Operation 146 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.92ns)   --->   "%add_ln80 = add i9 %i_load, i9 1" [top.cpp:80]   --->   Operation 147 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_load, i32 6" [top.cpp:82]   --->   Operation 148 'bitselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.44ns)   --->   "%select_ln80 = select i1 %tmp, i6 0, i6 %trunc_ln80" [top.cpp:80]   --->   Operation 149 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i6 %select_ln80" [top.cpp:80]   --->   Operation 150 'zext' 'zext_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.45ns)   --->   "%select_ln80_1 = select i1 %tmp, i9 %add_ln80, i9 %i_load" [top.cpp:80]   --->   Operation 151 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i9 %select_ln80_1" [top.cpp:84]   --->   Operation 152 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %zext_ln80, i32 5" [top.cpp:82]   --->   Operation 153 'bitselect' 'tmp_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln84, i1 %tmp_4" [top.cpp:88]   --->   Operation 154 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %tmp_s" [top.cpp:88]   --->   Operation 155 'zext' 'zext_ln88' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_57 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 156 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_57' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_58 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 157 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_58' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_59 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 158 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_59' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_60 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 159 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_60' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_61 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 160 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_61' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_62 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 161 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_62' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_63 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 162 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_63' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_64 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 163 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_64' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_65 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 164 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_65' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_66 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 165 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_66' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_67 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 166 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_67' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_68 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 167 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_68' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_69 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 168 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_69' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_70 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 169 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_70' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_71 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 170 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_71' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_72 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 171 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_72' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_73 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 172 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_73' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_74 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 173 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_74' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_75 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 174 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_75' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_76 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 175 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_76' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_77 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 176 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_77' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_78 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 177 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_78' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 178 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 179 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 180 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 181 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 182 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 183 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 184 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 185 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 186 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln88" [top.cpp:88]   --->   Operation 187 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.88ns)   --->   "%icmp_ln88_2 = icmp_eq  i6 %select_ln80, i6 32" [top.cpp:88]   --->   Operation 188 'icmp' 'icmp_ln88_2' <Predicate = (!icmp_ln80)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:88]   --->   Operation 189 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 190 [1/1] (0.88ns)   --->   "%icmp_ln88_1 = icmp_eq  i6 %select_ln80, i6 0" [top.cpp:88]   --->   Operation 190 'icmp' 'icmp_ln88_1' <Predicate = (!icmp_ln80)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:88]   --->   Operation 191 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 192 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:88]   --->   Operation 192 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 193 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:88]   --->   Operation 193 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 194 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:88]   --->   Operation 194 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 195 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:88]   --->   Operation 195 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 196 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:88]   --->   Operation 196 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 197 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:88]   --->   Operation 197 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 198 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:88]   --->   Operation 198 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 199 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:88]   --->   Operation 199 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 200 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_56 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_57" [top.cpp:88]   --->   Operation 200 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_56' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 201 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_55 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_58" [top.cpp:88]   --->   Operation 201 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_55' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 202 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_54 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_59" [top.cpp:88]   --->   Operation 202 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_54' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 203 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_53 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_60" [top.cpp:88]   --->   Operation 203 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_53' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 204 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_61" [top.cpp:88]   --->   Operation 204 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 205 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_62" [top.cpp:88]   --->   Operation 205 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 206 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_63" [top.cpp:88]   --->   Operation 206 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 207 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_64" [top.cpp:88]   --->   Operation 207 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 208 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_65" [top.cpp:88]   --->   Operation 208 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 209 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_66" [top.cpp:88]   --->   Operation 209 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 210 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_67" [top.cpp:88]   --->   Operation 210 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 211 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_68" [top.cpp:88]   --->   Operation 211 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 212 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_69" [top.cpp:88]   --->   Operation 212 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 213 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_70" [top.cpp:88]   --->   Operation 213 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 214 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_71" [top.cpp:88]   --->   Operation 214 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 215 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_72" [top.cpp:88]   --->   Operation 215 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 216 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_73" [top.cpp:88]   --->   Operation 216 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 217 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_74" [top.cpp:88]   --->   Operation 217 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 218 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_75" [top.cpp:88]   --->   Operation 218 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 219 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_76" [top.cpp:88]   --->   Operation 219 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 220 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_77" [top.cpp:88]   --->   Operation 220 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 221 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_78" [top.cpp:88]   --->   Operation 221 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 222 [1/1] (0.89ns)   --->   "%add_ln82 = add i7 %zext_ln80, i7 32" [top.cpp:82]   --->   Operation 222 'add' 'add_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.48ns)   --->   "%store_ln80 = store i10 %add_ln80_1, i10 %indvar_flatten" [top.cpp:80]   --->   Operation 223 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.48>
ST_1 : Operation 224 [1/1] (0.48ns)   --->   "%store_ln80 = store i9 %select_ln80_1, i9 %i" [top.cpp:80]   --->   Operation 224 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.48>
ST_1 : Operation 225 [1/1] (0.48ns)   --->   "%store_ln82 = store i7 %add_ln82, i7 %jb" [top.cpp:82]   --->   Operation 225 'store' 'store_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.48>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_85_8" [top.cpp:82]   --->   Operation 226 'br' 'br_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%col_sum_load = load i24 %col_sum"   --->   Operation 1638 'load' 'col_sum_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%col_sum_1_load = load i24 %col_sum_1"   --->   Operation 1639 'load' 'col_sum_1_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%col_sum_2_load = load i24 %col_sum_2"   --->   Operation 1640 'load' 'col_sum_2_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%col_sum_3_load = load i24 %col_sum_3"   --->   Operation 1641 'load' 'col_sum_3_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%col_sum_4_load = load i24 %col_sum_4"   --->   Operation 1642 'load' 'col_sum_4_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%col_sum_5_load = load i24 %col_sum_5"   --->   Operation 1643 'load' 'col_sum_5_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%col_sum_6_load = load i24 %col_sum_6"   --->   Operation 1644 'load' 'col_sum_6_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%col_sum_7_load = load i24 %col_sum_7"   --->   Operation 1645 'load' 'col_sum_7_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%col_sum_8_load = load i24 %col_sum_8"   --->   Operation 1646 'load' 'col_sum_8_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%col_sum_9_load = load i24 %col_sum_9"   --->   Operation 1647 'load' 'col_sum_9_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%col_sum_10_load = load i24 %col_sum_10"   --->   Operation 1648 'load' 'col_sum_10_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%col_sum_11_load = load i24 %col_sum_11"   --->   Operation 1649 'load' 'col_sum_11_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%col_sum_12_load = load i24 %col_sum_12"   --->   Operation 1650 'load' 'col_sum_12_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%col_sum_13_load = load i24 %col_sum_13"   --->   Operation 1651 'load' 'col_sum_13_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%col_sum_14_load = load i24 %col_sum_14"   --->   Operation 1652 'load' 'col_sum_14_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%col_sum_15_load = load i24 %col_sum_15"   --->   Operation 1653 'load' 'col_sum_15_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%col_sum_16_load = load i24 %col_sum_16"   --->   Operation 1654 'load' 'col_sum_16_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%col_sum_17_load = load i24 %col_sum_17"   --->   Operation 1655 'load' 'col_sum_17_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%col_sum_18_load = load i24 %col_sum_18"   --->   Operation 1656 'load' 'col_sum_18_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%col_sum_19_load = load i24 %col_sum_19"   --->   Operation 1657 'load' 'col_sum_19_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%col_sum_20_load = load i24 %col_sum_20"   --->   Operation 1658 'load' 'col_sum_20_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%col_sum_21_load = load i24 %col_sum_21"   --->   Operation 1659 'load' 'col_sum_21_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%col_sum_22_load = load i24 %col_sum_22"   --->   Operation 1660 'load' 'col_sum_22_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%col_sum_23_load = load i24 %col_sum_23"   --->   Operation 1661 'load' 'col_sum_23_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%col_sum_24_load = load i24 %col_sum_24"   --->   Operation 1662 'load' 'col_sum_24_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%col_sum_25_load = load i24 %col_sum_25"   --->   Operation 1663 'load' 'col_sum_25_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%col_sum_26_load = load i24 %col_sum_26"   --->   Operation 1664 'load' 'col_sum_26_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%col_sum_27_load = load i24 %col_sum_27"   --->   Operation 1665 'load' 'col_sum_27_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%col_sum_28_load = load i24 %col_sum_28"   --->   Operation 1666 'load' 'col_sum_28_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%col_sum_29_load = load i24 %col_sum_29"   --->   Operation 1667 'load' 'col_sum_29_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%col_sum_30_load = load i24 %col_sum_30"   --->   Operation 1668 'load' 'col_sum_30_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%col_sum_31_load = load i24 %col_sum_31"   --->   Operation 1669 'load' 'col_sum_31_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%col_sum_32_load = load i24 %col_sum_32"   --->   Operation 1670 'load' 'col_sum_32_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%col_sum_33_load = load i24 %col_sum_33"   --->   Operation 1671 'load' 'col_sum_33_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%col_sum_34_load = load i24 %col_sum_34"   --->   Operation 1672 'load' 'col_sum_34_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%col_sum_35_load = load i24 %col_sum_35"   --->   Operation 1673 'load' 'col_sum_35_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%col_sum_36_load = load i24 %col_sum_36"   --->   Operation 1674 'load' 'col_sum_36_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%col_sum_37_load = load i24 %col_sum_37"   --->   Operation 1675 'load' 'col_sum_37_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%col_sum_38_load = load i24 %col_sum_38"   --->   Operation 1676 'load' 'col_sum_38_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%col_sum_39_load = load i24 %col_sum_39"   --->   Operation 1677 'load' 'col_sum_39_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%col_sum_40_load = load i24 %col_sum_40"   --->   Operation 1678 'load' 'col_sum_40_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%col_sum_41_load = load i24 %col_sum_41"   --->   Operation 1679 'load' 'col_sum_41_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%col_sum_42_load = load i24 %col_sum_42"   --->   Operation 1680 'load' 'col_sum_42_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%col_sum_43_load = load i24 %col_sum_43"   --->   Operation 1681 'load' 'col_sum_43_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%col_sum_44_load = load i24 %col_sum_44"   --->   Operation 1682 'load' 'col_sum_44_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%col_sum_45_load = load i24 %col_sum_45"   --->   Operation 1683 'load' 'col_sum_45_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%col_sum_46_load = load i24 %col_sum_46"   --->   Operation 1684 'load' 'col_sum_46_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%col_sum_47_load = load i24 %col_sum_47"   --->   Operation 1685 'load' 'col_sum_47_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%col_sum_48_load = load i24 %col_sum_48"   --->   Operation 1686 'load' 'col_sum_48_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%col_sum_49_load = load i24 %col_sum_49"   --->   Operation 1687 'load' 'col_sum_49_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%col_sum_50_load = load i24 %col_sum_50"   --->   Operation 1688 'load' 'col_sum_50_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%col_sum_51_load = load i24 %col_sum_51"   --->   Operation 1689 'load' 'col_sum_51_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%col_sum_52_load = load i24 %col_sum_52"   --->   Operation 1690 'load' 'col_sum_52_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%col_sum_53_load = load i24 %col_sum_53"   --->   Operation 1691 'load' 'col_sum_53_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%col_sum_54_load = load i24 %col_sum_54"   --->   Operation 1692 'load' 'col_sum_54_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%col_sum_55_load = load i24 %col_sum_55"   --->   Operation 1693 'load' 'col_sum_55_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%col_sum_56_load = load i24 %col_sum_56"   --->   Operation 1694 'load' 'col_sum_56_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%col_sum_57_load = load i24 %col_sum_57"   --->   Operation 1695 'load' 'col_sum_57_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%col_sum_58_load = load i24 %col_sum_58"   --->   Operation 1696 'load' 'col_sum_58_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%col_sum_59_load = load i24 %col_sum_59"   --->   Operation 1697 'load' 'col_sum_59_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%col_sum_60_load = load i24 %col_sum_60"   --->   Operation 1698 'load' 'col_sum_60_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%col_sum_61_load = load i24 %col_sum_61"   --->   Operation 1699 'load' 'col_sum_61_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%col_sum_62_load = load i24 %col_sum_62"   --->   Operation 1700 'load' 'col_sum_62_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%col_sum_63_load = load i24 %col_sum_63"   --->   Operation 1701 'load' 'col_sum_63_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_load_out, i24 %col_sum_load"   --->   Operation 1702 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_1_load_out, i24 %col_sum_1_load"   --->   Operation 1703 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_2_load_out, i24 %col_sum_2_load"   --->   Operation 1704 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_3_load_out, i24 %col_sum_3_load"   --->   Operation 1705 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_4_load_out, i24 %col_sum_4_load"   --->   Operation 1706 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_5_load_out, i24 %col_sum_5_load"   --->   Operation 1707 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_6_load_out, i24 %col_sum_6_load"   --->   Operation 1708 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_7_load_out, i24 %col_sum_7_load"   --->   Operation 1709 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8_load_out, i24 %col_sum_8_load"   --->   Operation 1710 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_9_load_out, i24 %col_sum_9_load"   --->   Operation 1711 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_10_load_out, i24 %col_sum_10_load"   --->   Operation 1712 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_11_load_out, i24 %col_sum_11_load"   --->   Operation 1713 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12_load_out, i24 %col_sum_12_load"   --->   Operation 1714 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_13_load_out, i24 %col_sum_13_load"   --->   Operation 1715 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_14_load_out, i24 %col_sum_14_load"   --->   Operation 1716 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_15_load_out, i24 %col_sum_15_load"   --->   Operation 1717 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16_load_out, i24 %col_sum_16_load"   --->   Operation 1718 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_17_load_out, i24 %col_sum_17_load"   --->   Operation 1719 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_18_load_out, i24 %col_sum_18_load"   --->   Operation 1720 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_19_load_out, i24 %col_sum_19_load"   --->   Operation 1721 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20_load_out, i24 %col_sum_20_load"   --->   Operation 1722 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_21_load_out, i24 %col_sum_21_load"   --->   Operation 1723 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_22_load_out, i24 %col_sum_22_load"   --->   Operation 1724 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_23_load_out, i24 %col_sum_23_load"   --->   Operation 1725 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24_load_out, i24 %col_sum_24_load"   --->   Operation 1726 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_25_load_out, i24 %col_sum_25_load"   --->   Operation 1727 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_26_load_out, i24 %col_sum_26_load"   --->   Operation 1728 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_27_load_out, i24 %col_sum_27_load"   --->   Operation 1729 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28_load_out, i24 %col_sum_28_load"   --->   Operation 1730 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_29_load_out, i24 %col_sum_29_load"   --->   Operation 1731 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_30_load_out, i24 %col_sum_30_load"   --->   Operation 1732 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_31_load_out, i24 %col_sum_31_load"   --->   Operation 1733 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32_load_out, i24 %col_sum_32_load"   --->   Operation 1734 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_33_load_out, i24 %col_sum_33_load"   --->   Operation 1735 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_34_load_out, i24 %col_sum_34_load"   --->   Operation 1736 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_35_load_out, i24 %col_sum_35_load"   --->   Operation 1737 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36_load_out, i24 %col_sum_36_load"   --->   Operation 1738 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_37_load_out, i24 %col_sum_37_load"   --->   Operation 1739 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_38_load_out, i24 %col_sum_38_load"   --->   Operation 1740 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_39_load_out, i24 %col_sum_39_load"   --->   Operation 1741 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40_load_out, i24 %col_sum_40_load"   --->   Operation 1742 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_41_load_out, i24 %col_sum_41_load"   --->   Operation 1743 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_42_load_out, i24 %col_sum_42_load"   --->   Operation 1744 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_43_load_out, i24 %col_sum_43_load"   --->   Operation 1745 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44_load_out, i24 %col_sum_44_load"   --->   Operation 1746 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_45_load_out, i24 %col_sum_45_load"   --->   Operation 1747 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_46_load_out, i24 %col_sum_46_load"   --->   Operation 1748 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_47_load_out, i24 %col_sum_47_load"   --->   Operation 1749 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48_load_out, i24 %col_sum_48_load"   --->   Operation 1750 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_49_load_out, i24 %col_sum_49_load"   --->   Operation 1751 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_50_load_out, i24 %col_sum_50_load"   --->   Operation 1752 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_51_load_out, i24 %col_sum_51_load"   --->   Operation 1753 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52_load_out, i24 %col_sum_52_load"   --->   Operation 1754 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_53_load_out, i24 %col_sum_53_load"   --->   Operation 1755 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_54_load_out, i24 %col_sum_54_load"   --->   Operation 1756 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_55_load_out, i24 %col_sum_55_load"   --->   Operation 1757 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56_load_out, i24 %col_sum_56_load"   --->   Operation 1758 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_57_load_out, i24 %col_sum_57_load"   --->   Operation 1759 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_58_load_out, i24 %col_sum_58_load"   --->   Operation 1760 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_59_load_out, i24 %col_sum_59_load"   --->   Operation 1761 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60_load_out, i24 %col_sum_60_load"   --->   Operation 1762 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_61_load_out, i24 %col_sum_61_load"   --->   Operation 1763 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_62_load_out, i24 %col_sum_62_load"   --->   Operation 1764 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_63_load_out, i24 %col_sum_63_load"   --->   Operation 1765 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 1766 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_80_6_VITIS_LOOP_82_7_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [top.cpp:84]   --->   Operation 229 'specpipeline' 'specpipeline_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%col_sum_load_1 = load i24 %col_sum" [top.cpp:88]   --->   Operation 230 'load' 'col_sum_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%col_sum_32_load_1 = load i24 %col_sum_32" [top.cpp:88]   --->   Operation 231 'load' 'col_sum_32_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.43ns)   --->   "%select_ln88 = select i1 %icmp_ln88_2, i24 %col_sum_32_load_1, i24 %col_sum_load_1" [top.cpp:88]   --->   Operation 232 'select' 'select_ln88' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i24 %select_ln88" [top.cpp:88]   --->   Operation 233 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:88]   --->   Operation 234 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln88_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:88]   --->   Operation 235 'sext' 'sext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (1.10ns)   --->   "%col_sum_64 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load, i24 %select_ln88" [top.cpp:88]   --->   Operation 236 'add' 'col_sum_64' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (1.10ns)   --->   "%add_ln88_1 = add i25 %sext_ln88_1, i25 %sext_ln88" [top.cpp:88]   --->   Operation 237 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (1.12ns)   --->   "%icmp_ln88 = icmp_eq  i25 %add_ln88_1, i25 0" [top.cpp:88]   --->   Operation 238 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %if.end.i.i210, void %if.then.i.i208" [top.cpp:88]   --->   Operation 239 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.case.32271, void %V32.i.i27.i.i180461.case.0270" [top.cpp:88]   --->   Operation 240 'br' 'br_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_32" [top.cpp:88]   --->   Operation 241 'store' 'store_ln88' <Predicate = (icmp_ln88 & !icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit269" [top.cpp:88]   --->   Operation 242 'br' 'br_ln88' <Predicate = (icmp_ln88 & !icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum" [top.cpp:88]   --->   Operation 243 'store' 'store_ln88' <Predicate = (icmp_ln88 & icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit269" [top.cpp:88]   --->   Operation 244 'br' 'br_ln88' <Predicate = (icmp_ln88 & icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210" [top.cpp:88]   --->   Operation 245 'br' 'br_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_1, i32 24" [top.cpp:88]   --->   Operation 246 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.case.32, void %V32.i.i27.i.i180461.case.0" [top.cpp:88]   --->   Operation 247 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_64, i24 %col_sum_32" [top.cpp:88]   --->   Operation 248 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit" [top.cpp:88]   --->   Operation 249 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_64, i24 %col_sum" [top.cpp:88]   --->   Operation 250 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit" [top.cpp:88]   --->   Operation 251 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_64, i32 23" [top.cpp:88]   --->   Operation 252 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln88)   --->   "%xor_ln88 = xor i1 %tmp_5, i1 1" [top.cpp:88]   --->   Operation 253 'xor' 'xor_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88 = and i1 %tmp_6, i1 %xor_ln88" [top.cpp:88]   --->   Operation 254 'and' 'and_ln88' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_1)   --->   "%xor_ln88_1 = xor i1 %tmp_6, i1 1" [top.cpp:88]   --->   Operation 255 'xor' 'xor_ln88_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_1 = and i1 %tmp_5, i1 %xor_ln88_1" [top.cpp:88]   --->   Operation 256 'and' 'and_ln88_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.33ns)   --->   "%xor_ln88_2 = xor i1 %tmp_5, i1 %tmp_6" [top.cpp:88]   --->   Operation 257 'xor' 'xor_ln88_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_2, void %for.inc71, void %if.end.i.i.i232" [top.cpp:88]   --->   Operation 258 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88, void %if.else.i.i.i241, void %if.then2.i.i.i240" [top.cpp:88]   --->   Operation 259 'br' 'br_ln88' <Predicate = (xor_ln88_2)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_1, void %if.end15.i.i.i248, void %if.then9.i.i.i247" [top.cpp:88]   --->   Operation 260 'br' 'br_ln88' <Predicate = (xor_ln88_2 & !and_ln88)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.case.32265, void %V32.i.i27.i.i180461.case.0264" [top.cpp:88]   --->   Operation 261 'br' 'br_ln88' <Predicate = (xor_ln88_2 & !and_ln88 & and_ln88_1)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_32" [top.cpp:88]   --->   Operation 262 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_2 & !and_ln88 & and_ln88_1)> <Delay = 0.60>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit263" [top.cpp:88]   --->   Operation 263 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_2 & !and_ln88 & and_ln88_1)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum" [top.cpp:88]   --->   Operation 264 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_2 & !and_ln88 & and_ln88_1)> <Delay = 0.60>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit263" [top.cpp:88]   --->   Operation 265 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_2 & !and_ln88 & and_ln88_1)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248" [top.cpp:88]   --->   Operation 266 'br' 'br_ln88' <Predicate = (xor_ln88_2 & !and_ln88 & and_ln88_1)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71" [top.cpp:88]   --->   Operation 267 'br' 'br_ln88' <Predicate = (xor_ln88_2 & !and_ln88)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.case.32268, void %V32.i.i27.i.i180461.case.0267" [top.cpp:88]   --->   Operation 268 'br' 'br_ln88' <Predicate = (xor_ln88_2 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_32" [top.cpp:88]   --->   Operation 269 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_2 & and_ln88)> <Delay = 0.60>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit266" [top.cpp:88]   --->   Operation 270 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_2 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum" [top.cpp:88]   --->   Operation 271 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_2 & and_ln88)> <Delay = 0.60>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.exit266" [top.cpp:88]   --->   Operation 272 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_2 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71" [top.cpp:88]   --->   Operation 273 'br' 'br_ln88' <Predicate = (xor_ln88_2 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%col_sum_1_load_1 = load i24 %col_sum_1" [top.cpp:88]   --->   Operation 274 'load' 'col_sum_1_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%col_sum_33_load_1 = load i24 %col_sum_33" [top.cpp:88]   --->   Operation 275 'load' 'col_sum_33_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.43ns)   --->   "%select_ln88_1 = select i1 %icmp_ln88_2, i24 %col_sum_33_load_1, i24 %col_sum_1_load_1" [top.cpp:88]   --->   Operation 276 'select' 'select_ln88_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln88_2 = sext i24 %select_ln88_1" [top.cpp:88]   --->   Operation 277 'sext' 'sext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:88]   --->   Operation 278 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln88_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load" [top.cpp:88]   --->   Operation 279 'sext' 'sext_ln88_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (1.10ns)   --->   "%col_sum_65 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load, i24 %select_ln88_1" [top.cpp:88]   --->   Operation 280 'add' 'col_sum_65' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (1.10ns)   --->   "%add_ln88_2 = add i25 %sext_ln88_3, i25 %sext_ln88_2" [top.cpp:88]   --->   Operation 281 'add' 'add_ln88_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (1.12ns)   --->   "%icmp_ln88_3 = icmp_eq  i25 %add_ln88_2, i25 0" [top.cpp:88]   --->   Operation 282 'icmp' 'icmp_ln88_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_3, void %if.end.i.i210.1, void %if.then.i.i208.1" [top.cpp:88]   --->   Operation 283 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.1.case.33280, void %V32.i.i27.i.i180461.1.case.1279" [top.cpp:88]   --->   Operation 284 'br' 'br_ln88' <Predicate = (icmp_ln88_3)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_33" [top.cpp:88]   --->   Operation 285 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_3)> <Delay = 0.60>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit278" [top.cpp:88]   --->   Operation 286 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_3)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_1" [top.cpp:88]   --->   Operation 287 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_3)> <Delay = 0.60>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit278" [top.cpp:88]   --->   Operation 288 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_3)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.1" [top.cpp:88]   --->   Operation 289 'br' 'br_ln88' <Predicate = (icmp_ln88_3)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_2, i32 24" [top.cpp:88]   --->   Operation 290 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.1.case.33, void %V32.i.i27.i.i180461.1.case.1" [top.cpp:88]   --->   Operation 291 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_65, i24 %col_sum_33" [top.cpp:88]   --->   Operation 292 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit" [top.cpp:88]   --->   Operation 293 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_65, i24 %col_sum_1" [top.cpp:88]   --->   Operation 294 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit" [top.cpp:88]   --->   Operation 295 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_65, i32 23" [top.cpp:88]   --->   Operation 296 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_2)   --->   "%xor_ln88_3 = xor i1 %tmp_7, i1 1" [top.cpp:88]   --->   Operation 297 'xor' 'xor_ln88_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_2 = and i1 %tmp_8, i1 %xor_ln88_3" [top.cpp:88]   --->   Operation 298 'and' 'and_ln88_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_3)   --->   "%xor_ln88_4 = xor i1 %tmp_8, i1 1" [top.cpp:88]   --->   Operation 299 'xor' 'xor_ln88_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_3 = and i1 %tmp_7, i1 %xor_ln88_4" [top.cpp:88]   --->   Operation 300 'and' 'and_ln88_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.33ns)   --->   "%xor_ln88_5 = xor i1 %tmp_7, i1 %tmp_8" [top.cpp:88]   --->   Operation 301 'xor' 'xor_ln88_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_5, void %for.inc71.1, void %if.end.i.i.i232.1" [top.cpp:88]   --->   Operation 302 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_2, void %if.else.i.i.i241.1, void %if.then2.i.i.i240.1" [top.cpp:88]   --->   Operation 303 'br' 'br_ln88' <Predicate = (xor_ln88_5)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_3, void %if.end15.i.i.i248.1, void %if.then9.i.i.i247.1" [top.cpp:88]   --->   Operation 304 'br' 'br_ln88' <Predicate = (xor_ln88_5 & !and_ln88_2)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.1.case.33277, void %V32.i.i27.i.i180461.1.case.1276" [top.cpp:88]   --->   Operation 305 'br' 'br_ln88' <Predicate = (xor_ln88_5 & !and_ln88_2 & and_ln88_3)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_33" [top.cpp:88]   --->   Operation 306 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_5 & !and_ln88_2 & and_ln88_3)> <Delay = 0.60>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit275" [top.cpp:88]   --->   Operation 307 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_5 & !and_ln88_2 & and_ln88_3)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_1" [top.cpp:88]   --->   Operation 308 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_5 & !and_ln88_2 & and_ln88_3)> <Delay = 0.60>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit275" [top.cpp:88]   --->   Operation 309 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_5 & !and_ln88_2 & and_ln88_3)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.1" [top.cpp:88]   --->   Operation 310 'br' 'br_ln88' <Predicate = (xor_ln88_5 & !and_ln88_2 & and_ln88_3)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.1" [top.cpp:88]   --->   Operation 311 'br' 'br_ln88' <Predicate = (xor_ln88_5 & !and_ln88_2)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.1.case.33274, void %V32.i.i27.i.i180461.1.case.1273" [top.cpp:88]   --->   Operation 312 'br' 'br_ln88' <Predicate = (xor_ln88_5 & and_ln88_2)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_33" [top.cpp:88]   --->   Operation 313 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_5 & and_ln88_2)> <Delay = 0.60>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit272" [top.cpp:88]   --->   Operation 314 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_5 & and_ln88_2)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_1" [top.cpp:88]   --->   Operation 315 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_5 & and_ln88_2)> <Delay = 0.60>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.1.exit272" [top.cpp:88]   --->   Operation 316 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_5 & and_ln88_2)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.1" [top.cpp:88]   --->   Operation 317 'br' 'br_ln88' <Predicate = (xor_ln88_5 & and_ln88_2)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%col_sum_2_load_1 = load i24 %col_sum_2" [top.cpp:88]   --->   Operation 318 'load' 'col_sum_2_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%col_sum_34_load_1 = load i24 %col_sum_34" [top.cpp:88]   --->   Operation 319 'load' 'col_sum_34_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.43ns)   --->   "%select_ln88_2 = select i1 %icmp_ln88_2, i24 %col_sum_34_load_1, i24 %col_sum_2_load_1" [top.cpp:88]   --->   Operation 320 'select' 'select_ln88_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln88_4 = sext i24 %select_ln88_2" [top.cpp:88]   --->   Operation 321 'sext' 'sext_ln88_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:88]   --->   Operation 322 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln88_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:88]   --->   Operation 323 'sext' 'sext_ln88_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.10ns)   --->   "%col_sum_66 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load, i24 %select_ln88_2" [top.cpp:88]   --->   Operation 324 'add' 'col_sum_66' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (1.10ns)   --->   "%add_ln88_3 = add i25 %sext_ln88_5, i25 %sext_ln88_4" [top.cpp:88]   --->   Operation 325 'add' 'add_ln88_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (1.12ns)   --->   "%icmp_ln88_4 = icmp_eq  i25 %add_ln88_3, i25 0" [top.cpp:88]   --->   Operation 326 'icmp' 'icmp_ln88_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_4, void %if.end.i.i210.2, void %if.then.i.i208.2" [top.cpp:88]   --->   Operation 327 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.2.case.34289, void %V32.i.i27.i.i180461.2.case.2288" [top.cpp:88]   --->   Operation 328 'br' 'br_ln88' <Predicate = (icmp_ln88_4)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_34" [top.cpp:88]   --->   Operation 329 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_4)> <Delay = 0.60>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit287" [top.cpp:88]   --->   Operation 330 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_4)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_2" [top.cpp:88]   --->   Operation 331 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_4)> <Delay = 0.60>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit287" [top.cpp:88]   --->   Operation 332 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_4)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.2" [top.cpp:88]   --->   Operation 333 'br' 'br_ln88' <Predicate = (icmp_ln88_4)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_3, i32 24" [top.cpp:88]   --->   Operation 334 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.2.case.34, void %V32.i.i27.i.i180461.2.case.2" [top.cpp:88]   --->   Operation 335 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_66, i24 %col_sum_34" [top.cpp:88]   --->   Operation 336 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit" [top.cpp:88]   --->   Operation 337 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_66, i24 %col_sum_2" [top.cpp:88]   --->   Operation 338 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit" [top.cpp:88]   --->   Operation 339 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_66, i32 23" [top.cpp:88]   --->   Operation 340 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_4)   --->   "%xor_ln88_6 = xor i1 %tmp_9, i1 1" [top.cpp:88]   --->   Operation 341 'xor' 'xor_ln88_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_4 = and i1 %tmp_10, i1 %xor_ln88_6" [top.cpp:88]   --->   Operation 342 'and' 'and_ln88_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_5)   --->   "%xor_ln88_7 = xor i1 %tmp_10, i1 1" [top.cpp:88]   --->   Operation 343 'xor' 'xor_ln88_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_5 = and i1 %tmp_9, i1 %xor_ln88_7" [top.cpp:88]   --->   Operation 344 'and' 'and_ln88_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.33ns)   --->   "%xor_ln88_8 = xor i1 %tmp_9, i1 %tmp_10" [top.cpp:88]   --->   Operation 345 'xor' 'xor_ln88_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_8, void %for.inc71.2, void %if.end.i.i.i232.2" [top.cpp:88]   --->   Operation 346 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_4, void %if.else.i.i.i241.2, void %if.then2.i.i.i240.2" [top.cpp:88]   --->   Operation 347 'br' 'br_ln88' <Predicate = (xor_ln88_8)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_5, void %if.end15.i.i.i248.2, void %if.then9.i.i.i247.2" [top.cpp:88]   --->   Operation 348 'br' 'br_ln88' <Predicate = (xor_ln88_8 & !and_ln88_4)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.2.case.34286, void %V32.i.i27.i.i180461.2.case.2285" [top.cpp:88]   --->   Operation 349 'br' 'br_ln88' <Predicate = (xor_ln88_8 & !and_ln88_4 & and_ln88_5)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_34" [top.cpp:88]   --->   Operation 350 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_8 & !and_ln88_4 & and_ln88_5)> <Delay = 0.60>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit284" [top.cpp:88]   --->   Operation 351 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_8 & !and_ln88_4 & and_ln88_5)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_2" [top.cpp:88]   --->   Operation 352 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_8 & !and_ln88_4 & and_ln88_5)> <Delay = 0.60>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit284" [top.cpp:88]   --->   Operation 353 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_8 & !and_ln88_4 & and_ln88_5)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.2" [top.cpp:88]   --->   Operation 354 'br' 'br_ln88' <Predicate = (xor_ln88_8 & !and_ln88_4 & and_ln88_5)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.2" [top.cpp:88]   --->   Operation 355 'br' 'br_ln88' <Predicate = (xor_ln88_8 & !and_ln88_4)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.2.case.34283, void %V32.i.i27.i.i180461.2.case.2282" [top.cpp:88]   --->   Operation 356 'br' 'br_ln88' <Predicate = (xor_ln88_8 & and_ln88_4)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_34" [top.cpp:88]   --->   Operation 357 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_8 & and_ln88_4)> <Delay = 0.60>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit281" [top.cpp:88]   --->   Operation 358 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_8 & and_ln88_4)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_2" [top.cpp:88]   --->   Operation 359 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_8 & and_ln88_4)> <Delay = 0.60>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.2.exit281" [top.cpp:88]   --->   Operation 360 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_8 & and_ln88_4)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.2" [top.cpp:88]   --->   Operation 361 'br' 'br_ln88' <Predicate = (xor_ln88_8 & and_ln88_4)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%col_sum_3_load_1 = load i24 %col_sum_3" [top.cpp:88]   --->   Operation 362 'load' 'col_sum_3_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%col_sum_35_load_1 = load i24 %col_sum_35" [top.cpp:88]   --->   Operation 363 'load' 'col_sum_35_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.43ns)   --->   "%select_ln88_3 = select i1 %icmp_ln88_2, i24 %col_sum_35_load_1, i24 %col_sum_3_load_1" [top.cpp:88]   --->   Operation 364 'select' 'select_ln88_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln88_6 = sext i24 %select_ln88_3" [top.cpp:88]   --->   Operation 365 'sext' 'sext_ln88_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:88]   --->   Operation 366 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln88_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load" [top.cpp:88]   --->   Operation 367 'sext' 'sext_ln88_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (1.10ns)   --->   "%col_sum_67 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load, i24 %select_ln88_3" [top.cpp:88]   --->   Operation 368 'add' 'col_sum_67' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (1.10ns)   --->   "%add_ln88_4 = add i25 %sext_ln88_7, i25 %sext_ln88_6" [top.cpp:88]   --->   Operation 369 'add' 'add_ln88_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (1.12ns)   --->   "%icmp_ln88_5 = icmp_eq  i25 %add_ln88_4, i25 0" [top.cpp:88]   --->   Operation 370 'icmp' 'icmp_ln88_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_5, void %if.end.i.i210.3, void %if.then.i.i208.3" [top.cpp:88]   --->   Operation 371 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.3.case.35298, void %V32.i.i27.i.i180461.3.case.3297" [top.cpp:88]   --->   Operation 372 'br' 'br_ln88' <Predicate = (icmp_ln88_5)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_35" [top.cpp:88]   --->   Operation 373 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_5)> <Delay = 0.60>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit296" [top.cpp:88]   --->   Operation 374 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_5)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_3" [top.cpp:88]   --->   Operation 375 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_5)> <Delay = 0.60>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit296" [top.cpp:88]   --->   Operation 376 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_5)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.3" [top.cpp:88]   --->   Operation 377 'br' 'br_ln88' <Predicate = (icmp_ln88_5)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_4, i32 24" [top.cpp:88]   --->   Operation 378 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.3.case.35, void %V32.i.i27.i.i180461.3.case.3" [top.cpp:88]   --->   Operation 379 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_67, i24 %col_sum_35" [top.cpp:88]   --->   Operation 380 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit" [top.cpp:88]   --->   Operation 381 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_67, i24 %col_sum_3" [top.cpp:88]   --->   Operation 382 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit" [top.cpp:88]   --->   Operation 383 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_67, i32 23" [top.cpp:88]   --->   Operation 384 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_6)   --->   "%xor_ln88_9 = xor i1 %tmp_11, i1 1" [top.cpp:88]   --->   Operation 385 'xor' 'xor_ln88_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_6 = and i1 %tmp_12, i1 %xor_ln88_9" [top.cpp:88]   --->   Operation 386 'and' 'and_ln88_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_7)   --->   "%xor_ln88_10 = xor i1 %tmp_12, i1 1" [top.cpp:88]   --->   Operation 387 'xor' 'xor_ln88_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_7 = and i1 %tmp_11, i1 %xor_ln88_10" [top.cpp:88]   --->   Operation 388 'and' 'and_ln88_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.33ns)   --->   "%xor_ln88_11 = xor i1 %tmp_11, i1 %tmp_12" [top.cpp:88]   --->   Operation 389 'xor' 'xor_ln88_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_11, void %for.inc71.3, void %if.end.i.i.i232.3" [top.cpp:88]   --->   Operation 390 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_6, void %if.else.i.i.i241.3, void %if.then2.i.i.i240.3" [top.cpp:88]   --->   Operation 391 'br' 'br_ln88' <Predicate = (xor_ln88_11)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_7, void %if.end15.i.i.i248.3, void %if.then9.i.i.i247.3" [top.cpp:88]   --->   Operation 392 'br' 'br_ln88' <Predicate = (xor_ln88_11 & !and_ln88_6)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.3.case.35295, void %V32.i.i27.i.i180461.3.case.3294" [top.cpp:88]   --->   Operation 393 'br' 'br_ln88' <Predicate = (xor_ln88_11 & !and_ln88_6 & and_ln88_7)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_35" [top.cpp:88]   --->   Operation 394 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_11 & !and_ln88_6 & and_ln88_7)> <Delay = 0.60>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit293" [top.cpp:88]   --->   Operation 395 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_11 & !and_ln88_6 & and_ln88_7)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_3" [top.cpp:88]   --->   Operation 396 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_11 & !and_ln88_6 & and_ln88_7)> <Delay = 0.60>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit293" [top.cpp:88]   --->   Operation 397 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_11 & !and_ln88_6 & and_ln88_7)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.3" [top.cpp:88]   --->   Operation 398 'br' 'br_ln88' <Predicate = (xor_ln88_11 & !and_ln88_6 & and_ln88_7)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.3" [top.cpp:88]   --->   Operation 399 'br' 'br_ln88' <Predicate = (xor_ln88_11 & !and_ln88_6)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.3.case.35292, void %V32.i.i27.i.i180461.3.case.3291" [top.cpp:88]   --->   Operation 400 'br' 'br_ln88' <Predicate = (xor_ln88_11 & and_ln88_6)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_35" [top.cpp:88]   --->   Operation 401 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_11 & and_ln88_6)> <Delay = 0.60>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit290" [top.cpp:88]   --->   Operation 402 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_11 & and_ln88_6)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_3" [top.cpp:88]   --->   Operation 403 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_11 & and_ln88_6)> <Delay = 0.60>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.3.exit290" [top.cpp:88]   --->   Operation 404 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_11 & and_ln88_6)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.3" [top.cpp:88]   --->   Operation 405 'br' 'br_ln88' <Predicate = (xor_ln88_11 & and_ln88_6)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%col_sum_4_load_1 = load i24 %col_sum_4" [top.cpp:88]   --->   Operation 406 'load' 'col_sum_4_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%col_sum_36_load_1 = load i24 %col_sum_36" [top.cpp:88]   --->   Operation 407 'load' 'col_sum_36_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.43ns)   --->   "%select_ln88_4 = select i1 %icmp_ln88_2, i24 %col_sum_36_load_1, i24 %col_sum_4_load_1" [top.cpp:88]   --->   Operation 408 'select' 'select_ln88_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln88_8 = sext i24 %select_ln88_4" [top.cpp:88]   --->   Operation 409 'sext' 'sext_ln88_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:88]   --->   Operation 410 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln88_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:88]   --->   Operation 411 'sext' 'sext_ln88_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (1.10ns)   --->   "%col_sum_68 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load, i24 %select_ln88_4" [top.cpp:88]   --->   Operation 412 'add' 'col_sum_68' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (1.10ns)   --->   "%add_ln88_5 = add i25 %sext_ln88_9, i25 %sext_ln88_8" [top.cpp:88]   --->   Operation 413 'add' 'add_ln88_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (1.12ns)   --->   "%icmp_ln88_6 = icmp_eq  i25 %add_ln88_5, i25 0" [top.cpp:88]   --->   Operation 414 'icmp' 'icmp_ln88_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_6, void %if.end.i.i210.4, void %if.then.i.i208.4" [top.cpp:88]   --->   Operation 415 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.4.case.36307, void %V32.i.i27.i.i180461.4.case.4306" [top.cpp:88]   --->   Operation 416 'br' 'br_ln88' <Predicate = (icmp_ln88_6)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_36" [top.cpp:88]   --->   Operation 417 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_6)> <Delay = 0.60>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit305" [top.cpp:88]   --->   Operation 418 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_6)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_4" [top.cpp:88]   --->   Operation 419 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_6)> <Delay = 0.60>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit305" [top.cpp:88]   --->   Operation 420 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_6)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.4" [top.cpp:88]   --->   Operation 421 'br' 'br_ln88' <Predicate = (icmp_ln88_6)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_5, i32 24" [top.cpp:88]   --->   Operation 422 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.4.case.36, void %V32.i.i27.i.i180461.4.case.4" [top.cpp:88]   --->   Operation 423 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_68, i24 %col_sum_36" [top.cpp:88]   --->   Operation 424 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit" [top.cpp:88]   --->   Operation 425 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_68, i24 %col_sum_4" [top.cpp:88]   --->   Operation 426 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit" [top.cpp:88]   --->   Operation 427 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_68, i32 23" [top.cpp:88]   --->   Operation 428 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_8)   --->   "%xor_ln88_12 = xor i1 %tmp_13, i1 1" [top.cpp:88]   --->   Operation 429 'xor' 'xor_ln88_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_8 = and i1 %tmp_14, i1 %xor_ln88_12" [top.cpp:88]   --->   Operation 430 'and' 'and_ln88_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_9)   --->   "%xor_ln88_13 = xor i1 %tmp_14, i1 1" [top.cpp:88]   --->   Operation 431 'xor' 'xor_ln88_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_9 = and i1 %tmp_13, i1 %xor_ln88_13" [top.cpp:88]   --->   Operation 432 'and' 'and_ln88_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.33ns)   --->   "%xor_ln88_14 = xor i1 %tmp_13, i1 %tmp_14" [top.cpp:88]   --->   Operation 433 'xor' 'xor_ln88_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_14, void %for.inc71.4, void %if.end.i.i.i232.4" [top.cpp:88]   --->   Operation 434 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_8, void %if.else.i.i.i241.4, void %if.then2.i.i.i240.4" [top.cpp:88]   --->   Operation 435 'br' 'br_ln88' <Predicate = (xor_ln88_14)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_9, void %if.end15.i.i.i248.4, void %if.then9.i.i.i247.4" [top.cpp:88]   --->   Operation 436 'br' 'br_ln88' <Predicate = (xor_ln88_14 & !and_ln88_8)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.4.case.36304, void %V32.i.i27.i.i180461.4.case.4303" [top.cpp:88]   --->   Operation 437 'br' 'br_ln88' <Predicate = (xor_ln88_14 & !and_ln88_8 & and_ln88_9)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_36" [top.cpp:88]   --->   Operation 438 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_14 & !and_ln88_8 & and_ln88_9)> <Delay = 0.60>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit302" [top.cpp:88]   --->   Operation 439 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_14 & !and_ln88_8 & and_ln88_9)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_4" [top.cpp:88]   --->   Operation 440 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_14 & !and_ln88_8 & and_ln88_9)> <Delay = 0.60>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit302" [top.cpp:88]   --->   Operation 441 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_14 & !and_ln88_8 & and_ln88_9)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.4" [top.cpp:88]   --->   Operation 442 'br' 'br_ln88' <Predicate = (xor_ln88_14 & !and_ln88_8 & and_ln88_9)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.4" [top.cpp:88]   --->   Operation 443 'br' 'br_ln88' <Predicate = (xor_ln88_14 & !and_ln88_8)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.4.case.36301, void %V32.i.i27.i.i180461.4.case.4300" [top.cpp:88]   --->   Operation 444 'br' 'br_ln88' <Predicate = (xor_ln88_14 & and_ln88_8)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_36" [top.cpp:88]   --->   Operation 445 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_14 & and_ln88_8)> <Delay = 0.60>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit299" [top.cpp:88]   --->   Operation 446 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_14 & and_ln88_8)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_4" [top.cpp:88]   --->   Operation 447 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_14 & and_ln88_8)> <Delay = 0.60>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.4.exit299" [top.cpp:88]   --->   Operation 448 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_14 & and_ln88_8)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.4" [top.cpp:88]   --->   Operation 449 'br' 'br_ln88' <Predicate = (xor_ln88_14 & and_ln88_8)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%col_sum_5_load_1 = load i24 %col_sum_5" [top.cpp:88]   --->   Operation 450 'load' 'col_sum_5_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%col_sum_37_load_1 = load i24 %col_sum_37" [top.cpp:88]   --->   Operation 451 'load' 'col_sum_37_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.43ns)   --->   "%select_ln88_5 = select i1 %icmp_ln88_2, i24 %col_sum_37_load_1, i24 %col_sum_5_load_1" [top.cpp:88]   --->   Operation 452 'select' 'select_ln88_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln88_10 = sext i24 %select_ln88_5" [top.cpp:88]   --->   Operation 453 'sext' 'sext_ln88_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:88]   --->   Operation 454 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln88_11 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load" [top.cpp:88]   --->   Operation 455 'sext' 'sext_ln88_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (1.10ns)   --->   "%col_sum_69 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load, i24 %select_ln88_5" [top.cpp:88]   --->   Operation 456 'add' 'col_sum_69' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (1.10ns)   --->   "%add_ln88_6 = add i25 %sext_ln88_11, i25 %sext_ln88_10" [top.cpp:88]   --->   Operation 457 'add' 'add_ln88_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (1.12ns)   --->   "%icmp_ln88_7 = icmp_eq  i25 %add_ln88_6, i25 0" [top.cpp:88]   --->   Operation 458 'icmp' 'icmp_ln88_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_7, void %if.end.i.i210.5, void %if.then.i.i208.5" [top.cpp:88]   --->   Operation 459 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.5.case.37316, void %V32.i.i27.i.i180461.5.case.5315" [top.cpp:88]   --->   Operation 460 'br' 'br_ln88' <Predicate = (icmp_ln88_7)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_37" [top.cpp:88]   --->   Operation 461 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_7)> <Delay = 0.60>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit314" [top.cpp:88]   --->   Operation 462 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_7)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_5" [top.cpp:88]   --->   Operation 463 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_7)> <Delay = 0.60>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit314" [top.cpp:88]   --->   Operation 464 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_7)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.5" [top.cpp:88]   --->   Operation 465 'br' 'br_ln88' <Predicate = (icmp_ln88_7)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_6, i32 24" [top.cpp:88]   --->   Operation 466 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.5.case.37, void %V32.i.i27.i.i180461.5.case.5" [top.cpp:88]   --->   Operation 467 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_69, i24 %col_sum_37" [top.cpp:88]   --->   Operation 468 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit" [top.cpp:88]   --->   Operation 469 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_69, i24 %col_sum_5" [top.cpp:88]   --->   Operation 470 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit" [top.cpp:88]   --->   Operation 471 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_69, i32 23" [top.cpp:88]   --->   Operation 472 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_10)   --->   "%xor_ln88_15 = xor i1 %tmp_15, i1 1" [top.cpp:88]   --->   Operation 473 'xor' 'xor_ln88_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_10 = and i1 %tmp_16, i1 %xor_ln88_15" [top.cpp:88]   --->   Operation 474 'and' 'and_ln88_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_11)   --->   "%xor_ln88_16 = xor i1 %tmp_16, i1 1" [top.cpp:88]   --->   Operation 475 'xor' 'xor_ln88_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_11 = and i1 %tmp_15, i1 %xor_ln88_16" [top.cpp:88]   --->   Operation 476 'and' 'and_ln88_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.33ns)   --->   "%xor_ln88_17 = xor i1 %tmp_15, i1 %tmp_16" [top.cpp:88]   --->   Operation 477 'xor' 'xor_ln88_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_17, void %for.inc71.5, void %if.end.i.i.i232.5" [top.cpp:88]   --->   Operation 478 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_10, void %if.else.i.i.i241.5, void %if.then2.i.i.i240.5" [top.cpp:88]   --->   Operation 479 'br' 'br_ln88' <Predicate = (xor_ln88_17)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_11, void %if.end15.i.i.i248.5, void %if.then9.i.i.i247.5" [top.cpp:88]   --->   Operation 480 'br' 'br_ln88' <Predicate = (xor_ln88_17 & !and_ln88_10)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.5.case.37313, void %V32.i.i27.i.i180461.5.case.5312" [top.cpp:88]   --->   Operation 481 'br' 'br_ln88' <Predicate = (xor_ln88_17 & !and_ln88_10 & and_ln88_11)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_37" [top.cpp:88]   --->   Operation 482 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_17 & !and_ln88_10 & and_ln88_11)> <Delay = 0.60>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit311" [top.cpp:88]   --->   Operation 483 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_17 & !and_ln88_10 & and_ln88_11)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_5" [top.cpp:88]   --->   Operation 484 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_17 & !and_ln88_10 & and_ln88_11)> <Delay = 0.60>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit311" [top.cpp:88]   --->   Operation 485 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_17 & !and_ln88_10 & and_ln88_11)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.5" [top.cpp:88]   --->   Operation 486 'br' 'br_ln88' <Predicate = (xor_ln88_17 & !and_ln88_10 & and_ln88_11)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.5" [top.cpp:88]   --->   Operation 487 'br' 'br_ln88' <Predicate = (xor_ln88_17 & !and_ln88_10)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.5.case.37310, void %V32.i.i27.i.i180461.5.case.5309" [top.cpp:88]   --->   Operation 488 'br' 'br_ln88' <Predicate = (xor_ln88_17 & and_ln88_10)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_37" [top.cpp:88]   --->   Operation 489 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_17 & and_ln88_10)> <Delay = 0.60>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit308" [top.cpp:88]   --->   Operation 490 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_17 & and_ln88_10)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_5" [top.cpp:88]   --->   Operation 491 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_17 & and_ln88_10)> <Delay = 0.60>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.5.exit308" [top.cpp:88]   --->   Operation 492 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_17 & and_ln88_10)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.5" [top.cpp:88]   --->   Operation 493 'br' 'br_ln88' <Predicate = (xor_ln88_17 & and_ln88_10)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%col_sum_6_load_1 = load i24 %col_sum_6" [top.cpp:88]   --->   Operation 494 'load' 'col_sum_6_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%col_sum_38_load_1 = load i24 %col_sum_38" [top.cpp:88]   --->   Operation 495 'load' 'col_sum_38_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.43ns)   --->   "%select_ln88_6 = select i1 %icmp_ln88_2, i24 %col_sum_38_load_1, i24 %col_sum_6_load_1" [top.cpp:88]   --->   Operation 496 'select' 'select_ln88_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln88_12 = sext i24 %select_ln88_6" [top.cpp:88]   --->   Operation 497 'sext' 'sext_ln88_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:88]   --->   Operation 498 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln88_13 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:88]   --->   Operation 499 'sext' 'sext_ln88_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (1.10ns)   --->   "%col_sum_70 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load, i24 %select_ln88_6" [top.cpp:88]   --->   Operation 500 'add' 'col_sum_70' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (1.10ns)   --->   "%add_ln88_7 = add i25 %sext_ln88_13, i25 %sext_ln88_12" [top.cpp:88]   --->   Operation 501 'add' 'add_ln88_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (1.12ns)   --->   "%icmp_ln88_8 = icmp_eq  i25 %add_ln88_7, i25 0" [top.cpp:88]   --->   Operation 502 'icmp' 'icmp_ln88_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_8, void %if.end.i.i210.6, void %if.then.i.i208.6" [top.cpp:88]   --->   Operation 503 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.6.case.38325, void %V32.i.i27.i.i180461.6.case.6324" [top.cpp:88]   --->   Operation 504 'br' 'br_ln88' <Predicate = (icmp_ln88_8)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_38" [top.cpp:88]   --->   Operation 505 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_8)> <Delay = 0.60>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit323" [top.cpp:88]   --->   Operation 506 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_8)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_6" [top.cpp:88]   --->   Operation 507 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_8)> <Delay = 0.60>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit323" [top.cpp:88]   --->   Operation 508 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_8)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.6" [top.cpp:88]   --->   Operation 509 'br' 'br_ln88' <Predicate = (icmp_ln88_8)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_7, i32 24" [top.cpp:88]   --->   Operation 510 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.6.case.38, void %V32.i.i27.i.i180461.6.case.6" [top.cpp:88]   --->   Operation 511 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_70, i24 %col_sum_38" [top.cpp:88]   --->   Operation 512 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit" [top.cpp:88]   --->   Operation 513 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_70, i24 %col_sum_6" [top.cpp:88]   --->   Operation 514 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit" [top.cpp:88]   --->   Operation 515 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_70, i32 23" [top.cpp:88]   --->   Operation 516 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_12)   --->   "%xor_ln88_18 = xor i1 %tmp_17, i1 1" [top.cpp:88]   --->   Operation 517 'xor' 'xor_ln88_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_12 = and i1 %tmp_18, i1 %xor_ln88_18" [top.cpp:88]   --->   Operation 518 'and' 'and_ln88_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_13)   --->   "%xor_ln88_19 = xor i1 %tmp_18, i1 1" [top.cpp:88]   --->   Operation 519 'xor' 'xor_ln88_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_13 = and i1 %tmp_17, i1 %xor_ln88_19" [top.cpp:88]   --->   Operation 520 'and' 'and_ln88_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.33ns)   --->   "%xor_ln88_20 = xor i1 %tmp_17, i1 %tmp_18" [top.cpp:88]   --->   Operation 521 'xor' 'xor_ln88_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_20, void %for.inc71.6, void %if.end.i.i.i232.6" [top.cpp:88]   --->   Operation 522 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_12, void %if.else.i.i.i241.6, void %if.then2.i.i.i240.6" [top.cpp:88]   --->   Operation 523 'br' 'br_ln88' <Predicate = (xor_ln88_20)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_13, void %if.end15.i.i.i248.6, void %if.then9.i.i.i247.6" [top.cpp:88]   --->   Operation 524 'br' 'br_ln88' <Predicate = (xor_ln88_20 & !and_ln88_12)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.6.case.38322, void %V32.i.i27.i.i180461.6.case.6321" [top.cpp:88]   --->   Operation 525 'br' 'br_ln88' <Predicate = (xor_ln88_20 & !and_ln88_12 & and_ln88_13)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_38" [top.cpp:88]   --->   Operation 526 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_20 & !and_ln88_12 & and_ln88_13)> <Delay = 0.60>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit320" [top.cpp:88]   --->   Operation 527 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_20 & !and_ln88_12 & and_ln88_13)> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_6" [top.cpp:88]   --->   Operation 528 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_20 & !and_ln88_12 & and_ln88_13)> <Delay = 0.60>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit320" [top.cpp:88]   --->   Operation 529 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_20 & !and_ln88_12 & and_ln88_13)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.6" [top.cpp:88]   --->   Operation 530 'br' 'br_ln88' <Predicate = (xor_ln88_20 & !and_ln88_12 & and_ln88_13)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.6" [top.cpp:88]   --->   Operation 531 'br' 'br_ln88' <Predicate = (xor_ln88_20 & !and_ln88_12)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.6.case.38319, void %V32.i.i27.i.i180461.6.case.6318" [top.cpp:88]   --->   Operation 532 'br' 'br_ln88' <Predicate = (xor_ln88_20 & and_ln88_12)> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_38" [top.cpp:88]   --->   Operation 533 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_20 & and_ln88_12)> <Delay = 0.60>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit317" [top.cpp:88]   --->   Operation 534 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_20 & and_ln88_12)> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_6" [top.cpp:88]   --->   Operation 535 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_20 & and_ln88_12)> <Delay = 0.60>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.6.exit317" [top.cpp:88]   --->   Operation 536 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_20 & and_ln88_12)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.6" [top.cpp:88]   --->   Operation 537 'br' 'br_ln88' <Predicate = (xor_ln88_20 & and_ln88_12)> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%col_sum_7_load_1 = load i24 %col_sum_7" [top.cpp:88]   --->   Operation 538 'load' 'col_sum_7_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%col_sum_39_load_1 = load i24 %col_sum_39" [top.cpp:88]   --->   Operation 539 'load' 'col_sum_39_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.43ns)   --->   "%select_ln88_7 = select i1 %icmp_ln88_2, i24 %col_sum_39_load_1, i24 %col_sum_7_load_1" [top.cpp:88]   --->   Operation 540 'select' 'select_ln88_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln88_14 = sext i24 %select_ln88_7" [top.cpp:88]   --->   Operation 541 'sext' 'sext_ln88_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:88]   --->   Operation 542 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln88_15 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:88]   --->   Operation 543 'sext' 'sext_ln88_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (1.10ns)   --->   "%col_sum_71 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load, i24 %select_ln88_7" [top.cpp:88]   --->   Operation 544 'add' 'col_sum_71' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (1.10ns)   --->   "%add_ln88_8 = add i25 %sext_ln88_15, i25 %sext_ln88_14" [top.cpp:88]   --->   Operation 545 'add' 'add_ln88_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (1.12ns)   --->   "%icmp_ln88_9 = icmp_eq  i25 %add_ln88_8, i25 0" [top.cpp:88]   --->   Operation 546 'icmp' 'icmp_ln88_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_9, void %if.end.i.i210.7, void %if.then.i.i208.7" [top.cpp:88]   --->   Operation 547 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.7.case.39334, void %V32.i.i27.i.i180461.7.case.7333" [top.cpp:88]   --->   Operation 548 'br' 'br_ln88' <Predicate = (icmp_ln88_9)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_39" [top.cpp:88]   --->   Operation 549 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_9)> <Delay = 0.60>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit332" [top.cpp:88]   --->   Operation 550 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_9)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_7" [top.cpp:88]   --->   Operation 551 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_9)> <Delay = 0.60>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit332" [top.cpp:88]   --->   Operation 552 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_9)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.7" [top.cpp:88]   --->   Operation 553 'br' 'br_ln88' <Predicate = (icmp_ln88_9)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_8, i32 24" [top.cpp:88]   --->   Operation 554 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.7.case.39, void %V32.i.i27.i.i180461.7.case.7" [top.cpp:88]   --->   Operation 555 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_71, i24 %col_sum_39" [top.cpp:88]   --->   Operation 556 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit" [top.cpp:88]   --->   Operation 557 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_71, i24 %col_sum_7" [top.cpp:88]   --->   Operation 558 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit" [top.cpp:88]   --->   Operation 559 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_71, i32 23" [top.cpp:88]   --->   Operation 560 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_14)   --->   "%xor_ln88_21 = xor i1 %tmp_19, i1 1" [top.cpp:88]   --->   Operation 561 'xor' 'xor_ln88_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_14 = and i1 %tmp_20, i1 %xor_ln88_21" [top.cpp:88]   --->   Operation 562 'and' 'and_ln88_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_15)   --->   "%xor_ln88_22 = xor i1 %tmp_20, i1 1" [top.cpp:88]   --->   Operation 563 'xor' 'xor_ln88_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_15 = and i1 %tmp_19, i1 %xor_ln88_22" [top.cpp:88]   --->   Operation 564 'and' 'and_ln88_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.33ns)   --->   "%xor_ln88_23 = xor i1 %tmp_19, i1 %tmp_20" [top.cpp:88]   --->   Operation 565 'xor' 'xor_ln88_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_23, void %for.inc71.7, void %if.end.i.i.i232.7" [top.cpp:88]   --->   Operation 566 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_14, void %if.else.i.i.i241.7, void %if.then2.i.i.i240.7" [top.cpp:88]   --->   Operation 567 'br' 'br_ln88' <Predicate = (xor_ln88_23)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_15, void %if.end15.i.i.i248.7, void %if.then9.i.i.i247.7" [top.cpp:88]   --->   Operation 568 'br' 'br_ln88' <Predicate = (xor_ln88_23 & !and_ln88_14)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.7.case.39331, void %V32.i.i27.i.i180461.7.case.7330" [top.cpp:88]   --->   Operation 569 'br' 'br_ln88' <Predicate = (xor_ln88_23 & !and_ln88_14 & and_ln88_15)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_39" [top.cpp:88]   --->   Operation 570 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_23 & !and_ln88_14 & and_ln88_15)> <Delay = 0.60>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit329" [top.cpp:88]   --->   Operation 571 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_23 & !and_ln88_14 & and_ln88_15)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_7" [top.cpp:88]   --->   Operation 572 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_23 & !and_ln88_14 & and_ln88_15)> <Delay = 0.60>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit329" [top.cpp:88]   --->   Operation 573 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_23 & !and_ln88_14 & and_ln88_15)> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.7" [top.cpp:88]   --->   Operation 574 'br' 'br_ln88' <Predicate = (xor_ln88_23 & !and_ln88_14 & and_ln88_15)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.7" [top.cpp:88]   --->   Operation 575 'br' 'br_ln88' <Predicate = (xor_ln88_23 & !and_ln88_14)> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.7.case.39328, void %V32.i.i27.i.i180461.7.case.7327" [top.cpp:88]   --->   Operation 576 'br' 'br_ln88' <Predicate = (xor_ln88_23 & and_ln88_14)> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_39" [top.cpp:88]   --->   Operation 577 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_23 & and_ln88_14)> <Delay = 0.60>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit326" [top.cpp:88]   --->   Operation 578 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_23 & and_ln88_14)> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_7" [top.cpp:88]   --->   Operation 579 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_23 & and_ln88_14)> <Delay = 0.60>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.7.exit326" [top.cpp:88]   --->   Operation 580 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_23 & and_ln88_14)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.7" [top.cpp:88]   --->   Operation 581 'br' 'br_ln88' <Predicate = (xor_ln88_23 & and_ln88_14)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%col_sum_8_load_1 = load i24 %col_sum_8" [top.cpp:88]   --->   Operation 582 'load' 'col_sum_8_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%col_sum_40_load_1 = load i24 %col_sum_40" [top.cpp:88]   --->   Operation 583 'load' 'col_sum_40_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.43ns)   --->   "%select_ln88_8 = select i1 %icmp_ln88_2, i24 %col_sum_40_load_1, i24 %col_sum_8_load_1" [top.cpp:88]   --->   Operation 584 'select' 'select_ln88_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln88_16 = sext i24 %select_ln88_8" [top.cpp:88]   --->   Operation 585 'sext' 'sext_ln88_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:88]   --->   Operation 586 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln88_17 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:88]   --->   Operation 587 'sext' 'sext_ln88_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (1.10ns)   --->   "%col_sum_72 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load, i24 %select_ln88_8" [top.cpp:88]   --->   Operation 588 'add' 'col_sum_72' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (1.10ns)   --->   "%add_ln88_9 = add i25 %sext_ln88_17, i25 %sext_ln88_16" [top.cpp:88]   --->   Operation 589 'add' 'add_ln88_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (1.12ns)   --->   "%icmp_ln88_10 = icmp_eq  i25 %add_ln88_9, i25 0" [top.cpp:88]   --->   Operation 590 'icmp' 'icmp_ln88_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_10, void %if.end.i.i210.8, void %if.then.i.i208.8" [top.cpp:88]   --->   Operation 591 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.8.case.40343, void %V32.i.i27.i.i180461.8.case.8342" [top.cpp:88]   --->   Operation 592 'br' 'br_ln88' <Predicate = (icmp_ln88_10)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_40" [top.cpp:88]   --->   Operation 593 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_10)> <Delay = 0.60>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit341" [top.cpp:88]   --->   Operation 594 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_10)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_8" [top.cpp:88]   --->   Operation 595 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_10)> <Delay = 0.60>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit341" [top.cpp:88]   --->   Operation 596 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_10)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.8" [top.cpp:88]   --->   Operation 597 'br' 'br_ln88' <Predicate = (icmp_ln88_10)> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_9, i32 24" [top.cpp:88]   --->   Operation 598 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.8.case.40, void %V32.i.i27.i.i180461.8.case.8" [top.cpp:88]   --->   Operation 599 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_72, i24 %col_sum_40" [top.cpp:88]   --->   Operation 600 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit" [top.cpp:88]   --->   Operation 601 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_72, i24 %col_sum_8" [top.cpp:88]   --->   Operation 602 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit" [top.cpp:88]   --->   Operation 603 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_72, i32 23" [top.cpp:88]   --->   Operation 604 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_16)   --->   "%xor_ln88_24 = xor i1 %tmp_21, i1 1" [top.cpp:88]   --->   Operation 605 'xor' 'xor_ln88_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_16 = and i1 %tmp_22, i1 %xor_ln88_24" [top.cpp:88]   --->   Operation 606 'and' 'and_ln88_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_17)   --->   "%xor_ln88_25 = xor i1 %tmp_22, i1 1" [top.cpp:88]   --->   Operation 607 'xor' 'xor_ln88_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_17 = and i1 %tmp_21, i1 %xor_ln88_25" [top.cpp:88]   --->   Operation 608 'and' 'and_ln88_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.33ns)   --->   "%xor_ln88_26 = xor i1 %tmp_21, i1 %tmp_22" [top.cpp:88]   --->   Operation 609 'xor' 'xor_ln88_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_26, void %for.inc71.8, void %if.end.i.i.i232.8" [top.cpp:88]   --->   Operation 610 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_16, void %if.else.i.i.i241.8, void %if.then2.i.i.i240.8" [top.cpp:88]   --->   Operation 611 'br' 'br_ln88' <Predicate = (xor_ln88_26)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_17, void %if.end15.i.i.i248.8, void %if.then9.i.i.i247.8" [top.cpp:88]   --->   Operation 612 'br' 'br_ln88' <Predicate = (xor_ln88_26 & !and_ln88_16)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.8.case.40340, void %V32.i.i27.i.i180461.8.case.8339" [top.cpp:88]   --->   Operation 613 'br' 'br_ln88' <Predicate = (xor_ln88_26 & !and_ln88_16 & and_ln88_17)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_40" [top.cpp:88]   --->   Operation 614 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_26 & !and_ln88_16 & and_ln88_17)> <Delay = 0.60>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit338" [top.cpp:88]   --->   Operation 615 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_26 & !and_ln88_16 & and_ln88_17)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_8" [top.cpp:88]   --->   Operation 616 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_26 & !and_ln88_16 & and_ln88_17)> <Delay = 0.60>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit338" [top.cpp:88]   --->   Operation 617 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_26 & !and_ln88_16 & and_ln88_17)> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.8" [top.cpp:88]   --->   Operation 618 'br' 'br_ln88' <Predicate = (xor_ln88_26 & !and_ln88_16 & and_ln88_17)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.8" [top.cpp:88]   --->   Operation 619 'br' 'br_ln88' <Predicate = (xor_ln88_26 & !and_ln88_16)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.8.case.40337, void %V32.i.i27.i.i180461.8.case.8336" [top.cpp:88]   --->   Operation 620 'br' 'br_ln88' <Predicate = (xor_ln88_26 & and_ln88_16)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_40" [top.cpp:88]   --->   Operation 621 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_26 & and_ln88_16)> <Delay = 0.60>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit335" [top.cpp:88]   --->   Operation 622 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_26 & and_ln88_16)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_8" [top.cpp:88]   --->   Operation 623 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_26 & and_ln88_16)> <Delay = 0.60>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.8.exit335" [top.cpp:88]   --->   Operation 624 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_26 & and_ln88_16)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.8" [top.cpp:88]   --->   Operation 625 'br' 'br_ln88' <Predicate = (xor_ln88_26 & and_ln88_16)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%col_sum_9_load_1 = load i24 %col_sum_9" [top.cpp:88]   --->   Operation 626 'load' 'col_sum_9_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%col_sum_41_load_1 = load i24 %col_sum_41" [top.cpp:88]   --->   Operation 627 'load' 'col_sum_41_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.43ns)   --->   "%select_ln88_9 = select i1 %icmp_ln88_2, i24 %col_sum_41_load_1, i24 %col_sum_9_load_1" [top.cpp:88]   --->   Operation 628 'select' 'select_ln88_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln88_18 = sext i24 %select_ln88_9" [top.cpp:88]   --->   Operation 629 'sext' 'sext_ln88_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:88]   --->   Operation 630 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln88_19 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:88]   --->   Operation 631 'sext' 'sext_ln88_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (1.10ns)   --->   "%col_sum_73 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load, i24 %select_ln88_9" [top.cpp:88]   --->   Operation 632 'add' 'col_sum_73' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (1.10ns)   --->   "%add_ln88_10 = add i25 %sext_ln88_19, i25 %sext_ln88_18" [top.cpp:88]   --->   Operation 633 'add' 'add_ln88_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (1.12ns)   --->   "%icmp_ln88_11 = icmp_eq  i25 %add_ln88_10, i25 0" [top.cpp:88]   --->   Operation 634 'icmp' 'icmp_ln88_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_11, void %if.end.i.i210.9, void %if.then.i.i208.9" [top.cpp:88]   --->   Operation 635 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.9.case.41352, void %V32.i.i27.i.i180461.9.case.9351" [top.cpp:88]   --->   Operation 636 'br' 'br_ln88' <Predicate = (icmp_ln88_11)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_41" [top.cpp:88]   --->   Operation 637 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_11)> <Delay = 0.60>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit350" [top.cpp:88]   --->   Operation 638 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_11)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_9" [top.cpp:88]   --->   Operation 639 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_11)> <Delay = 0.60>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit350" [top.cpp:88]   --->   Operation 640 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_11)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.9" [top.cpp:88]   --->   Operation 641 'br' 'br_ln88' <Predicate = (icmp_ln88_11)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_10, i32 24" [top.cpp:88]   --->   Operation 642 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.9.case.41, void %V32.i.i27.i.i180461.9.case.9" [top.cpp:88]   --->   Operation 643 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_73, i24 %col_sum_41" [top.cpp:88]   --->   Operation 644 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit" [top.cpp:88]   --->   Operation 645 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_73, i24 %col_sum_9" [top.cpp:88]   --->   Operation 646 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit" [top.cpp:88]   --->   Operation 647 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_73, i32 23" [top.cpp:88]   --->   Operation 648 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_18)   --->   "%xor_ln88_27 = xor i1 %tmp_23, i1 1" [top.cpp:88]   --->   Operation 649 'xor' 'xor_ln88_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_18 = and i1 %tmp_24, i1 %xor_ln88_27" [top.cpp:88]   --->   Operation 650 'and' 'and_ln88_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_19)   --->   "%xor_ln88_28 = xor i1 %tmp_24, i1 1" [top.cpp:88]   --->   Operation 651 'xor' 'xor_ln88_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_19 = and i1 %tmp_23, i1 %xor_ln88_28" [top.cpp:88]   --->   Operation 652 'and' 'and_ln88_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.33ns)   --->   "%xor_ln88_29 = xor i1 %tmp_23, i1 %tmp_24" [top.cpp:88]   --->   Operation 653 'xor' 'xor_ln88_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_29, void %for.inc71.9, void %if.end.i.i.i232.9" [top.cpp:88]   --->   Operation 654 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_18, void %if.else.i.i.i241.9, void %if.then2.i.i.i240.9" [top.cpp:88]   --->   Operation 655 'br' 'br_ln88' <Predicate = (xor_ln88_29)> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_19, void %if.end15.i.i.i248.9, void %if.then9.i.i.i247.9" [top.cpp:88]   --->   Operation 656 'br' 'br_ln88' <Predicate = (xor_ln88_29 & !and_ln88_18)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.9.case.41349, void %V32.i.i27.i.i180461.9.case.9348" [top.cpp:88]   --->   Operation 657 'br' 'br_ln88' <Predicate = (xor_ln88_29 & !and_ln88_18 & and_ln88_19)> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_41" [top.cpp:88]   --->   Operation 658 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_29 & !and_ln88_18 & and_ln88_19)> <Delay = 0.60>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit347" [top.cpp:88]   --->   Operation 659 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_29 & !and_ln88_18 & and_ln88_19)> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_9" [top.cpp:88]   --->   Operation 660 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_29 & !and_ln88_18 & and_ln88_19)> <Delay = 0.60>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit347" [top.cpp:88]   --->   Operation 661 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_29 & !and_ln88_18 & and_ln88_19)> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.9" [top.cpp:88]   --->   Operation 662 'br' 'br_ln88' <Predicate = (xor_ln88_29 & !and_ln88_18 & and_ln88_19)> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.9" [top.cpp:88]   --->   Operation 663 'br' 'br_ln88' <Predicate = (xor_ln88_29 & !and_ln88_18)> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.9.case.41346, void %V32.i.i27.i.i180461.9.case.9345" [top.cpp:88]   --->   Operation 664 'br' 'br_ln88' <Predicate = (xor_ln88_29 & and_ln88_18)> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_41" [top.cpp:88]   --->   Operation 665 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_29 & and_ln88_18)> <Delay = 0.60>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit344" [top.cpp:88]   --->   Operation 666 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_29 & and_ln88_18)> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_9" [top.cpp:88]   --->   Operation 667 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_29 & and_ln88_18)> <Delay = 0.60>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.9.exit344" [top.cpp:88]   --->   Operation 668 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_29 & and_ln88_18)> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.9" [top.cpp:88]   --->   Operation 669 'br' 'br_ln88' <Predicate = (xor_ln88_29 & and_ln88_18)> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%col_sum_10_load_1 = load i24 %col_sum_10" [top.cpp:88]   --->   Operation 670 'load' 'col_sum_10_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%col_sum_42_load_1 = load i24 %col_sum_42" [top.cpp:88]   --->   Operation 671 'load' 'col_sum_42_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.43ns)   --->   "%select_ln88_10 = select i1 %icmp_ln88_2, i24 %col_sum_42_load_1, i24 %col_sum_10_load_1" [top.cpp:88]   --->   Operation 672 'select' 'select_ln88_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln88_20 = sext i24 %select_ln88_10" [top.cpp:88]   --->   Operation 673 'sext' 'sext_ln88_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_56 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_57" [top.cpp:88]   --->   Operation 674 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln88_21 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_56" [top.cpp:88]   --->   Operation 675 'sext' 'sext_ln88_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (1.10ns)   --->   "%col_sum_74 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_56, i24 %select_ln88_10" [top.cpp:88]   --->   Operation 676 'add' 'col_sum_74' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (1.10ns)   --->   "%add_ln88_11 = add i25 %sext_ln88_21, i25 %sext_ln88_20" [top.cpp:88]   --->   Operation 677 'add' 'add_ln88_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (1.12ns)   --->   "%icmp_ln88_12 = icmp_eq  i25 %add_ln88_11, i25 0" [top.cpp:88]   --->   Operation 678 'icmp' 'icmp_ln88_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_12, void %if.end.i.i210.10, void %if.then.i.i208.10" [top.cpp:88]   --->   Operation 679 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.10.case.42361, void %V32.i.i27.i.i180461.10.case.10360" [top.cpp:88]   --->   Operation 680 'br' 'br_ln88' <Predicate = (icmp_ln88_12)> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_42" [top.cpp:88]   --->   Operation 681 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_12)> <Delay = 0.60>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit359" [top.cpp:88]   --->   Operation 682 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_12)> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_10" [top.cpp:88]   --->   Operation 683 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_12)> <Delay = 0.60>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit359" [top.cpp:88]   --->   Operation 684 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_12)> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.10" [top.cpp:88]   --->   Operation 685 'br' 'br_ln88' <Predicate = (icmp_ln88_12)> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_11, i32 24" [top.cpp:88]   --->   Operation 686 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.10.case.42, void %V32.i.i27.i.i180461.10.case.10" [top.cpp:88]   --->   Operation 687 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_74, i24 %col_sum_42" [top.cpp:88]   --->   Operation 688 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit" [top.cpp:88]   --->   Operation 689 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_74, i24 %col_sum_10" [top.cpp:88]   --->   Operation 690 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit" [top.cpp:88]   --->   Operation 691 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_74, i32 23" [top.cpp:88]   --->   Operation 692 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_20)   --->   "%xor_ln88_30 = xor i1 %tmp_25, i1 1" [top.cpp:88]   --->   Operation 693 'xor' 'xor_ln88_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_20 = and i1 %tmp_26, i1 %xor_ln88_30" [top.cpp:88]   --->   Operation 694 'and' 'and_ln88_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_21)   --->   "%xor_ln88_31 = xor i1 %tmp_26, i1 1" [top.cpp:88]   --->   Operation 695 'xor' 'xor_ln88_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_21 = and i1 %tmp_25, i1 %xor_ln88_31" [top.cpp:88]   --->   Operation 696 'and' 'and_ln88_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.33ns)   --->   "%xor_ln88_32 = xor i1 %tmp_25, i1 %tmp_26" [top.cpp:88]   --->   Operation 697 'xor' 'xor_ln88_32' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_32, void %for.inc71.10, void %if.end.i.i.i232.10" [top.cpp:88]   --->   Operation 698 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_20, void %if.else.i.i.i241.10, void %if.then2.i.i.i240.10" [top.cpp:88]   --->   Operation 699 'br' 'br_ln88' <Predicate = (xor_ln88_32)> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_21, void %if.end15.i.i.i248.10, void %if.then9.i.i.i247.10" [top.cpp:88]   --->   Operation 700 'br' 'br_ln88' <Predicate = (xor_ln88_32 & !and_ln88_20)> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.10.case.42358, void %V32.i.i27.i.i180461.10.case.10357" [top.cpp:88]   --->   Operation 701 'br' 'br_ln88' <Predicate = (xor_ln88_32 & !and_ln88_20 & and_ln88_21)> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_42" [top.cpp:88]   --->   Operation 702 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_32 & !and_ln88_20 & and_ln88_21)> <Delay = 0.60>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit356" [top.cpp:88]   --->   Operation 703 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_32 & !and_ln88_20 & and_ln88_21)> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_10" [top.cpp:88]   --->   Operation 704 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_32 & !and_ln88_20 & and_ln88_21)> <Delay = 0.60>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit356" [top.cpp:88]   --->   Operation 705 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_32 & !and_ln88_20 & and_ln88_21)> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.10" [top.cpp:88]   --->   Operation 706 'br' 'br_ln88' <Predicate = (xor_ln88_32 & !and_ln88_20 & and_ln88_21)> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.10" [top.cpp:88]   --->   Operation 707 'br' 'br_ln88' <Predicate = (xor_ln88_32 & !and_ln88_20)> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.10.case.42355, void %V32.i.i27.i.i180461.10.case.10354" [top.cpp:88]   --->   Operation 708 'br' 'br_ln88' <Predicate = (xor_ln88_32 & and_ln88_20)> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_42" [top.cpp:88]   --->   Operation 709 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_32 & and_ln88_20)> <Delay = 0.60>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit353" [top.cpp:88]   --->   Operation 710 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_32 & and_ln88_20)> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_10" [top.cpp:88]   --->   Operation 711 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_32 & and_ln88_20)> <Delay = 0.60>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.10.exit353" [top.cpp:88]   --->   Operation 712 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_32 & and_ln88_20)> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.10" [top.cpp:88]   --->   Operation 713 'br' 'br_ln88' <Predicate = (xor_ln88_32 & and_ln88_20)> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%col_sum_11_load_1 = load i24 %col_sum_11" [top.cpp:88]   --->   Operation 714 'load' 'col_sum_11_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%col_sum_43_load_1 = load i24 %col_sum_43" [top.cpp:88]   --->   Operation 715 'load' 'col_sum_43_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.43ns)   --->   "%select_ln88_11 = select i1 %icmp_ln88_2, i24 %col_sum_43_load_1, i24 %col_sum_11_load_1" [top.cpp:88]   --->   Operation 716 'select' 'select_ln88_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln88_22 = sext i24 %select_ln88_11" [top.cpp:88]   --->   Operation 717 'sext' 'sext_ln88_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_55 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_58" [top.cpp:88]   --->   Operation 718 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln88_23 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_55" [top.cpp:88]   --->   Operation 719 'sext' 'sext_ln88_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (1.10ns)   --->   "%col_sum_75 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_55, i24 %select_ln88_11" [top.cpp:88]   --->   Operation 720 'add' 'col_sum_75' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (1.10ns)   --->   "%add_ln88_12 = add i25 %sext_ln88_23, i25 %sext_ln88_22" [top.cpp:88]   --->   Operation 721 'add' 'add_ln88_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (1.12ns)   --->   "%icmp_ln88_13 = icmp_eq  i25 %add_ln88_12, i25 0" [top.cpp:88]   --->   Operation 722 'icmp' 'icmp_ln88_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_13, void %if.end.i.i210.11, void %if.then.i.i208.11" [top.cpp:88]   --->   Operation 723 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.11.case.43370, void %V32.i.i27.i.i180461.11.case.11369" [top.cpp:88]   --->   Operation 724 'br' 'br_ln88' <Predicate = (icmp_ln88_13)> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_43" [top.cpp:88]   --->   Operation 725 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_13)> <Delay = 0.60>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit368" [top.cpp:88]   --->   Operation 726 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_13)> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_11" [top.cpp:88]   --->   Operation 727 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_13)> <Delay = 0.60>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit368" [top.cpp:88]   --->   Operation 728 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_13)> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.11" [top.cpp:88]   --->   Operation 729 'br' 'br_ln88' <Predicate = (icmp_ln88_13)> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_12, i32 24" [top.cpp:88]   --->   Operation 730 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.11.case.43, void %V32.i.i27.i.i180461.11.case.11" [top.cpp:88]   --->   Operation 731 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_75, i24 %col_sum_43" [top.cpp:88]   --->   Operation 732 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit" [top.cpp:88]   --->   Operation 733 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_75, i24 %col_sum_11" [top.cpp:88]   --->   Operation 734 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit" [top.cpp:88]   --->   Operation 735 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_75, i32 23" [top.cpp:88]   --->   Operation 736 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_22)   --->   "%xor_ln88_33 = xor i1 %tmp_27, i1 1" [top.cpp:88]   --->   Operation 737 'xor' 'xor_ln88_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_22 = and i1 %tmp_28, i1 %xor_ln88_33" [top.cpp:88]   --->   Operation 738 'and' 'and_ln88_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_23)   --->   "%xor_ln88_34 = xor i1 %tmp_28, i1 1" [top.cpp:88]   --->   Operation 739 'xor' 'xor_ln88_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_23 = and i1 %tmp_27, i1 %xor_ln88_34" [top.cpp:88]   --->   Operation 740 'and' 'and_ln88_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.33ns)   --->   "%xor_ln88_35 = xor i1 %tmp_27, i1 %tmp_28" [top.cpp:88]   --->   Operation 741 'xor' 'xor_ln88_35' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_35, void %for.inc71.11, void %if.end.i.i.i232.11" [top.cpp:88]   --->   Operation 742 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_22, void %if.else.i.i.i241.11, void %if.then2.i.i.i240.11" [top.cpp:88]   --->   Operation 743 'br' 'br_ln88' <Predicate = (xor_ln88_35)> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_23, void %if.end15.i.i.i248.11, void %if.then9.i.i.i247.11" [top.cpp:88]   --->   Operation 744 'br' 'br_ln88' <Predicate = (xor_ln88_35 & !and_ln88_22)> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.11.case.43367, void %V32.i.i27.i.i180461.11.case.11366" [top.cpp:88]   --->   Operation 745 'br' 'br_ln88' <Predicate = (xor_ln88_35 & !and_ln88_22 & and_ln88_23)> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_43" [top.cpp:88]   --->   Operation 746 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_35 & !and_ln88_22 & and_ln88_23)> <Delay = 0.60>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit365" [top.cpp:88]   --->   Operation 747 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_35 & !and_ln88_22 & and_ln88_23)> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_11" [top.cpp:88]   --->   Operation 748 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_35 & !and_ln88_22 & and_ln88_23)> <Delay = 0.60>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit365" [top.cpp:88]   --->   Operation 749 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_35 & !and_ln88_22 & and_ln88_23)> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.11" [top.cpp:88]   --->   Operation 750 'br' 'br_ln88' <Predicate = (xor_ln88_35 & !and_ln88_22 & and_ln88_23)> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.11" [top.cpp:88]   --->   Operation 751 'br' 'br_ln88' <Predicate = (xor_ln88_35 & !and_ln88_22)> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.11.case.43364, void %V32.i.i27.i.i180461.11.case.11363" [top.cpp:88]   --->   Operation 752 'br' 'br_ln88' <Predicate = (xor_ln88_35 & and_ln88_22)> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_43" [top.cpp:88]   --->   Operation 753 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_35 & and_ln88_22)> <Delay = 0.60>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit362" [top.cpp:88]   --->   Operation 754 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_35 & and_ln88_22)> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_11" [top.cpp:88]   --->   Operation 755 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_35 & and_ln88_22)> <Delay = 0.60>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.11.exit362" [top.cpp:88]   --->   Operation 756 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_35 & and_ln88_22)> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.11" [top.cpp:88]   --->   Operation 757 'br' 'br_ln88' <Predicate = (xor_ln88_35 & and_ln88_22)> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%col_sum_12_load_1 = load i24 %col_sum_12" [top.cpp:88]   --->   Operation 758 'load' 'col_sum_12_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%col_sum_44_load_1 = load i24 %col_sum_44" [top.cpp:88]   --->   Operation 759 'load' 'col_sum_44_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.43ns)   --->   "%select_ln88_12 = select i1 %icmp_ln88_2, i24 %col_sum_44_load_1, i24 %col_sum_12_load_1" [top.cpp:88]   --->   Operation 760 'select' 'select_ln88_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln88_24 = sext i24 %select_ln88_12" [top.cpp:88]   --->   Operation 761 'sext' 'sext_ln88_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_54 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_59" [top.cpp:88]   --->   Operation 762 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln88_25 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_54" [top.cpp:88]   --->   Operation 763 'sext' 'sext_ln88_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (1.10ns)   --->   "%col_sum_76 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_54, i24 %select_ln88_12" [top.cpp:88]   --->   Operation 764 'add' 'col_sum_76' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (1.10ns)   --->   "%add_ln88_13 = add i25 %sext_ln88_25, i25 %sext_ln88_24" [top.cpp:88]   --->   Operation 765 'add' 'add_ln88_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (1.12ns)   --->   "%icmp_ln88_14 = icmp_eq  i25 %add_ln88_13, i25 0" [top.cpp:88]   --->   Operation 766 'icmp' 'icmp_ln88_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_14, void %if.end.i.i210.12, void %if.then.i.i208.12" [top.cpp:88]   --->   Operation 767 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.12.case.44379, void %V32.i.i27.i.i180461.12.case.12378" [top.cpp:88]   --->   Operation 768 'br' 'br_ln88' <Predicate = (icmp_ln88_14)> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_44" [top.cpp:88]   --->   Operation 769 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_14)> <Delay = 0.60>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit377" [top.cpp:88]   --->   Operation 770 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_14)> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_12" [top.cpp:88]   --->   Operation 771 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_14)> <Delay = 0.60>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit377" [top.cpp:88]   --->   Operation 772 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_14)> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.12" [top.cpp:88]   --->   Operation 773 'br' 'br_ln88' <Predicate = (icmp_ln88_14)> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_13, i32 24" [top.cpp:88]   --->   Operation 774 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.12.case.44, void %V32.i.i27.i.i180461.12.case.12" [top.cpp:88]   --->   Operation 775 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_76, i24 %col_sum_44" [top.cpp:88]   --->   Operation 776 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit" [top.cpp:88]   --->   Operation 777 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_76, i24 %col_sum_12" [top.cpp:88]   --->   Operation 778 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit" [top.cpp:88]   --->   Operation 779 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_76, i32 23" [top.cpp:88]   --->   Operation 780 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_24)   --->   "%xor_ln88_36 = xor i1 %tmp_29, i1 1" [top.cpp:88]   --->   Operation 781 'xor' 'xor_ln88_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_24 = and i1 %tmp_30, i1 %xor_ln88_36" [top.cpp:88]   --->   Operation 782 'and' 'and_ln88_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_25)   --->   "%xor_ln88_37 = xor i1 %tmp_30, i1 1" [top.cpp:88]   --->   Operation 783 'xor' 'xor_ln88_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_25 = and i1 %tmp_29, i1 %xor_ln88_37" [top.cpp:88]   --->   Operation 784 'and' 'and_ln88_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.33ns)   --->   "%xor_ln88_38 = xor i1 %tmp_29, i1 %tmp_30" [top.cpp:88]   --->   Operation 785 'xor' 'xor_ln88_38' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_38, void %for.inc71.12, void %if.end.i.i.i232.12" [top.cpp:88]   --->   Operation 786 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_24, void %if.else.i.i.i241.12, void %if.then2.i.i.i240.12" [top.cpp:88]   --->   Operation 787 'br' 'br_ln88' <Predicate = (xor_ln88_38)> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_25, void %if.end15.i.i.i248.12, void %if.then9.i.i.i247.12" [top.cpp:88]   --->   Operation 788 'br' 'br_ln88' <Predicate = (xor_ln88_38 & !and_ln88_24)> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.12.case.44376, void %V32.i.i27.i.i180461.12.case.12375" [top.cpp:88]   --->   Operation 789 'br' 'br_ln88' <Predicate = (xor_ln88_38 & !and_ln88_24 & and_ln88_25)> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_44" [top.cpp:88]   --->   Operation 790 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_38 & !and_ln88_24 & and_ln88_25)> <Delay = 0.60>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit374" [top.cpp:88]   --->   Operation 791 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_38 & !and_ln88_24 & and_ln88_25)> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_12" [top.cpp:88]   --->   Operation 792 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_38 & !and_ln88_24 & and_ln88_25)> <Delay = 0.60>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit374" [top.cpp:88]   --->   Operation 793 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_38 & !and_ln88_24 & and_ln88_25)> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.12" [top.cpp:88]   --->   Operation 794 'br' 'br_ln88' <Predicate = (xor_ln88_38 & !and_ln88_24 & and_ln88_25)> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.12" [top.cpp:88]   --->   Operation 795 'br' 'br_ln88' <Predicate = (xor_ln88_38 & !and_ln88_24)> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.12.case.44373, void %V32.i.i27.i.i180461.12.case.12372" [top.cpp:88]   --->   Operation 796 'br' 'br_ln88' <Predicate = (xor_ln88_38 & and_ln88_24)> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_44" [top.cpp:88]   --->   Operation 797 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_38 & and_ln88_24)> <Delay = 0.60>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit371" [top.cpp:88]   --->   Operation 798 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_38 & and_ln88_24)> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_12" [top.cpp:88]   --->   Operation 799 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_38 & and_ln88_24)> <Delay = 0.60>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.12.exit371" [top.cpp:88]   --->   Operation 800 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_38 & and_ln88_24)> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.12" [top.cpp:88]   --->   Operation 801 'br' 'br_ln88' <Predicate = (xor_ln88_38 & and_ln88_24)> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%col_sum_13_load_1 = load i24 %col_sum_13" [top.cpp:88]   --->   Operation 802 'load' 'col_sum_13_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%col_sum_45_load_1 = load i24 %col_sum_45" [top.cpp:88]   --->   Operation 803 'load' 'col_sum_45_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.43ns)   --->   "%select_ln88_13 = select i1 %icmp_ln88_2, i24 %col_sum_45_load_1, i24 %col_sum_13_load_1" [top.cpp:88]   --->   Operation 804 'select' 'select_ln88_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln88_26 = sext i24 %select_ln88_13" [top.cpp:88]   --->   Operation 805 'sext' 'sext_ln88_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_53 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_60" [top.cpp:88]   --->   Operation 806 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln88_27 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_53" [top.cpp:88]   --->   Operation 807 'sext' 'sext_ln88_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (1.10ns)   --->   "%col_sum_77 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_53, i24 %select_ln88_13" [top.cpp:88]   --->   Operation 808 'add' 'col_sum_77' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (1.10ns)   --->   "%add_ln88_14 = add i25 %sext_ln88_27, i25 %sext_ln88_26" [top.cpp:88]   --->   Operation 809 'add' 'add_ln88_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (1.12ns)   --->   "%icmp_ln88_15 = icmp_eq  i25 %add_ln88_14, i25 0" [top.cpp:88]   --->   Operation 810 'icmp' 'icmp_ln88_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_15, void %if.end.i.i210.13, void %if.then.i.i208.13" [top.cpp:88]   --->   Operation 811 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.13.case.45388, void %V32.i.i27.i.i180461.13.case.13387" [top.cpp:88]   --->   Operation 812 'br' 'br_ln88' <Predicate = (icmp_ln88_15)> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_45" [top.cpp:88]   --->   Operation 813 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_15)> <Delay = 0.60>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit386" [top.cpp:88]   --->   Operation 814 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_15)> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_13" [top.cpp:88]   --->   Operation 815 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_15)> <Delay = 0.60>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit386" [top.cpp:88]   --->   Operation 816 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_15)> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.13" [top.cpp:88]   --->   Operation 817 'br' 'br_ln88' <Predicate = (icmp_ln88_15)> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_14, i32 24" [top.cpp:88]   --->   Operation 818 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.13.case.45, void %V32.i.i27.i.i180461.13.case.13" [top.cpp:88]   --->   Operation 819 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_77, i24 %col_sum_45" [top.cpp:88]   --->   Operation 820 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit" [top.cpp:88]   --->   Operation 821 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_77, i24 %col_sum_13" [top.cpp:88]   --->   Operation 822 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit" [top.cpp:88]   --->   Operation 823 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_77, i32 23" [top.cpp:88]   --->   Operation 824 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_26)   --->   "%xor_ln88_39 = xor i1 %tmp_31, i1 1" [top.cpp:88]   --->   Operation 825 'xor' 'xor_ln88_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_26 = and i1 %tmp_32, i1 %xor_ln88_39" [top.cpp:88]   --->   Operation 826 'and' 'and_ln88_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_27)   --->   "%xor_ln88_40 = xor i1 %tmp_32, i1 1" [top.cpp:88]   --->   Operation 827 'xor' 'xor_ln88_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_27 = and i1 %tmp_31, i1 %xor_ln88_40" [top.cpp:88]   --->   Operation 828 'and' 'and_ln88_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.33ns)   --->   "%xor_ln88_41 = xor i1 %tmp_31, i1 %tmp_32" [top.cpp:88]   --->   Operation 829 'xor' 'xor_ln88_41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_41, void %for.inc71.13, void %if.end.i.i.i232.13" [top.cpp:88]   --->   Operation 830 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_26, void %if.else.i.i.i241.13, void %if.then2.i.i.i240.13" [top.cpp:88]   --->   Operation 831 'br' 'br_ln88' <Predicate = (xor_ln88_41)> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_27, void %if.end15.i.i.i248.13, void %if.then9.i.i.i247.13" [top.cpp:88]   --->   Operation 832 'br' 'br_ln88' <Predicate = (xor_ln88_41 & !and_ln88_26)> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.13.case.45385, void %V32.i.i27.i.i180461.13.case.13384" [top.cpp:88]   --->   Operation 833 'br' 'br_ln88' <Predicate = (xor_ln88_41 & !and_ln88_26 & and_ln88_27)> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_45" [top.cpp:88]   --->   Operation 834 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_41 & !and_ln88_26 & and_ln88_27)> <Delay = 0.60>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit383" [top.cpp:88]   --->   Operation 835 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_41 & !and_ln88_26 & and_ln88_27)> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_13" [top.cpp:88]   --->   Operation 836 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_41 & !and_ln88_26 & and_ln88_27)> <Delay = 0.60>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit383" [top.cpp:88]   --->   Operation 837 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_41 & !and_ln88_26 & and_ln88_27)> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.13" [top.cpp:88]   --->   Operation 838 'br' 'br_ln88' <Predicate = (xor_ln88_41 & !and_ln88_26 & and_ln88_27)> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.13" [top.cpp:88]   --->   Operation 839 'br' 'br_ln88' <Predicate = (xor_ln88_41 & !and_ln88_26)> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.13.case.45382, void %V32.i.i27.i.i180461.13.case.13381" [top.cpp:88]   --->   Operation 840 'br' 'br_ln88' <Predicate = (xor_ln88_41 & and_ln88_26)> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_45" [top.cpp:88]   --->   Operation 841 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_41 & and_ln88_26)> <Delay = 0.60>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit380" [top.cpp:88]   --->   Operation 842 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_41 & and_ln88_26)> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_13" [top.cpp:88]   --->   Operation 843 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_41 & and_ln88_26)> <Delay = 0.60>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.13.exit380" [top.cpp:88]   --->   Operation 844 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_41 & and_ln88_26)> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.13" [top.cpp:88]   --->   Operation 845 'br' 'br_ln88' <Predicate = (xor_ln88_41 & and_ln88_26)> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%col_sum_14_load_1 = load i24 %col_sum_14" [top.cpp:88]   --->   Operation 846 'load' 'col_sum_14_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%col_sum_46_load_1 = load i24 %col_sum_46" [top.cpp:88]   --->   Operation 847 'load' 'col_sum_46_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.43ns)   --->   "%select_ln88_14 = select i1 %icmp_ln88_2, i24 %col_sum_46_load_1, i24 %col_sum_14_load_1" [top.cpp:88]   --->   Operation 848 'select' 'select_ln88_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln88_28 = sext i24 %select_ln88_14" [top.cpp:88]   --->   Operation 849 'sext' 'sext_ln88_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_61" [top.cpp:88]   --->   Operation 850 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln88_29 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52" [top.cpp:88]   --->   Operation 851 'sext' 'sext_ln88_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (1.10ns)   --->   "%col_sum_78 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52, i24 %select_ln88_14" [top.cpp:88]   --->   Operation 852 'add' 'col_sum_78' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (1.10ns)   --->   "%add_ln88_15 = add i25 %sext_ln88_29, i25 %sext_ln88_28" [top.cpp:88]   --->   Operation 853 'add' 'add_ln88_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (1.12ns)   --->   "%icmp_ln88_16 = icmp_eq  i25 %add_ln88_15, i25 0" [top.cpp:88]   --->   Operation 854 'icmp' 'icmp_ln88_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_16, void %if.end.i.i210.14, void %if.then.i.i208.14" [top.cpp:88]   --->   Operation 855 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.14.case.46397, void %V32.i.i27.i.i180461.14.case.14396" [top.cpp:88]   --->   Operation 856 'br' 'br_ln88' <Predicate = (icmp_ln88_16)> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_46" [top.cpp:88]   --->   Operation 857 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_16)> <Delay = 0.60>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit395" [top.cpp:88]   --->   Operation 858 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_16)> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_14" [top.cpp:88]   --->   Operation 859 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_16)> <Delay = 0.60>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit395" [top.cpp:88]   --->   Operation 860 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_16)> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.14" [top.cpp:88]   --->   Operation 861 'br' 'br_ln88' <Predicate = (icmp_ln88_16)> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_15, i32 24" [top.cpp:88]   --->   Operation 862 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.14.case.46, void %V32.i.i27.i.i180461.14.case.14" [top.cpp:88]   --->   Operation 863 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_78, i24 %col_sum_46" [top.cpp:88]   --->   Operation 864 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit" [top.cpp:88]   --->   Operation 865 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_78, i24 %col_sum_14" [top.cpp:88]   --->   Operation 866 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit" [top.cpp:88]   --->   Operation 867 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_78, i32 23" [top.cpp:88]   --->   Operation 868 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_28)   --->   "%xor_ln88_42 = xor i1 %tmp_33, i1 1" [top.cpp:88]   --->   Operation 869 'xor' 'xor_ln88_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_28 = and i1 %tmp_34, i1 %xor_ln88_42" [top.cpp:88]   --->   Operation 870 'and' 'and_ln88_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_29)   --->   "%xor_ln88_43 = xor i1 %tmp_34, i1 1" [top.cpp:88]   --->   Operation 871 'xor' 'xor_ln88_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_29 = and i1 %tmp_33, i1 %xor_ln88_43" [top.cpp:88]   --->   Operation 872 'and' 'and_ln88_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.33ns)   --->   "%xor_ln88_44 = xor i1 %tmp_33, i1 %tmp_34" [top.cpp:88]   --->   Operation 873 'xor' 'xor_ln88_44' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_44, void %for.inc71.14, void %if.end.i.i.i232.14" [top.cpp:88]   --->   Operation 874 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_28, void %if.else.i.i.i241.14, void %if.then2.i.i.i240.14" [top.cpp:88]   --->   Operation 875 'br' 'br_ln88' <Predicate = (xor_ln88_44)> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_29, void %if.end15.i.i.i248.14, void %if.then9.i.i.i247.14" [top.cpp:88]   --->   Operation 876 'br' 'br_ln88' <Predicate = (xor_ln88_44 & !and_ln88_28)> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.14.case.46394, void %V32.i.i27.i.i180461.14.case.14393" [top.cpp:88]   --->   Operation 877 'br' 'br_ln88' <Predicate = (xor_ln88_44 & !and_ln88_28 & and_ln88_29)> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_46" [top.cpp:88]   --->   Operation 878 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_44 & !and_ln88_28 & and_ln88_29)> <Delay = 0.60>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit392" [top.cpp:88]   --->   Operation 879 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_44 & !and_ln88_28 & and_ln88_29)> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_14" [top.cpp:88]   --->   Operation 880 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_44 & !and_ln88_28 & and_ln88_29)> <Delay = 0.60>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit392" [top.cpp:88]   --->   Operation 881 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_44 & !and_ln88_28 & and_ln88_29)> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.14" [top.cpp:88]   --->   Operation 882 'br' 'br_ln88' <Predicate = (xor_ln88_44 & !and_ln88_28 & and_ln88_29)> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.14" [top.cpp:88]   --->   Operation 883 'br' 'br_ln88' <Predicate = (xor_ln88_44 & !and_ln88_28)> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.14.case.46391, void %V32.i.i27.i.i180461.14.case.14390" [top.cpp:88]   --->   Operation 884 'br' 'br_ln88' <Predicate = (xor_ln88_44 & and_ln88_28)> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_46" [top.cpp:88]   --->   Operation 885 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_44 & and_ln88_28)> <Delay = 0.60>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit389" [top.cpp:88]   --->   Operation 886 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_44 & and_ln88_28)> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_14" [top.cpp:88]   --->   Operation 887 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_44 & and_ln88_28)> <Delay = 0.60>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.14.exit389" [top.cpp:88]   --->   Operation 888 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_44 & and_ln88_28)> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.14" [top.cpp:88]   --->   Operation 889 'br' 'br_ln88' <Predicate = (xor_ln88_44 & and_ln88_28)> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%col_sum_15_load_1 = load i24 %col_sum_15" [top.cpp:88]   --->   Operation 890 'load' 'col_sum_15_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%col_sum_47_load_1 = load i24 %col_sum_47" [top.cpp:88]   --->   Operation 891 'load' 'col_sum_47_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.43ns)   --->   "%select_ln88_15 = select i1 %icmp_ln88_2, i24 %col_sum_47_load_1, i24 %col_sum_15_load_1" [top.cpp:88]   --->   Operation 892 'select' 'select_ln88_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln88_30 = sext i24 %select_ln88_15" [top.cpp:88]   --->   Operation 893 'sext' 'sext_ln88_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_62" [top.cpp:88]   --->   Operation 894 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln88_31 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51" [top.cpp:88]   --->   Operation 895 'sext' 'sext_ln88_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (1.10ns)   --->   "%col_sum_79 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51, i24 %select_ln88_15" [top.cpp:88]   --->   Operation 896 'add' 'col_sum_79' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (1.10ns)   --->   "%add_ln88_16 = add i25 %sext_ln88_31, i25 %sext_ln88_30" [top.cpp:88]   --->   Operation 897 'add' 'add_ln88_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (1.12ns)   --->   "%icmp_ln88_17 = icmp_eq  i25 %add_ln88_16, i25 0" [top.cpp:88]   --->   Operation 898 'icmp' 'icmp_ln88_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_17, void %if.end.i.i210.15, void %if.then.i.i208.15" [top.cpp:88]   --->   Operation 899 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.15.case.47406, void %V32.i.i27.i.i180461.15.case.15405" [top.cpp:88]   --->   Operation 900 'br' 'br_ln88' <Predicate = (icmp_ln88_17)> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_47" [top.cpp:88]   --->   Operation 901 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_17)> <Delay = 0.60>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit404" [top.cpp:88]   --->   Operation 902 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_17)> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_15" [top.cpp:88]   --->   Operation 903 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_17)> <Delay = 0.60>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit404" [top.cpp:88]   --->   Operation 904 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_17)> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.15" [top.cpp:88]   --->   Operation 905 'br' 'br_ln88' <Predicate = (icmp_ln88_17)> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_16, i32 24" [top.cpp:88]   --->   Operation 906 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.15.case.47, void %V32.i.i27.i.i180461.15.case.15" [top.cpp:88]   --->   Operation 907 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_79, i24 %col_sum_47" [top.cpp:88]   --->   Operation 908 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit" [top.cpp:88]   --->   Operation 909 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_79, i24 %col_sum_15" [top.cpp:88]   --->   Operation 910 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit" [top.cpp:88]   --->   Operation 911 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_79, i32 23" [top.cpp:88]   --->   Operation 912 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_30)   --->   "%xor_ln88_45 = xor i1 %tmp_35, i1 1" [top.cpp:88]   --->   Operation 913 'xor' 'xor_ln88_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_30 = and i1 %tmp_36, i1 %xor_ln88_45" [top.cpp:88]   --->   Operation 914 'and' 'and_ln88_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_31)   --->   "%xor_ln88_46 = xor i1 %tmp_36, i1 1" [top.cpp:88]   --->   Operation 915 'xor' 'xor_ln88_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_31 = and i1 %tmp_35, i1 %xor_ln88_46" [top.cpp:88]   --->   Operation 916 'and' 'and_ln88_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.33ns)   --->   "%xor_ln88_47 = xor i1 %tmp_35, i1 %tmp_36" [top.cpp:88]   --->   Operation 917 'xor' 'xor_ln88_47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_47, void %for.inc71.15, void %if.end.i.i.i232.15" [top.cpp:88]   --->   Operation 918 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_30, void %if.else.i.i.i241.15, void %if.then2.i.i.i240.15" [top.cpp:88]   --->   Operation 919 'br' 'br_ln88' <Predicate = (xor_ln88_47)> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_31, void %if.end15.i.i.i248.15, void %if.then9.i.i.i247.15" [top.cpp:88]   --->   Operation 920 'br' 'br_ln88' <Predicate = (xor_ln88_47 & !and_ln88_30)> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.15.case.47403, void %V32.i.i27.i.i180461.15.case.15402" [top.cpp:88]   --->   Operation 921 'br' 'br_ln88' <Predicate = (xor_ln88_47 & !and_ln88_30 & and_ln88_31)> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_47" [top.cpp:88]   --->   Operation 922 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_47 & !and_ln88_30 & and_ln88_31)> <Delay = 0.60>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit401" [top.cpp:88]   --->   Operation 923 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_47 & !and_ln88_30 & and_ln88_31)> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_15" [top.cpp:88]   --->   Operation 924 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_47 & !and_ln88_30 & and_ln88_31)> <Delay = 0.60>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit401" [top.cpp:88]   --->   Operation 925 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_47 & !and_ln88_30 & and_ln88_31)> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.15" [top.cpp:88]   --->   Operation 926 'br' 'br_ln88' <Predicate = (xor_ln88_47 & !and_ln88_30 & and_ln88_31)> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.15" [top.cpp:88]   --->   Operation 927 'br' 'br_ln88' <Predicate = (xor_ln88_47 & !and_ln88_30)> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.15.case.47400, void %V32.i.i27.i.i180461.15.case.15399" [top.cpp:88]   --->   Operation 928 'br' 'br_ln88' <Predicate = (xor_ln88_47 & and_ln88_30)> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_47" [top.cpp:88]   --->   Operation 929 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_47 & and_ln88_30)> <Delay = 0.60>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit398" [top.cpp:88]   --->   Operation 930 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_47 & and_ln88_30)> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_15" [top.cpp:88]   --->   Operation 931 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_47 & and_ln88_30)> <Delay = 0.60>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.15.exit398" [top.cpp:88]   --->   Operation 932 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_47 & and_ln88_30)> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.15" [top.cpp:88]   --->   Operation 933 'br' 'br_ln88' <Predicate = (xor_ln88_47 & and_ln88_30)> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%col_sum_16_load_1 = load i24 %col_sum_16" [top.cpp:88]   --->   Operation 934 'load' 'col_sum_16_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%col_sum_48_load_1 = load i24 %col_sum_48" [top.cpp:88]   --->   Operation 935 'load' 'col_sum_48_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.43ns)   --->   "%select_ln88_16 = select i1 %icmp_ln88_2, i24 %col_sum_48_load_1, i24 %col_sum_16_load_1" [top.cpp:88]   --->   Operation 936 'select' 'select_ln88_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln88_32 = sext i24 %select_ln88_16" [top.cpp:88]   --->   Operation 937 'sext' 'sext_ln88_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_63" [top.cpp:88]   --->   Operation 938 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln88_33 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50" [top.cpp:88]   --->   Operation 939 'sext' 'sext_ln88_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (1.10ns)   --->   "%col_sum_80 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50, i24 %select_ln88_16" [top.cpp:88]   --->   Operation 940 'add' 'col_sum_80' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (1.10ns)   --->   "%add_ln88_17 = add i25 %sext_ln88_33, i25 %sext_ln88_32" [top.cpp:88]   --->   Operation 941 'add' 'add_ln88_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (1.12ns)   --->   "%icmp_ln88_18 = icmp_eq  i25 %add_ln88_17, i25 0" [top.cpp:88]   --->   Operation 942 'icmp' 'icmp_ln88_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_18, void %if.end.i.i210.16, void %if.then.i.i208.16" [top.cpp:88]   --->   Operation 943 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.16.case.48415, void %V32.i.i27.i.i180461.16.case.16414" [top.cpp:88]   --->   Operation 944 'br' 'br_ln88' <Predicate = (icmp_ln88_18)> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_48" [top.cpp:88]   --->   Operation 945 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_18)> <Delay = 0.60>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit413" [top.cpp:88]   --->   Operation 946 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_18)> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_16" [top.cpp:88]   --->   Operation 947 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_18)> <Delay = 0.60>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit413" [top.cpp:88]   --->   Operation 948 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_18)> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.16" [top.cpp:88]   --->   Operation 949 'br' 'br_ln88' <Predicate = (icmp_ln88_18)> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_17, i32 24" [top.cpp:88]   --->   Operation 950 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.16.case.48, void %V32.i.i27.i.i180461.16.case.16" [top.cpp:88]   --->   Operation 951 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_80, i24 %col_sum_48" [top.cpp:88]   --->   Operation 952 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit" [top.cpp:88]   --->   Operation 953 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_80, i24 %col_sum_16" [top.cpp:88]   --->   Operation 954 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit" [top.cpp:88]   --->   Operation 955 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_80, i32 23" [top.cpp:88]   --->   Operation 956 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_32)   --->   "%xor_ln88_48 = xor i1 %tmp_37, i1 1" [top.cpp:88]   --->   Operation 957 'xor' 'xor_ln88_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_32 = and i1 %tmp_38, i1 %xor_ln88_48" [top.cpp:88]   --->   Operation 958 'and' 'and_ln88_32' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_33)   --->   "%xor_ln88_49 = xor i1 %tmp_38, i1 1" [top.cpp:88]   --->   Operation 959 'xor' 'xor_ln88_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_33 = and i1 %tmp_37, i1 %xor_ln88_49" [top.cpp:88]   --->   Operation 960 'and' 'and_ln88_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.33ns)   --->   "%xor_ln88_50 = xor i1 %tmp_37, i1 %tmp_38" [top.cpp:88]   --->   Operation 961 'xor' 'xor_ln88_50' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_50, void %for.inc71.16, void %if.end.i.i.i232.16" [top.cpp:88]   --->   Operation 962 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_32, void %if.else.i.i.i241.16, void %if.then2.i.i.i240.16" [top.cpp:88]   --->   Operation 963 'br' 'br_ln88' <Predicate = (xor_ln88_50)> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_33, void %if.end15.i.i.i248.16, void %if.then9.i.i.i247.16" [top.cpp:88]   --->   Operation 964 'br' 'br_ln88' <Predicate = (xor_ln88_50 & !and_ln88_32)> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.16.case.48412, void %V32.i.i27.i.i180461.16.case.16411" [top.cpp:88]   --->   Operation 965 'br' 'br_ln88' <Predicate = (xor_ln88_50 & !and_ln88_32 & and_ln88_33)> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_48" [top.cpp:88]   --->   Operation 966 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_50 & !and_ln88_32 & and_ln88_33)> <Delay = 0.60>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit410" [top.cpp:88]   --->   Operation 967 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_50 & !and_ln88_32 & and_ln88_33)> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_16" [top.cpp:88]   --->   Operation 968 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_50 & !and_ln88_32 & and_ln88_33)> <Delay = 0.60>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit410" [top.cpp:88]   --->   Operation 969 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_50 & !and_ln88_32 & and_ln88_33)> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.16" [top.cpp:88]   --->   Operation 970 'br' 'br_ln88' <Predicate = (xor_ln88_50 & !and_ln88_32 & and_ln88_33)> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.16" [top.cpp:88]   --->   Operation 971 'br' 'br_ln88' <Predicate = (xor_ln88_50 & !and_ln88_32)> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.16.case.48409, void %V32.i.i27.i.i180461.16.case.16408" [top.cpp:88]   --->   Operation 972 'br' 'br_ln88' <Predicate = (xor_ln88_50 & and_ln88_32)> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_48" [top.cpp:88]   --->   Operation 973 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_50 & and_ln88_32)> <Delay = 0.60>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit407" [top.cpp:88]   --->   Operation 974 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_50 & and_ln88_32)> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_16" [top.cpp:88]   --->   Operation 975 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_50 & and_ln88_32)> <Delay = 0.60>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.16.exit407" [top.cpp:88]   --->   Operation 976 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_50 & and_ln88_32)> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.16" [top.cpp:88]   --->   Operation 977 'br' 'br_ln88' <Predicate = (xor_ln88_50 & and_ln88_32)> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%col_sum_17_load_1 = load i24 %col_sum_17" [top.cpp:88]   --->   Operation 978 'load' 'col_sum_17_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%col_sum_49_load_1 = load i24 %col_sum_49" [top.cpp:88]   --->   Operation 979 'load' 'col_sum_49_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.43ns)   --->   "%select_ln88_17 = select i1 %icmp_ln88_2, i24 %col_sum_49_load_1, i24 %col_sum_17_load_1" [top.cpp:88]   --->   Operation 980 'select' 'select_ln88_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln88_34 = sext i24 %select_ln88_17" [top.cpp:88]   --->   Operation 981 'sext' 'sext_ln88_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_64" [top.cpp:88]   --->   Operation 982 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln88_35 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49" [top.cpp:88]   --->   Operation 983 'sext' 'sext_ln88_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (1.10ns)   --->   "%col_sum_81 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49, i24 %select_ln88_17" [top.cpp:88]   --->   Operation 984 'add' 'col_sum_81' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (1.10ns)   --->   "%add_ln88_18 = add i25 %sext_ln88_35, i25 %sext_ln88_34" [top.cpp:88]   --->   Operation 985 'add' 'add_ln88_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 986 [1/1] (1.12ns)   --->   "%icmp_ln88_19 = icmp_eq  i25 %add_ln88_18, i25 0" [top.cpp:88]   --->   Operation 986 'icmp' 'icmp_ln88_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_19, void %if.end.i.i210.17, void %if.then.i.i208.17" [top.cpp:88]   --->   Operation 987 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.17.case.49424, void %V32.i.i27.i.i180461.17.case.17423" [top.cpp:88]   --->   Operation 988 'br' 'br_ln88' <Predicate = (icmp_ln88_19)> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_49" [top.cpp:88]   --->   Operation 989 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_19)> <Delay = 0.60>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit422" [top.cpp:88]   --->   Operation 990 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_19)> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_17" [top.cpp:88]   --->   Operation 991 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_19)> <Delay = 0.60>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit422" [top.cpp:88]   --->   Operation 992 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_19)> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.17" [top.cpp:88]   --->   Operation 993 'br' 'br_ln88' <Predicate = (icmp_ln88_19)> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_18, i32 24" [top.cpp:88]   --->   Operation 994 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.17.case.49, void %V32.i.i27.i.i180461.17.case.17" [top.cpp:88]   --->   Operation 995 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_81, i24 %col_sum_49" [top.cpp:88]   --->   Operation 996 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit" [top.cpp:88]   --->   Operation 997 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_81, i24 %col_sum_17" [top.cpp:88]   --->   Operation 998 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit" [top.cpp:88]   --->   Operation 999 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_81, i32 23" [top.cpp:88]   --->   Operation 1000 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_34)   --->   "%xor_ln88_51 = xor i1 %tmp_39, i1 1" [top.cpp:88]   --->   Operation 1001 'xor' 'xor_ln88_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_34 = and i1 %tmp_40, i1 %xor_ln88_51" [top.cpp:88]   --->   Operation 1002 'and' 'and_ln88_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_35)   --->   "%xor_ln88_52 = xor i1 %tmp_40, i1 1" [top.cpp:88]   --->   Operation 1003 'xor' 'xor_ln88_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_35 = and i1 %tmp_39, i1 %xor_ln88_52" [top.cpp:88]   --->   Operation 1004 'and' 'and_ln88_35' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.33ns)   --->   "%xor_ln88_53 = xor i1 %tmp_39, i1 %tmp_40" [top.cpp:88]   --->   Operation 1005 'xor' 'xor_ln88_53' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_53, void %for.inc71.17, void %if.end.i.i.i232.17" [top.cpp:88]   --->   Operation 1006 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_34, void %if.else.i.i.i241.17, void %if.then2.i.i.i240.17" [top.cpp:88]   --->   Operation 1007 'br' 'br_ln88' <Predicate = (xor_ln88_53)> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_35, void %if.end15.i.i.i248.17, void %if.then9.i.i.i247.17" [top.cpp:88]   --->   Operation 1008 'br' 'br_ln88' <Predicate = (xor_ln88_53 & !and_ln88_34)> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.17.case.49421, void %V32.i.i27.i.i180461.17.case.17420" [top.cpp:88]   --->   Operation 1009 'br' 'br_ln88' <Predicate = (xor_ln88_53 & !and_ln88_34 & and_ln88_35)> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_49" [top.cpp:88]   --->   Operation 1010 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_53 & !and_ln88_34 & and_ln88_35)> <Delay = 0.60>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit419" [top.cpp:88]   --->   Operation 1011 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_53 & !and_ln88_34 & and_ln88_35)> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_17" [top.cpp:88]   --->   Operation 1012 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_53 & !and_ln88_34 & and_ln88_35)> <Delay = 0.60>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit419" [top.cpp:88]   --->   Operation 1013 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_53 & !and_ln88_34 & and_ln88_35)> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.17" [top.cpp:88]   --->   Operation 1014 'br' 'br_ln88' <Predicate = (xor_ln88_53 & !and_ln88_34 & and_ln88_35)> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.17" [top.cpp:88]   --->   Operation 1015 'br' 'br_ln88' <Predicate = (xor_ln88_53 & !and_ln88_34)> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.17.case.49418, void %V32.i.i27.i.i180461.17.case.17417" [top.cpp:88]   --->   Operation 1016 'br' 'br_ln88' <Predicate = (xor_ln88_53 & and_ln88_34)> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_49" [top.cpp:88]   --->   Operation 1017 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_53 & and_ln88_34)> <Delay = 0.60>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit416" [top.cpp:88]   --->   Operation 1018 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_53 & and_ln88_34)> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_17" [top.cpp:88]   --->   Operation 1019 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_53 & and_ln88_34)> <Delay = 0.60>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.17.exit416" [top.cpp:88]   --->   Operation 1020 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_53 & and_ln88_34)> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.17" [top.cpp:88]   --->   Operation 1021 'br' 'br_ln88' <Predicate = (xor_ln88_53 & and_ln88_34)> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%col_sum_18_load_1 = load i24 %col_sum_18" [top.cpp:88]   --->   Operation 1022 'load' 'col_sum_18_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%col_sum_50_load_1 = load i24 %col_sum_50" [top.cpp:88]   --->   Operation 1023 'load' 'col_sum_50_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.43ns)   --->   "%select_ln88_18 = select i1 %icmp_ln88_2, i24 %col_sum_50_load_1, i24 %col_sum_18_load_1" [top.cpp:88]   --->   Operation 1024 'select' 'select_ln88_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln88_36 = sext i24 %select_ln88_18" [top.cpp:88]   --->   Operation 1025 'sext' 'sext_ln88_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_65" [top.cpp:88]   --->   Operation 1026 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln88_37 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48" [top.cpp:88]   --->   Operation 1027 'sext' 'sext_ln88_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (1.10ns)   --->   "%col_sum_82 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48, i24 %select_ln88_18" [top.cpp:88]   --->   Operation 1028 'add' 'col_sum_82' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (1.10ns)   --->   "%add_ln88_19 = add i25 %sext_ln88_37, i25 %sext_ln88_36" [top.cpp:88]   --->   Operation 1029 'add' 'add_ln88_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [1/1] (1.12ns)   --->   "%icmp_ln88_20 = icmp_eq  i25 %add_ln88_19, i25 0" [top.cpp:88]   --->   Operation 1030 'icmp' 'icmp_ln88_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_20, void %if.end.i.i210.18, void %if.then.i.i208.18" [top.cpp:88]   --->   Operation 1031 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.18.case.50433, void %V32.i.i27.i.i180461.18.case.18432" [top.cpp:88]   --->   Operation 1032 'br' 'br_ln88' <Predicate = (icmp_ln88_20)> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_50" [top.cpp:88]   --->   Operation 1033 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_20)> <Delay = 0.60>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit431" [top.cpp:88]   --->   Operation 1034 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_20)> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_18" [top.cpp:88]   --->   Operation 1035 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_20)> <Delay = 0.60>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit431" [top.cpp:88]   --->   Operation 1036 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_20)> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.18" [top.cpp:88]   --->   Operation 1037 'br' 'br_ln88' <Predicate = (icmp_ln88_20)> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_19, i32 24" [top.cpp:88]   --->   Operation 1038 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.18.case.50, void %V32.i.i27.i.i180461.18.case.18" [top.cpp:88]   --->   Operation 1039 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_82, i24 %col_sum_50" [top.cpp:88]   --->   Operation 1040 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit" [top.cpp:88]   --->   Operation 1041 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_82, i24 %col_sum_18" [top.cpp:88]   --->   Operation 1042 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit" [top.cpp:88]   --->   Operation 1043 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_82, i32 23" [top.cpp:88]   --->   Operation 1044 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_36)   --->   "%xor_ln88_54 = xor i1 %tmp_41, i1 1" [top.cpp:88]   --->   Operation 1045 'xor' 'xor_ln88_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_36 = and i1 %tmp_42, i1 %xor_ln88_54" [top.cpp:88]   --->   Operation 1046 'and' 'and_ln88_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_37)   --->   "%xor_ln88_55 = xor i1 %tmp_42, i1 1" [top.cpp:88]   --->   Operation 1047 'xor' 'xor_ln88_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_37 = and i1 %tmp_41, i1 %xor_ln88_55" [top.cpp:88]   --->   Operation 1048 'and' 'and_ln88_37' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.33ns)   --->   "%xor_ln88_56 = xor i1 %tmp_41, i1 %tmp_42" [top.cpp:88]   --->   Operation 1049 'xor' 'xor_ln88_56' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_56, void %for.inc71.18, void %if.end.i.i.i232.18" [top.cpp:88]   --->   Operation 1050 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_36, void %if.else.i.i.i241.18, void %if.then2.i.i.i240.18" [top.cpp:88]   --->   Operation 1051 'br' 'br_ln88' <Predicate = (xor_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_37, void %if.end15.i.i.i248.18, void %if.then9.i.i.i247.18" [top.cpp:88]   --->   Operation 1052 'br' 'br_ln88' <Predicate = (xor_ln88_56 & !and_ln88_36)> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.18.case.50430, void %V32.i.i27.i.i180461.18.case.18429" [top.cpp:88]   --->   Operation 1053 'br' 'br_ln88' <Predicate = (xor_ln88_56 & !and_ln88_36 & and_ln88_37)> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_50" [top.cpp:88]   --->   Operation 1054 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_56 & !and_ln88_36 & and_ln88_37)> <Delay = 0.60>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit428" [top.cpp:88]   --->   Operation 1055 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_56 & !and_ln88_36 & and_ln88_37)> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_18" [top.cpp:88]   --->   Operation 1056 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_56 & !and_ln88_36 & and_ln88_37)> <Delay = 0.60>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit428" [top.cpp:88]   --->   Operation 1057 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_56 & !and_ln88_36 & and_ln88_37)> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.18" [top.cpp:88]   --->   Operation 1058 'br' 'br_ln88' <Predicate = (xor_ln88_56 & !and_ln88_36 & and_ln88_37)> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.18" [top.cpp:88]   --->   Operation 1059 'br' 'br_ln88' <Predicate = (xor_ln88_56 & !and_ln88_36)> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.18.case.50427, void %V32.i.i27.i.i180461.18.case.18426" [top.cpp:88]   --->   Operation 1060 'br' 'br_ln88' <Predicate = (xor_ln88_56 & and_ln88_36)> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_50" [top.cpp:88]   --->   Operation 1061 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_56 & and_ln88_36)> <Delay = 0.60>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit425" [top.cpp:88]   --->   Operation 1062 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_56 & and_ln88_36)> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_18" [top.cpp:88]   --->   Operation 1063 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_56 & and_ln88_36)> <Delay = 0.60>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.18.exit425" [top.cpp:88]   --->   Operation 1064 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_56 & and_ln88_36)> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.18" [top.cpp:88]   --->   Operation 1065 'br' 'br_ln88' <Predicate = (xor_ln88_56 & and_ln88_36)> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%col_sum_19_load_1 = load i24 %col_sum_19" [top.cpp:88]   --->   Operation 1066 'load' 'col_sum_19_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%col_sum_51_load_1 = load i24 %col_sum_51" [top.cpp:88]   --->   Operation 1067 'load' 'col_sum_51_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.43ns)   --->   "%select_ln88_19 = select i1 %icmp_ln88_2, i24 %col_sum_51_load_1, i24 %col_sum_19_load_1" [top.cpp:88]   --->   Operation 1068 'select' 'select_ln88_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln88_38 = sext i24 %select_ln88_19" [top.cpp:88]   --->   Operation 1069 'sext' 'sext_ln88_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_66" [top.cpp:88]   --->   Operation 1070 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln88_39 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47" [top.cpp:88]   --->   Operation 1071 'sext' 'sext_ln88_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (1.10ns)   --->   "%col_sum_83 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47, i24 %select_ln88_19" [top.cpp:88]   --->   Operation 1072 'add' 'col_sum_83' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (1.10ns)   --->   "%add_ln88_20 = add i25 %sext_ln88_39, i25 %sext_ln88_38" [top.cpp:88]   --->   Operation 1073 'add' 'add_ln88_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (1.12ns)   --->   "%icmp_ln88_21 = icmp_eq  i25 %add_ln88_20, i25 0" [top.cpp:88]   --->   Operation 1074 'icmp' 'icmp_ln88_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_21, void %if.end.i.i210.19, void %if.then.i.i208.19" [top.cpp:88]   --->   Operation 1075 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.19.case.51442, void %V32.i.i27.i.i180461.19.case.19441" [top.cpp:88]   --->   Operation 1076 'br' 'br_ln88' <Predicate = (icmp_ln88_21)> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_51" [top.cpp:88]   --->   Operation 1077 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_21)> <Delay = 0.60>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit440" [top.cpp:88]   --->   Operation 1078 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_21)> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_19" [top.cpp:88]   --->   Operation 1079 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_21)> <Delay = 0.60>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit440" [top.cpp:88]   --->   Operation 1080 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_21)> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.19" [top.cpp:88]   --->   Operation 1081 'br' 'br_ln88' <Predicate = (icmp_ln88_21)> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_20, i32 24" [top.cpp:88]   --->   Operation 1082 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.19.case.51, void %V32.i.i27.i.i180461.19.case.19" [top.cpp:88]   --->   Operation 1083 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_83, i24 %col_sum_51" [top.cpp:88]   --->   Operation 1084 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit" [top.cpp:88]   --->   Operation 1085 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_83, i24 %col_sum_19" [top.cpp:88]   --->   Operation 1086 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit" [top.cpp:88]   --->   Operation 1087 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_83, i32 23" [top.cpp:88]   --->   Operation 1088 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_38)   --->   "%xor_ln88_57 = xor i1 %tmp_43, i1 1" [top.cpp:88]   --->   Operation 1089 'xor' 'xor_ln88_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_38 = and i1 %tmp_44, i1 %xor_ln88_57" [top.cpp:88]   --->   Operation 1090 'and' 'and_ln88_38' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_39)   --->   "%xor_ln88_58 = xor i1 %tmp_44, i1 1" [top.cpp:88]   --->   Operation 1091 'xor' 'xor_ln88_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_39 = and i1 %tmp_43, i1 %xor_ln88_58" [top.cpp:88]   --->   Operation 1092 'and' 'and_ln88_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.33ns)   --->   "%xor_ln88_59 = xor i1 %tmp_43, i1 %tmp_44" [top.cpp:88]   --->   Operation 1093 'xor' 'xor_ln88_59' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_59, void %for.inc71.19, void %if.end.i.i.i232.19" [top.cpp:88]   --->   Operation 1094 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_38, void %if.else.i.i.i241.19, void %if.then2.i.i.i240.19" [top.cpp:88]   --->   Operation 1095 'br' 'br_ln88' <Predicate = (xor_ln88_59)> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_39, void %if.end15.i.i.i248.19, void %if.then9.i.i.i247.19" [top.cpp:88]   --->   Operation 1096 'br' 'br_ln88' <Predicate = (xor_ln88_59 & !and_ln88_38)> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.19.case.51439, void %V32.i.i27.i.i180461.19.case.19438" [top.cpp:88]   --->   Operation 1097 'br' 'br_ln88' <Predicate = (xor_ln88_59 & !and_ln88_38 & and_ln88_39)> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_51" [top.cpp:88]   --->   Operation 1098 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_59 & !and_ln88_38 & and_ln88_39)> <Delay = 0.60>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit437" [top.cpp:88]   --->   Operation 1099 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_59 & !and_ln88_38 & and_ln88_39)> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_19" [top.cpp:88]   --->   Operation 1100 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_59 & !and_ln88_38 & and_ln88_39)> <Delay = 0.60>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit437" [top.cpp:88]   --->   Operation 1101 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_59 & !and_ln88_38 & and_ln88_39)> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.19" [top.cpp:88]   --->   Operation 1102 'br' 'br_ln88' <Predicate = (xor_ln88_59 & !and_ln88_38 & and_ln88_39)> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.19" [top.cpp:88]   --->   Operation 1103 'br' 'br_ln88' <Predicate = (xor_ln88_59 & !and_ln88_38)> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.19.case.51436, void %V32.i.i27.i.i180461.19.case.19435" [top.cpp:88]   --->   Operation 1104 'br' 'br_ln88' <Predicate = (xor_ln88_59 & and_ln88_38)> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_51" [top.cpp:88]   --->   Operation 1105 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_59 & and_ln88_38)> <Delay = 0.60>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit434" [top.cpp:88]   --->   Operation 1106 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_59 & and_ln88_38)> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_19" [top.cpp:88]   --->   Operation 1107 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_59 & and_ln88_38)> <Delay = 0.60>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.19.exit434" [top.cpp:88]   --->   Operation 1108 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_59 & and_ln88_38)> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.19" [top.cpp:88]   --->   Operation 1109 'br' 'br_ln88' <Predicate = (xor_ln88_59 & and_ln88_38)> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%col_sum_20_load_1 = load i24 %col_sum_20" [top.cpp:88]   --->   Operation 1110 'load' 'col_sum_20_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%col_sum_52_load_1 = load i24 %col_sum_52" [top.cpp:88]   --->   Operation 1111 'load' 'col_sum_52_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.43ns)   --->   "%select_ln88_20 = select i1 %icmp_ln88_2, i24 %col_sum_52_load_1, i24 %col_sum_20_load_1" [top.cpp:88]   --->   Operation 1112 'select' 'select_ln88_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln88_40 = sext i24 %select_ln88_20" [top.cpp:88]   --->   Operation 1113 'sext' 'sext_ln88_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_67" [top.cpp:88]   --->   Operation 1114 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln88_41 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46" [top.cpp:88]   --->   Operation 1115 'sext' 'sext_ln88_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (1.10ns)   --->   "%col_sum_84 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46, i24 %select_ln88_20" [top.cpp:88]   --->   Operation 1116 'add' 'col_sum_84' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (1.10ns)   --->   "%add_ln88_21 = add i25 %sext_ln88_41, i25 %sext_ln88_40" [top.cpp:88]   --->   Operation 1117 'add' 'add_ln88_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (1.12ns)   --->   "%icmp_ln88_22 = icmp_eq  i25 %add_ln88_21, i25 0" [top.cpp:88]   --->   Operation 1118 'icmp' 'icmp_ln88_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_22, void %if.end.i.i210.20, void %if.then.i.i208.20" [top.cpp:88]   --->   Operation 1119 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.20.case.52451, void %V32.i.i27.i.i180461.20.case.20450" [top.cpp:88]   --->   Operation 1120 'br' 'br_ln88' <Predicate = (icmp_ln88_22)> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_52" [top.cpp:88]   --->   Operation 1121 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_22)> <Delay = 0.60>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit449" [top.cpp:88]   --->   Operation 1122 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_22)> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_20" [top.cpp:88]   --->   Operation 1123 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_22)> <Delay = 0.60>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit449" [top.cpp:88]   --->   Operation 1124 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_22)> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.20" [top.cpp:88]   --->   Operation 1125 'br' 'br_ln88' <Predicate = (icmp_ln88_22)> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_21, i32 24" [top.cpp:88]   --->   Operation 1126 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.20.case.52, void %V32.i.i27.i.i180461.20.case.20" [top.cpp:88]   --->   Operation 1127 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_84, i24 %col_sum_52" [top.cpp:88]   --->   Operation 1128 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit" [top.cpp:88]   --->   Operation 1129 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_84, i24 %col_sum_20" [top.cpp:88]   --->   Operation 1130 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit" [top.cpp:88]   --->   Operation 1131 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_84, i32 23" [top.cpp:88]   --->   Operation 1132 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_40)   --->   "%xor_ln88_60 = xor i1 %tmp_45, i1 1" [top.cpp:88]   --->   Operation 1133 'xor' 'xor_ln88_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_40 = and i1 %tmp_46, i1 %xor_ln88_60" [top.cpp:88]   --->   Operation 1134 'and' 'and_ln88_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_41)   --->   "%xor_ln88_61 = xor i1 %tmp_46, i1 1" [top.cpp:88]   --->   Operation 1135 'xor' 'xor_ln88_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_41 = and i1 %tmp_45, i1 %xor_ln88_61" [top.cpp:88]   --->   Operation 1136 'and' 'and_ln88_41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.33ns)   --->   "%xor_ln88_62 = xor i1 %tmp_45, i1 %tmp_46" [top.cpp:88]   --->   Operation 1137 'xor' 'xor_ln88_62' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_62, void %for.inc71.20, void %if.end.i.i.i232.20" [top.cpp:88]   --->   Operation 1138 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_40, void %if.else.i.i.i241.20, void %if.then2.i.i.i240.20" [top.cpp:88]   --->   Operation 1139 'br' 'br_ln88' <Predicate = (xor_ln88_62)> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_41, void %if.end15.i.i.i248.20, void %if.then9.i.i.i247.20" [top.cpp:88]   --->   Operation 1140 'br' 'br_ln88' <Predicate = (xor_ln88_62 & !and_ln88_40)> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.20.case.52448, void %V32.i.i27.i.i180461.20.case.20447" [top.cpp:88]   --->   Operation 1141 'br' 'br_ln88' <Predicate = (xor_ln88_62 & !and_ln88_40 & and_ln88_41)> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_52" [top.cpp:88]   --->   Operation 1142 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_62 & !and_ln88_40 & and_ln88_41)> <Delay = 0.60>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit446" [top.cpp:88]   --->   Operation 1143 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_62 & !and_ln88_40 & and_ln88_41)> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_20" [top.cpp:88]   --->   Operation 1144 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_62 & !and_ln88_40 & and_ln88_41)> <Delay = 0.60>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit446" [top.cpp:88]   --->   Operation 1145 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_62 & !and_ln88_40 & and_ln88_41)> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.20" [top.cpp:88]   --->   Operation 1146 'br' 'br_ln88' <Predicate = (xor_ln88_62 & !and_ln88_40 & and_ln88_41)> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.20" [top.cpp:88]   --->   Operation 1147 'br' 'br_ln88' <Predicate = (xor_ln88_62 & !and_ln88_40)> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.20.case.52445, void %V32.i.i27.i.i180461.20.case.20444" [top.cpp:88]   --->   Operation 1148 'br' 'br_ln88' <Predicate = (xor_ln88_62 & and_ln88_40)> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_52" [top.cpp:88]   --->   Operation 1149 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_62 & and_ln88_40)> <Delay = 0.60>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit443" [top.cpp:88]   --->   Operation 1150 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_62 & and_ln88_40)> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_20" [top.cpp:88]   --->   Operation 1151 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_62 & and_ln88_40)> <Delay = 0.60>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.20.exit443" [top.cpp:88]   --->   Operation 1152 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_62 & and_ln88_40)> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.20" [top.cpp:88]   --->   Operation 1153 'br' 'br_ln88' <Predicate = (xor_ln88_62 & and_ln88_40)> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%col_sum_21_load_1 = load i24 %col_sum_21" [top.cpp:88]   --->   Operation 1154 'load' 'col_sum_21_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%col_sum_53_load_1 = load i24 %col_sum_53" [top.cpp:88]   --->   Operation 1155 'load' 'col_sum_53_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.43ns)   --->   "%select_ln88_21 = select i1 %icmp_ln88_2, i24 %col_sum_53_load_1, i24 %col_sum_21_load_1" [top.cpp:88]   --->   Operation 1156 'select' 'select_ln88_21' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln88_42 = sext i24 %select_ln88_21" [top.cpp:88]   --->   Operation 1157 'sext' 'sext_ln88_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_68" [top.cpp:88]   --->   Operation 1158 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln88_43 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45" [top.cpp:88]   --->   Operation 1159 'sext' 'sext_ln88_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (1.10ns)   --->   "%col_sum_85 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45, i24 %select_ln88_21" [top.cpp:88]   --->   Operation 1160 'add' 'col_sum_85' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (1.10ns)   --->   "%add_ln88_22 = add i25 %sext_ln88_43, i25 %sext_ln88_42" [top.cpp:88]   --->   Operation 1161 'add' 'add_ln88_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (1.12ns)   --->   "%icmp_ln88_23 = icmp_eq  i25 %add_ln88_22, i25 0" [top.cpp:88]   --->   Operation 1162 'icmp' 'icmp_ln88_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_23, void %if.end.i.i210.21, void %if.then.i.i208.21" [top.cpp:88]   --->   Operation 1163 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.21.case.53460, void %V32.i.i27.i.i180461.21.case.21459" [top.cpp:88]   --->   Operation 1164 'br' 'br_ln88' <Predicate = (icmp_ln88_23)> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_53" [top.cpp:88]   --->   Operation 1165 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_23)> <Delay = 0.60>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit458" [top.cpp:88]   --->   Operation 1166 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_23)> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_21" [top.cpp:88]   --->   Operation 1167 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_23)> <Delay = 0.60>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit458" [top.cpp:88]   --->   Operation 1168 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_23)> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.21" [top.cpp:88]   --->   Operation 1169 'br' 'br_ln88' <Predicate = (icmp_ln88_23)> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_22, i32 24" [top.cpp:88]   --->   Operation 1170 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.21.case.53, void %V32.i.i27.i.i180461.21.case.21" [top.cpp:88]   --->   Operation 1171 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_85, i24 %col_sum_53" [top.cpp:88]   --->   Operation 1172 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit" [top.cpp:88]   --->   Operation 1173 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_85, i24 %col_sum_21" [top.cpp:88]   --->   Operation 1174 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit" [top.cpp:88]   --->   Operation 1175 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_85, i32 23" [top.cpp:88]   --->   Operation 1176 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_42)   --->   "%xor_ln88_63 = xor i1 %tmp_47, i1 1" [top.cpp:88]   --->   Operation 1177 'xor' 'xor_ln88_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_42 = and i1 %tmp_48, i1 %xor_ln88_63" [top.cpp:88]   --->   Operation 1178 'and' 'and_ln88_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_43)   --->   "%xor_ln88_64 = xor i1 %tmp_48, i1 1" [top.cpp:88]   --->   Operation 1179 'xor' 'xor_ln88_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_43 = and i1 %tmp_47, i1 %xor_ln88_64" [top.cpp:88]   --->   Operation 1180 'and' 'and_ln88_43' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (0.33ns)   --->   "%xor_ln88_65 = xor i1 %tmp_47, i1 %tmp_48" [top.cpp:88]   --->   Operation 1181 'xor' 'xor_ln88_65' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_65, void %for.inc71.21, void %if.end.i.i.i232.21" [top.cpp:88]   --->   Operation 1182 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_42, void %if.else.i.i.i241.21, void %if.then2.i.i.i240.21" [top.cpp:88]   --->   Operation 1183 'br' 'br_ln88' <Predicate = (xor_ln88_65)> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_43, void %if.end15.i.i.i248.21, void %if.then9.i.i.i247.21" [top.cpp:88]   --->   Operation 1184 'br' 'br_ln88' <Predicate = (xor_ln88_65 & !and_ln88_42)> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.21.case.53457, void %V32.i.i27.i.i180461.21.case.21456" [top.cpp:88]   --->   Operation 1185 'br' 'br_ln88' <Predicate = (xor_ln88_65 & !and_ln88_42 & and_ln88_43)> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_53" [top.cpp:88]   --->   Operation 1186 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_65 & !and_ln88_42 & and_ln88_43)> <Delay = 0.60>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit455" [top.cpp:88]   --->   Operation 1187 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_65 & !and_ln88_42 & and_ln88_43)> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_21" [top.cpp:88]   --->   Operation 1188 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_65 & !and_ln88_42 & and_ln88_43)> <Delay = 0.60>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit455" [top.cpp:88]   --->   Operation 1189 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_65 & !and_ln88_42 & and_ln88_43)> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.21" [top.cpp:88]   --->   Operation 1190 'br' 'br_ln88' <Predicate = (xor_ln88_65 & !and_ln88_42 & and_ln88_43)> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.21" [top.cpp:88]   --->   Operation 1191 'br' 'br_ln88' <Predicate = (xor_ln88_65 & !and_ln88_42)> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.21.case.53454, void %V32.i.i27.i.i180461.21.case.21453" [top.cpp:88]   --->   Operation 1192 'br' 'br_ln88' <Predicate = (xor_ln88_65 & and_ln88_42)> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_53" [top.cpp:88]   --->   Operation 1193 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_65 & and_ln88_42)> <Delay = 0.60>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit452" [top.cpp:88]   --->   Operation 1194 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_65 & and_ln88_42)> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_21" [top.cpp:88]   --->   Operation 1195 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_65 & and_ln88_42)> <Delay = 0.60>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.21.exit452" [top.cpp:88]   --->   Operation 1196 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_65 & and_ln88_42)> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.21" [top.cpp:88]   --->   Operation 1197 'br' 'br_ln88' <Predicate = (xor_ln88_65 & and_ln88_42)> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%col_sum_22_load_1 = load i24 %col_sum_22" [top.cpp:88]   --->   Operation 1198 'load' 'col_sum_22_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%col_sum_54_load_1 = load i24 %col_sum_54" [top.cpp:88]   --->   Operation 1199 'load' 'col_sum_54_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.43ns)   --->   "%select_ln88_22 = select i1 %icmp_ln88_2, i24 %col_sum_54_load_1, i24 %col_sum_22_load_1" [top.cpp:88]   --->   Operation 1200 'select' 'select_ln88_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln88_44 = sext i24 %select_ln88_22" [top.cpp:88]   --->   Operation 1201 'sext' 'sext_ln88_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_69" [top.cpp:88]   --->   Operation 1202 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln88_45 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44" [top.cpp:88]   --->   Operation 1203 'sext' 'sext_ln88_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (1.10ns)   --->   "%col_sum_86 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44, i24 %select_ln88_22" [top.cpp:88]   --->   Operation 1204 'add' 'col_sum_86' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (1.10ns)   --->   "%add_ln88_23 = add i25 %sext_ln88_45, i25 %sext_ln88_44" [top.cpp:88]   --->   Operation 1205 'add' 'add_ln88_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1206 [1/1] (1.12ns)   --->   "%icmp_ln88_24 = icmp_eq  i25 %add_ln88_23, i25 0" [top.cpp:88]   --->   Operation 1206 'icmp' 'icmp_ln88_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_24, void %if.end.i.i210.22, void %if.then.i.i208.22" [top.cpp:88]   --->   Operation 1207 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.22.case.54469, void %V32.i.i27.i.i180461.22.case.22468" [top.cpp:88]   --->   Operation 1208 'br' 'br_ln88' <Predicate = (icmp_ln88_24)> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_54" [top.cpp:88]   --->   Operation 1209 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_24)> <Delay = 0.60>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit467" [top.cpp:88]   --->   Operation 1210 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_24)> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_22" [top.cpp:88]   --->   Operation 1211 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_24)> <Delay = 0.60>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit467" [top.cpp:88]   --->   Operation 1212 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_24)> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.22" [top.cpp:88]   --->   Operation 1213 'br' 'br_ln88' <Predicate = (icmp_ln88_24)> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_23, i32 24" [top.cpp:88]   --->   Operation 1214 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.22.case.54, void %V32.i.i27.i.i180461.22.case.22" [top.cpp:88]   --->   Operation 1215 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_86, i24 %col_sum_54" [top.cpp:88]   --->   Operation 1216 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit" [top.cpp:88]   --->   Operation 1217 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_86, i24 %col_sum_22" [top.cpp:88]   --->   Operation 1218 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit" [top.cpp:88]   --->   Operation 1219 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_86, i32 23" [top.cpp:88]   --->   Operation 1220 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_44)   --->   "%xor_ln88_66 = xor i1 %tmp_49, i1 1" [top.cpp:88]   --->   Operation 1221 'xor' 'xor_ln88_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_44 = and i1 %tmp_50, i1 %xor_ln88_66" [top.cpp:88]   --->   Operation 1222 'and' 'and_ln88_44' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_45)   --->   "%xor_ln88_67 = xor i1 %tmp_50, i1 1" [top.cpp:88]   --->   Operation 1223 'xor' 'xor_ln88_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_45 = and i1 %tmp_49, i1 %xor_ln88_67" [top.cpp:88]   --->   Operation 1224 'and' 'and_ln88_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (0.33ns)   --->   "%xor_ln88_68 = xor i1 %tmp_49, i1 %tmp_50" [top.cpp:88]   --->   Operation 1225 'xor' 'xor_ln88_68' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_68, void %for.inc71.22, void %if.end.i.i.i232.22" [top.cpp:88]   --->   Operation 1226 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_44, void %if.else.i.i.i241.22, void %if.then2.i.i.i240.22" [top.cpp:88]   --->   Operation 1227 'br' 'br_ln88' <Predicate = (xor_ln88_68)> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_45, void %if.end15.i.i.i248.22, void %if.then9.i.i.i247.22" [top.cpp:88]   --->   Operation 1228 'br' 'br_ln88' <Predicate = (xor_ln88_68 & !and_ln88_44)> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.22.case.54466, void %V32.i.i27.i.i180461.22.case.22465" [top.cpp:88]   --->   Operation 1229 'br' 'br_ln88' <Predicate = (xor_ln88_68 & !and_ln88_44 & and_ln88_45)> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_54" [top.cpp:88]   --->   Operation 1230 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_68 & !and_ln88_44 & and_ln88_45)> <Delay = 0.60>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit464" [top.cpp:88]   --->   Operation 1231 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_68 & !and_ln88_44 & and_ln88_45)> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_22" [top.cpp:88]   --->   Operation 1232 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_68 & !and_ln88_44 & and_ln88_45)> <Delay = 0.60>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit464" [top.cpp:88]   --->   Operation 1233 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_68 & !and_ln88_44 & and_ln88_45)> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.22" [top.cpp:88]   --->   Operation 1234 'br' 'br_ln88' <Predicate = (xor_ln88_68 & !and_ln88_44 & and_ln88_45)> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.22" [top.cpp:88]   --->   Operation 1235 'br' 'br_ln88' <Predicate = (xor_ln88_68 & !and_ln88_44)> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.22.case.54463, void %V32.i.i27.i.i180461.22.case.22462" [top.cpp:88]   --->   Operation 1236 'br' 'br_ln88' <Predicate = (xor_ln88_68 & and_ln88_44)> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_54" [top.cpp:88]   --->   Operation 1237 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_68 & and_ln88_44)> <Delay = 0.60>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit461" [top.cpp:88]   --->   Operation 1238 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_68 & and_ln88_44)> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_22" [top.cpp:88]   --->   Operation 1239 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_68 & and_ln88_44)> <Delay = 0.60>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.22.exit461" [top.cpp:88]   --->   Operation 1240 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_68 & and_ln88_44)> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.22" [top.cpp:88]   --->   Operation 1241 'br' 'br_ln88' <Predicate = (xor_ln88_68 & and_ln88_44)> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%col_sum_23_load_1 = load i24 %col_sum_23" [top.cpp:88]   --->   Operation 1242 'load' 'col_sum_23_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%col_sum_55_load_1 = load i24 %col_sum_55" [top.cpp:88]   --->   Operation 1243 'load' 'col_sum_55_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.43ns)   --->   "%select_ln88_23 = select i1 %icmp_ln88_2, i24 %col_sum_55_load_1, i24 %col_sum_23_load_1" [top.cpp:88]   --->   Operation 1244 'select' 'select_ln88_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln88_46 = sext i24 %select_ln88_23" [top.cpp:88]   --->   Operation 1245 'sext' 'sext_ln88_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_70" [top.cpp:88]   --->   Operation 1246 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln88_47 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43" [top.cpp:88]   --->   Operation 1247 'sext' 'sext_ln88_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (1.10ns)   --->   "%col_sum_87 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43, i24 %select_ln88_23" [top.cpp:88]   --->   Operation 1248 'add' 'col_sum_87' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (1.10ns)   --->   "%add_ln88_24 = add i25 %sext_ln88_47, i25 %sext_ln88_46" [top.cpp:88]   --->   Operation 1249 'add' 'add_ln88_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (1.12ns)   --->   "%icmp_ln88_25 = icmp_eq  i25 %add_ln88_24, i25 0" [top.cpp:88]   --->   Operation 1250 'icmp' 'icmp_ln88_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_25, void %if.end.i.i210.23, void %if.then.i.i208.23" [top.cpp:88]   --->   Operation 1251 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.23.case.55478, void %V32.i.i27.i.i180461.23.case.23477" [top.cpp:88]   --->   Operation 1252 'br' 'br_ln88' <Predicate = (icmp_ln88_25)> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_55" [top.cpp:88]   --->   Operation 1253 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_25)> <Delay = 0.60>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit476" [top.cpp:88]   --->   Operation 1254 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_25)> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_23" [top.cpp:88]   --->   Operation 1255 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_25)> <Delay = 0.60>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit476" [top.cpp:88]   --->   Operation 1256 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_25)> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.23" [top.cpp:88]   --->   Operation 1257 'br' 'br_ln88' <Predicate = (icmp_ln88_25)> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_24, i32 24" [top.cpp:88]   --->   Operation 1258 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.23.case.55, void %V32.i.i27.i.i180461.23.case.23" [top.cpp:88]   --->   Operation 1259 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_87, i24 %col_sum_55" [top.cpp:88]   --->   Operation 1260 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit" [top.cpp:88]   --->   Operation 1261 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_87, i24 %col_sum_23" [top.cpp:88]   --->   Operation 1262 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit" [top.cpp:88]   --->   Operation 1263 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_87, i32 23" [top.cpp:88]   --->   Operation 1264 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_46)   --->   "%xor_ln88_69 = xor i1 %tmp_51, i1 1" [top.cpp:88]   --->   Operation 1265 'xor' 'xor_ln88_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_46 = and i1 %tmp_52, i1 %xor_ln88_69" [top.cpp:88]   --->   Operation 1266 'and' 'and_ln88_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_47)   --->   "%xor_ln88_70 = xor i1 %tmp_52, i1 1" [top.cpp:88]   --->   Operation 1267 'xor' 'xor_ln88_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_47 = and i1 %tmp_51, i1 %xor_ln88_70" [top.cpp:88]   --->   Operation 1268 'and' 'and_ln88_47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.33ns)   --->   "%xor_ln88_71 = xor i1 %tmp_51, i1 %tmp_52" [top.cpp:88]   --->   Operation 1269 'xor' 'xor_ln88_71' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_71, void %for.inc71.23, void %if.end.i.i.i232.23" [top.cpp:88]   --->   Operation 1270 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_46, void %if.else.i.i.i241.23, void %if.then2.i.i.i240.23" [top.cpp:88]   --->   Operation 1271 'br' 'br_ln88' <Predicate = (xor_ln88_71)> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_47, void %if.end15.i.i.i248.23, void %if.then9.i.i.i247.23" [top.cpp:88]   --->   Operation 1272 'br' 'br_ln88' <Predicate = (xor_ln88_71 & !and_ln88_46)> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.23.case.55475, void %V32.i.i27.i.i180461.23.case.23474" [top.cpp:88]   --->   Operation 1273 'br' 'br_ln88' <Predicate = (xor_ln88_71 & !and_ln88_46 & and_ln88_47)> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_55" [top.cpp:88]   --->   Operation 1274 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_71 & !and_ln88_46 & and_ln88_47)> <Delay = 0.60>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit473" [top.cpp:88]   --->   Operation 1275 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_71 & !and_ln88_46 & and_ln88_47)> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_23" [top.cpp:88]   --->   Operation 1276 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_71 & !and_ln88_46 & and_ln88_47)> <Delay = 0.60>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit473" [top.cpp:88]   --->   Operation 1277 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_71 & !and_ln88_46 & and_ln88_47)> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.23" [top.cpp:88]   --->   Operation 1278 'br' 'br_ln88' <Predicate = (xor_ln88_71 & !and_ln88_46 & and_ln88_47)> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.23" [top.cpp:88]   --->   Operation 1279 'br' 'br_ln88' <Predicate = (xor_ln88_71 & !and_ln88_46)> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.23.case.55472, void %V32.i.i27.i.i180461.23.case.23471" [top.cpp:88]   --->   Operation 1280 'br' 'br_ln88' <Predicate = (xor_ln88_71 & and_ln88_46)> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_55" [top.cpp:88]   --->   Operation 1281 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_71 & and_ln88_46)> <Delay = 0.60>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit470" [top.cpp:88]   --->   Operation 1282 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_71 & and_ln88_46)> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_23" [top.cpp:88]   --->   Operation 1283 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_71 & and_ln88_46)> <Delay = 0.60>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.23.exit470" [top.cpp:88]   --->   Operation 1284 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_71 & and_ln88_46)> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.23" [top.cpp:88]   --->   Operation 1285 'br' 'br_ln88' <Predicate = (xor_ln88_71 & and_ln88_46)> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%col_sum_24_load_1 = load i24 %col_sum_24" [top.cpp:88]   --->   Operation 1286 'load' 'col_sum_24_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%col_sum_56_load_1 = load i24 %col_sum_56" [top.cpp:88]   --->   Operation 1287 'load' 'col_sum_56_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.43ns)   --->   "%select_ln88_24 = select i1 %icmp_ln88_2, i24 %col_sum_56_load_1, i24 %col_sum_24_load_1" [top.cpp:88]   --->   Operation 1288 'select' 'select_ln88_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln88_48 = sext i24 %select_ln88_24" [top.cpp:88]   --->   Operation 1289 'sext' 'sext_ln88_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_71" [top.cpp:88]   --->   Operation 1290 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln88_49 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42" [top.cpp:88]   --->   Operation 1291 'sext' 'sext_ln88_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (1.10ns)   --->   "%col_sum_88 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42, i24 %select_ln88_24" [top.cpp:88]   --->   Operation 1292 'add' 'col_sum_88' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (1.10ns)   --->   "%add_ln88_25 = add i25 %sext_ln88_49, i25 %sext_ln88_48" [top.cpp:88]   --->   Operation 1293 'add' 'add_ln88_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (1.12ns)   --->   "%icmp_ln88_26 = icmp_eq  i25 %add_ln88_25, i25 0" [top.cpp:88]   --->   Operation 1294 'icmp' 'icmp_ln88_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_26, void %if.end.i.i210.24, void %if.then.i.i208.24" [top.cpp:88]   --->   Operation 1295 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.24.case.56487, void %V32.i.i27.i.i180461.24.case.24486" [top.cpp:88]   --->   Operation 1296 'br' 'br_ln88' <Predicate = (icmp_ln88_26)> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_56" [top.cpp:88]   --->   Operation 1297 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_26)> <Delay = 0.60>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit485" [top.cpp:88]   --->   Operation 1298 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_26)> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_24" [top.cpp:88]   --->   Operation 1299 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_26)> <Delay = 0.60>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit485" [top.cpp:88]   --->   Operation 1300 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_26)> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.24" [top.cpp:88]   --->   Operation 1301 'br' 'br_ln88' <Predicate = (icmp_ln88_26)> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_25, i32 24" [top.cpp:88]   --->   Operation 1302 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.24.case.56, void %V32.i.i27.i.i180461.24.case.24" [top.cpp:88]   --->   Operation 1303 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_88, i24 %col_sum_56" [top.cpp:88]   --->   Operation 1304 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit" [top.cpp:88]   --->   Operation 1305 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_88, i24 %col_sum_24" [top.cpp:88]   --->   Operation 1306 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit" [top.cpp:88]   --->   Operation 1307 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_88, i32 23" [top.cpp:88]   --->   Operation 1308 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_48)   --->   "%xor_ln88_72 = xor i1 %tmp_53, i1 1" [top.cpp:88]   --->   Operation 1309 'xor' 'xor_ln88_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_48 = and i1 %tmp_54, i1 %xor_ln88_72" [top.cpp:88]   --->   Operation 1310 'and' 'and_ln88_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_49)   --->   "%xor_ln88_73 = xor i1 %tmp_54, i1 1" [top.cpp:88]   --->   Operation 1311 'xor' 'xor_ln88_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_49 = and i1 %tmp_53, i1 %xor_ln88_73" [top.cpp:88]   --->   Operation 1312 'and' 'and_ln88_49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.33ns)   --->   "%xor_ln88_74 = xor i1 %tmp_53, i1 %tmp_54" [top.cpp:88]   --->   Operation 1313 'xor' 'xor_ln88_74' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_74, void %for.inc71.24, void %if.end.i.i.i232.24" [top.cpp:88]   --->   Operation 1314 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_48, void %if.else.i.i.i241.24, void %if.then2.i.i.i240.24" [top.cpp:88]   --->   Operation 1315 'br' 'br_ln88' <Predicate = (xor_ln88_74)> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_49, void %if.end15.i.i.i248.24, void %if.then9.i.i.i247.24" [top.cpp:88]   --->   Operation 1316 'br' 'br_ln88' <Predicate = (xor_ln88_74 & !and_ln88_48)> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.24.case.56484, void %V32.i.i27.i.i180461.24.case.24483" [top.cpp:88]   --->   Operation 1317 'br' 'br_ln88' <Predicate = (xor_ln88_74 & !and_ln88_48 & and_ln88_49)> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_56" [top.cpp:88]   --->   Operation 1318 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_74 & !and_ln88_48 & and_ln88_49)> <Delay = 0.60>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit482" [top.cpp:88]   --->   Operation 1319 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_74 & !and_ln88_48 & and_ln88_49)> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_24" [top.cpp:88]   --->   Operation 1320 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_74 & !and_ln88_48 & and_ln88_49)> <Delay = 0.60>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit482" [top.cpp:88]   --->   Operation 1321 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_74 & !and_ln88_48 & and_ln88_49)> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.24" [top.cpp:88]   --->   Operation 1322 'br' 'br_ln88' <Predicate = (xor_ln88_74 & !and_ln88_48 & and_ln88_49)> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.24" [top.cpp:88]   --->   Operation 1323 'br' 'br_ln88' <Predicate = (xor_ln88_74 & !and_ln88_48)> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.24.case.56481, void %V32.i.i27.i.i180461.24.case.24480" [top.cpp:88]   --->   Operation 1324 'br' 'br_ln88' <Predicate = (xor_ln88_74 & and_ln88_48)> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_56" [top.cpp:88]   --->   Operation 1325 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_74 & and_ln88_48)> <Delay = 0.60>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit479" [top.cpp:88]   --->   Operation 1326 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_74 & and_ln88_48)> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_24" [top.cpp:88]   --->   Operation 1327 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_74 & and_ln88_48)> <Delay = 0.60>
ST_2 : Operation 1328 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.24.exit479" [top.cpp:88]   --->   Operation 1328 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_74 & and_ln88_48)> <Delay = 0.00>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.24" [top.cpp:88]   --->   Operation 1329 'br' 'br_ln88' <Predicate = (xor_ln88_74 & and_ln88_48)> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%col_sum_25_load_1 = load i24 %col_sum_25" [top.cpp:88]   --->   Operation 1330 'load' 'col_sum_25_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%col_sum_57_load_1 = load i24 %col_sum_57" [top.cpp:88]   --->   Operation 1331 'load' 'col_sum_57_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.43ns)   --->   "%select_ln88_25 = select i1 %icmp_ln88_2, i24 %col_sum_57_load_1, i24 %col_sum_25_load_1" [top.cpp:88]   --->   Operation 1332 'select' 'select_ln88_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln88_50 = sext i24 %select_ln88_25" [top.cpp:88]   --->   Operation 1333 'sext' 'sext_ln88_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_72" [top.cpp:88]   --->   Operation 1334 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln88_51 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41" [top.cpp:88]   --->   Operation 1335 'sext' 'sext_ln88_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (1.10ns)   --->   "%col_sum_89 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41, i24 %select_ln88_25" [top.cpp:88]   --->   Operation 1336 'add' 'col_sum_89' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (1.10ns)   --->   "%add_ln88_26 = add i25 %sext_ln88_51, i25 %sext_ln88_50" [top.cpp:88]   --->   Operation 1337 'add' 'add_ln88_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (1.12ns)   --->   "%icmp_ln88_27 = icmp_eq  i25 %add_ln88_26, i25 0" [top.cpp:88]   --->   Operation 1338 'icmp' 'icmp_ln88_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_27, void %if.end.i.i210.25, void %if.then.i.i208.25" [top.cpp:88]   --->   Operation 1339 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.25.case.57496, void %V32.i.i27.i.i180461.25.case.25495" [top.cpp:88]   --->   Operation 1340 'br' 'br_ln88' <Predicate = (icmp_ln88_27)> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_57" [top.cpp:88]   --->   Operation 1341 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_27)> <Delay = 0.60>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit494" [top.cpp:88]   --->   Operation 1342 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_27)> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_25" [top.cpp:88]   --->   Operation 1343 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_27)> <Delay = 0.60>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit494" [top.cpp:88]   --->   Operation 1344 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_27)> <Delay = 0.00>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.25" [top.cpp:88]   --->   Operation 1345 'br' 'br_ln88' <Predicate = (icmp_ln88_27)> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_26, i32 24" [top.cpp:88]   --->   Operation 1346 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.25.case.57, void %V32.i.i27.i.i180461.25.case.25" [top.cpp:88]   --->   Operation 1347 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_89, i24 %col_sum_57" [top.cpp:88]   --->   Operation 1348 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit" [top.cpp:88]   --->   Operation 1349 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_89, i24 %col_sum_25" [top.cpp:88]   --->   Operation 1350 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit" [top.cpp:88]   --->   Operation 1351 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_89, i32 23" [top.cpp:88]   --->   Operation 1352 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_50)   --->   "%xor_ln88_75 = xor i1 %tmp_55, i1 1" [top.cpp:88]   --->   Operation 1353 'xor' 'xor_ln88_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_50 = and i1 %tmp_56, i1 %xor_ln88_75" [top.cpp:88]   --->   Operation 1354 'and' 'and_ln88_50' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_51)   --->   "%xor_ln88_76 = xor i1 %tmp_56, i1 1" [top.cpp:88]   --->   Operation 1355 'xor' 'xor_ln88_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_51 = and i1 %tmp_55, i1 %xor_ln88_76" [top.cpp:88]   --->   Operation 1356 'and' 'and_ln88_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.33ns)   --->   "%xor_ln88_77 = xor i1 %tmp_55, i1 %tmp_56" [top.cpp:88]   --->   Operation 1357 'xor' 'xor_ln88_77' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_77, void %for.inc71.25, void %if.end.i.i.i232.25" [top.cpp:88]   --->   Operation 1358 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_50, void %if.else.i.i.i241.25, void %if.then2.i.i.i240.25" [top.cpp:88]   --->   Operation 1359 'br' 'br_ln88' <Predicate = (xor_ln88_77)> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_51, void %if.end15.i.i.i248.25, void %if.then9.i.i.i247.25" [top.cpp:88]   --->   Operation 1360 'br' 'br_ln88' <Predicate = (xor_ln88_77 & !and_ln88_50)> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.25.case.57493, void %V32.i.i27.i.i180461.25.case.25492" [top.cpp:88]   --->   Operation 1361 'br' 'br_ln88' <Predicate = (xor_ln88_77 & !and_ln88_50 & and_ln88_51)> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_57" [top.cpp:88]   --->   Operation 1362 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_77 & !and_ln88_50 & and_ln88_51)> <Delay = 0.60>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit491" [top.cpp:88]   --->   Operation 1363 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_77 & !and_ln88_50 & and_ln88_51)> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_25" [top.cpp:88]   --->   Operation 1364 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_77 & !and_ln88_50 & and_ln88_51)> <Delay = 0.60>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit491" [top.cpp:88]   --->   Operation 1365 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_77 & !and_ln88_50 & and_ln88_51)> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.25" [top.cpp:88]   --->   Operation 1366 'br' 'br_ln88' <Predicate = (xor_ln88_77 & !and_ln88_50 & and_ln88_51)> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.25" [top.cpp:88]   --->   Operation 1367 'br' 'br_ln88' <Predicate = (xor_ln88_77 & !and_ln88_50)> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.25.case.57490, void %V32.i.i27.i.i180461.25.case.25489" [top.cpp:88]   --->   Operation 1368 'br' 'br_ln88' <Predicate = (xor_ln88_77 & and_ln88_50)> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_57" [top.cpp:88]   --->   Operation 1369 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_77 & and_ln88_50)> <Delay = 0.60>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit488" [top.cpp:88]   --->   Operation 1370 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_77 & and_ln88_50)> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_25" [top.cpp:88]   --->   Operation 1371 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_77 & and_ln88_50)> <Delay = 0.60>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.25.exit488" [top.cpp:88]   --->   Operation 1372 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_77 & and_ln88_50)> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.25" [top.cpp:88]   --->   Operation 1373 'br' 'br_ln88' <Predicate = (xor_ln88_77 & and_ln88_50)> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%col_sum_26_load_1 = load i24 %col_sum_26" [top.cpp:88]   --->   Operation 1374 'load' 'col_sum_26_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%col_sum_58_load_1 = load i24 %col_sum_58" [top.cpp:88]   --->   Operation 1375 'load' 'col_sum_58_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.43ns)   --->   "%select_ln88_26 = select i1 %icmp_ln88_2, i24 %col_sum_58_load_1, i24 %col_sum_26_load_1" [top.cpp:88]   --->   Operation 1376 'select' 'select_ln88_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln88_52 = sext i24 %select_ln88_26" [top.cpp:88]   --->   Operation 1377 'sext' 'sext_ln88_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1378 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_73" [top.cpp:88]   --->   Operation 1378 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln88_53 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40" [top.cpp:88]   --->   Operation 1379 'sext' 'sext_ln88_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (1.10ns)   --->   "%col_sum_90 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40, i24 %select_ln88_26" [top.cpp:88]   --->   Operation 1380 'add' 'col_sum_90' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (1.10ns)   --->   "%add_ln88_27 = add i25 %sext_ln88_53, i25 %sext_ln88_52" [top.cpp:88]   --->   Operation 1381 'add' 'add_ln88_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (1.12ns)   --->   "%icmp_ln88_28 = icmp_eq  i25 %add_ln88_27, i25 0" [top.cpp:88]   --->   Operation 1382 'icmp' 'icmp_ln88_28' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_28, void %if.end.i.i210.26, void %if.then.i.i208.26" [top.cpp:88]   --->   Operation 1383 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.26.case.58505, void %V32.i.i27.i.i180461.26.case.26504" [top.cpp:88]   --->   Operation 1384 'br' 'br_ln88' <Predicate = (icmp_ln88_28)> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_58" [top.cpp:88]   --->   Operation 1385 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_28)> <Delay = 0.60>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit503" [top.cpp:88]   --->   Operation 1386 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_28)> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_26" [top.cpp:88]   --->   Operation 1387 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_28)> <Delay = 0.60>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit503" [top.cpp:88]   --->   Operation 1388 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_28)> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.26" [top.cpp:88]   --->   Operation 1389 'br' 'br_ln88' <Predicate = (icmp_ln88_28)> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_27, i32 24" [top.cpp:88]   --->   Operation 1390 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.26.case.58, void %V32.i.i27.i.i180461.26.case.26" [top.cpp:88]   --->   Operation 1391 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_90, i24 %col_sum_58" [top.cpp:88]   --->   Operation 1392 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit" [top.cpp:88]   --->   Operation 1393 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_90, i24 %col_sum_26" [top.cpp:88]   --->   Operation 1394 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit" [top.cpp:88]   --->   Operation 1395 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_90, i32 23" [top.cpp:88]   --->   Operation 1396 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_52)   --->   "%xor_ln88_78 = xor i1 %tmp_57, i1 1" [top.cpp:88]   --->   Operation 1397 'xor' 'xor_ln88_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_52 = and i1 %tmp_58, i1 %xor_ln88_78" [top.cpp:88]   --->   Operation 1398 'and' 'and_ln88_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_53)   --->   "%xor_ln88_79 = xor i1 %tmp_58, i1 1" [top.cpp:88]   --->   Operation 1399 'xor' 'xor_ln88_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_53 = and i1 %tmp_57, i1 %xor_ln88_79" [top.cpp:88]   --->   Operation 1400 'and' 'and_ln88_53' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1401 [1/1] (0.33ns)   --->   "%xor_ln88_80 = xor i1 %tmp_57, i1 %tmp_58" [top.cpp:88]   --->   Operation 1401 'xor' 'xor_ln88_80' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_80, void %for.inc71.26, void %if.end.i.i.i232.26" [top.cpp:88]   --->   Operation 1402 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_52, void %if.else.i.i.i241.26, void %if.then2.i.i.i240.26" [top.cpp:88]   --->   Operation 1403 'br' 'br_ln88' <Predicate = (xor_ln88_80)> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_53, void %if.end15.i.i.i248.26, void %if.then9.i.i.i247.26" [top.cpp:88]   --->   Operation 1404 'br' 'br_ln88' <Predicate = (xor_ln88_80 & !and_ln88_52)> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.26.case.58502, void %V32.i.i27.i.i180461.26.case.26501" [top.cpp:88]   --->   Operation 1405 'br' 'br_ln88' <Predicate = (xor_ln88_80 & !and_ln88_52 & and_ln88_53)> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_58" [top.cpp:88]   --->   Operation 1406 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_80 & !and_ln88_52 & and_ln88_53)> <Delay = 0.60>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit500" [top.cpp:88]   --->   Operation 1407 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_80 & !and_ln88_52 & and_ln88_53)> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_26" [top.cpp:88]   --->   Operation 1408 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_80 & !and_ln88_52 & and_ln88_53)> <Delay = 0.60>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit500" [top.cpp:88]   --->   Operation 1409 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_80 & !and_ln88_52 & and_ln88_53)> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.26" [top.cpp:88]   --->   Operation 1410 'br' 'br_ln88' <Predicate = (xor_ln88_80 & !and_ln88_52 & and_ln88_53)> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.26" [top.cpp:88]   --->   Operation 1411 'br' 'br_ln88' <Predicate = (xor_ln88_80 & !and_ln88_52)> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.26.case.58499, void %V32.i.i27.i.i180461.26.case.26498" [top.cpp:88]   --->   Operation 1412 'br' 'br_ln88' <Predicate = (xor_ln88_80 & and_ln88_52)> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_58" [top.cpp:88]   --->   Operation 1413 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_80 & and_ln88_52)> <Delay = 0.60>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit497" [top.cpp:88]   --->   Operation 1414 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_80 & and_ln88_52)> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_26" [top.cpp:88]   --->   Operation 1415 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_80 & and_ln88_52)> <Delay = 0.60>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.26.exit497" [top.cpp:88]   --->   Operation 1416 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_80 & and_ln88_52)> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.26" [top.cpp:88]   --->   Operation 1417 'br' 'br_ln88' <Predicate = (xor_ln88_80 & and_ln88_52)> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%col_sum_27_load_1 = load i24 %col_sum_27" [top.cpp:88]   --->   Operation 1418 'load' 'col_sum_27_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%col_sum_59_load_1 = load i24 %col_sum_59" [top.cpp:88]   --->   Operation 1419 'load' 'col_sum_59_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.43ns)   --->   "%select_ln88_27 = select i1 %icmp_ln88_2, i24 %col_sum_59_load_1, i24 %col_sum_27_load_1" [top.cpp:88]   --->   Operation 1420 'select' 'select_ln88_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln88_54 = sext i24 %select_ln88_27" [top.cpp:88]   --->   Operation 1421 'sext' 'sext_ln88_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_74" [top.cpp:88]   --->   Operation 1422 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln88_55 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39" [top.cpp:88]   --->   Operation 1423 'sext' 'sext_ln88_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (1.10ns)   --->   "%col_sum_91 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39, i24 %select_ln88_27" [top.cpp:88]   --->   Operation 1424 'add' 'col_sum_91' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (1.10ns)   --->   "%add_ln88_28 = add i25 %sext_ln88_55, i25 %sext_ln88_54" [top.cpp:88]   --->   Operation 1425 'add' 'add_ln88_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (1.12ns)   --->   "%icmp_ln88_29 = icmp_eq  i25 %add_ln88_28, i25 0" [top.cpp:88]   --->   Operation 1426 'icmp' 'icmp_ln88_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_29, void %if.end.i.i210.27, void %if.then.i.i208.27" [top.cpp:88]   --->   Operation 1427 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.27.case.59514, void %V32.i.i27.i.i180461.27.case.27513" [top.cpp:88]   --->   Operation 1428 'br' 'br_ln88' <Predicate = (icmp_ln88_29)> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_59" [top.cpp:88]   --->   Operation 1429 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_29)> <Delay = 0.60>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit512" [top.cpp:88]   --->   Operation 1430 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_29)> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_27" [top.cpp:88]   --->   Operation 1431 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_29)> <Delay = 0.60>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit512" [top.cpp:88]   --->   Operation 1432 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_29)> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.27" [top.cpp:88]   --->   Operation 1433 'br' 'br_ln88' <Predicate = (icmp_ln88_29)> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_28, i32 24" [top.cpp:88]   --->   Operation 1434 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.27.case.59, void %V32.i.i27.i.i180461.27.case.27" [top.cpp:88]   --->   Operation 1435 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_91, i24 %col_sum_59" [top.cpp:88]   --->   Operation 1436 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit" [top.cpp:88]   --->   Operation 1437 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_91, i24 %col_sum_27" [top.cpp:88]   --->   Operation 1438 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit" [top.cpp:88]   --->   Operation 1439 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_91, i32 23" [top.cpp:88]   --->   Operation 1440 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_54)   --->   "%xor_ln88_81 = xor i1 %tmp_59, i1 1" [top.cpp:88]   --->   Operation 1441 'xor' 'xor_ln88_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_54 = and i1 %tmp_60, i1 %xor_ln88_81" [top.cpp:88]   --->   Operation 1442 'and' 'and_ln88_54' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_55)   --->   "%xor_ln88_82 = xor i1 %tmp_60, i1 1" [top.cpp:88]   --->   Operation 1443 'xor' 'xor_ln88_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_55 = and i1 %tmp_59, i1 %xor_ln88_82" [top.cpp:88]   --->   Operation 1444 'and' 'and_ln88_55' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.33ns)   --->   "%xor_ln88_83 = xor i1 %tmp_59, i1 %tmp_60" [top.cpp:88]   --->   Operation 1445 'xor' 'xor_ln88_83' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_83, void %for.inc71.27, void %if.end.i.i.i232.27" [top.cpp:88]   --->   Operation 1446 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_54, void %if.else.i.i.i241.27, void %if.then2.i.i.i240.27" [top.cpp:88]   --->   Operation 1447 'br' 'br_ln88' <Predicate = (xor_ln88_83)> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_55, void %if.end15.i.i.i248.27, void %if.then9.i.i.i247.27" [top.cpp:88]   --->   Operation 1448 'br' 'br_ln88' <Predicate = (xor_ln88_83 & !and_ln88_54)> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.27.case.59511, void %V32.i.i27.i.i180461.27.case.27510" [top.cpp:88]   --->   Operation 1449 'br' 'br_ln88' <Predicate = (xor_ln88_83 & !and_ln88_54 & and_ln88_55)> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_59" [top.cpp:88]   --->   Operation 1450 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_83 & !and_ln88_54 & and_ln88_55)> <Delay = 0.60>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit509" [top.cpp:88]   --->   Operation 1451 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_83 & !and_ln88_54 & and_ln88_55)> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_27" [top.cpp:88]   --->   Operation 1452 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_83 & !and_ln88_54 & and_ln88_55)> <Delay = 0.60>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit509" [top.cpp:88]   --->   Operation 1453 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_83 & !and_ln88_54 & and_ln88_55)> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.27" [top.cpp:88]   --->   Operation 1454 'br' 'br_ln88' <Predicate = (xor_ln88_83 & !and_ln88_54 & and_ln88_55)> <Delay = 0.00>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.27" [top.cpp:88]   --->   Operation 1455 'br' 'br_ln88' <Predicate = (xor_ln88_83 & !and_ln88_54)> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.27.case.59508, void %V32.i.i27.i.i180461.27.case.27507" [top.cpp:88]   --->   Operation 1456 'br' 'br_ln88' <Predicate = (xor_ln88_83 & and_ln88_54)> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_59" [top.cpp:88]   --->   Operation 1457 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_83 & and_ln88_54)> <Delay = 0.60>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit506" [top.cpp:88]   --->   Operation 1458 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_83 & and_ln88_54)> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_27" [top.cpp:88]   --->   Operation 1459 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_83 & and_ln88_54)> <Delay = 0.60>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.27.exit506" [top.cpp:88]   --->   Operation 1460 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_83 & and_ln88_54)> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.27" [top.cpp:88]   --->   Operation 1461 'br' 'br_ln88' <Predicate = (xor_ln88_83 & and_ln88_54)> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%col_sum_28_load_1 = load i24 %col_sum_28" [top.cpp:88]   --->   Operation 1462 'load' 'col_sum_28_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%col_sum_60_load_1 = load i24 %col_sum_60" [top.cpp:88]   --->   Operation 1463 'load' 'col_sum_60_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.43ns)   --->   "%select_ln88_28 = select i1 %icmp_ln88_2, i24 %col_sum_60_load_1, i24 %col_sum_28_load_1" [top.cpp:88]   --->   Operation 1464 'select' 'select_ln88_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln88_56 = sext i24 %select_ln88_28" [top.cpp:88]   --->   Operation 1465 'sext' 'sext_ln88_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_75" [top.cpp:88]   --->   Operation 1466 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln88_57 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38" [top.cpp:88]   --->   Operation 1467 'sext' 'sext_ln88_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (1.10ns)   --->   "%col_sum_92 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38, i24 %select_ln88_28" [top.cpp:88]   --->   Operation 1468 'add' 'col_sum_92' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (1.10ns)   --->   "%add_ln88_29 = add i25 %sext_ln88_57, i25 %sext_ln88_56" [top.cpp:88]   --->   Operation 1469 'add' 'add_ln88_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (1.12ns)   --->   "%icmp_ln88_30 = icmp_eq  i25 %add_ln88_29, i25 0" [top.cpp:88]   --->   Operation 1470 'icmp' 'icmp_ln88_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_30, void %if.end.i.i210.28, void %if.then.i.i208.28" [top.cpp:88]   --->   Operation 1471 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.28.case.60523, void %V32.i.i27.i.i180461.28.case.28522" [top.cpp:88]   --->   Operation 1472 'br' 'br_ln88' <Predicate = (icmp_ln88_30)> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_60" [top.cpp:88]   --->   Operation 1473 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_30)> <Delay = 0.60>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit521" [top.cpp:88]   --->   Operation 1474 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_30)> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_28" [top.cpp:88]   --->   Operation 1475 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_30)> <Delay = 0.60>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit521" [top.cpp:88]   --->   Operation 1476 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_30)> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.28" [top.cpp:88]   --->   Operation 1477 'br' 'br_ln88' <Predicate = (icmp_ln88_30)> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_29, i32 24" [top.cpp:88]   --->   Operation 1478 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.28.case.60, void %V32.i.i27.i.i180461.28.case.28" [top.cpp:88]   --->   Operation 1479 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_92, i24 %col_sum_60" [top.cpp:88]   --->   Operation 1480 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1481 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit" [top.cpp:88]   --->   Operation 1481 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1482 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_92, i24 %col_sum_28" [top.cpp:88]   --->   Operation 1482 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit" [top.cpp:88]   --->   Operation 1483 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_92, i32 23" [top.cpp:88]   --->   Operation 1484 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_56)   --->   "%xor_ln88_84 = xor i1 %tmp_61, i1 1" [top.cpp:88]   --->   Operation 1485 'xor' 'xor_ln88_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_56 = and i1 %tmp_62, i1 %xor_ln88_84" [top.cpp:88]   --->   Operation 1486 'and' 'and_ln88_56' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_57)   --->   "%xor_ln88_85 = xor i1 %tmp_62, i1 1" [top.cpp:88]   --->   Operation 1487 'xor' 'xor_ln88_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_57 = and i1 %tmp_61, i1 %xor_ln88_85" [top.cpp:88]   --->   Operation 1488 'and' 'and_ln88_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.33ns)   --->   "%xor_ln88_86 = xor i1 %tmp_61, i1 %tmp_62" [top.cpp:88]   --->   Operation 1489 'xor' 'xor_ln88_86' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_86, void %for.inc71.28, void %if.end.i.i.i232.28" [top.cpp:88]   --->   Operation 1490 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_56, void %if.else.i.i.i241.28, void %if.then2.i.i.i240.28" [top.cpp:88]   --->   Operation 1491 'br' 'br_ln88' <Predicate = (xor_ln88_86)> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_57, void %if.end15.i.i.i248.28, void %if.then9.i.i.i247.28" [top.cpp:88]   --->   Operation 1492 'br' 'br_ln88' <Predicate = (xor_ln88_86 & !and_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.28.case.60520, void %V32.i.i27.i.i180461.28.case.28519" [top.cpp:88]   --->   Operation 1493 'br' 'br_ln88' <Predicate = (xor_ln88_86 & !and_ln88_56 & and_ln88_57)> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_60" [top.cpp:88]   --->   Operation 1494 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_86 & !and_ln88_56 & and_ln88_57)> <Delay = 0.60>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit518" [top.cpp:88]   --->   Operation 1495 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_86 & !and_ln88_56 & and_ln88_57)> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_28" [top.cpp:88]   --->   Operation 1496 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_86 & !and_ln88_56 & and_ln88_57)> <Delay = 0.60>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit518" [top.cpp:88]   --->   Operation 1497 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_86 & !and_ln88_56 & and_ln88_57)> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.28" [top.cpp:88]   --->   Operation 1498 'br' 'br_ln88' <Predicate = (xor_ln88_86 & !and_ln88_56 & and_ln88_57)> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.28" [top.cpp:88]   --->   Operation 1499 'br' 'br_ln88' <Predicate = (xor_ln88_86 & !and_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.28.case.60517, void %V32.i.i27.i.i180461.28.case.28516" [top.cpp:88]   --->   Operation 1500 'br' 'br_ln88' <Predicate = (xor_ln88_86 & and_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_60" [top.cpp:88]   --->   Operation 1501 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_86 & and_ln88_56)> <Delay = 0.60>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit515" [top.cpp:88]   --->   Operation 1502 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_86 & and_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_28" [top.cpp:88]   --->   Operation 1503 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_86 & and_ln88_56)> <Delay = 0.60>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.28.exit515" [top.cpp:88]   --->   Operation 1504 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_86 & and_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.28" [top.cpp:88]   --->   Operation 1505 'br' 'br_ln88' <Predicate = (xor_ln88_86 & and_ln88_56)> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%col_sum_29_load_1 = load i24 %col_sum_29" [top.cpp:88]   --->   Operation 1506 'load' 'col_sum_29_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%col_sum_61_load_1 = load i24 %col_sum_61" [top.cpp:88]   --->   Operation 1507 'load' 'col_sum_61_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.43ns)   --->   "%select_ln88_29 = select i1 %icmp_ln88_2, i24 %col_sum_61_load_1, i24 %col_sum_29_load_1" [top.cpp:88]   --->   Operation 1508 'select' 'select_ln88_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln88_58 = sext i24 %select_ln88_29" [top.cpp:88]   --->   Operation 1509 'sext' 'sext_ln88_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_76" [top.cpp:88]   --->   Operation 1510 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln88_59 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37" [top.cpp:88]   --->   Operation 1511 'sext' 'sext_ln88_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (1.10ns)   --->   "%col_sum_93 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37, i24 %select_ln88_29" [top.cpp:88]   --->   Operation 1512 'add' 'col_sum_93' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (1.10ns)   --->   "%add_ln88_30 = add i25 %sext_ln88_59, i25 %sext_ln88_58" [top.cpp:88]   --->   Operation 1513 'add' 'add_ln88_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (1.12ns)   --->   "%icmp_ln88_31 = icmp_eq  i25 %add_ln88_30, i25 0" [top.cpp:88]   --->   Operation 1514 'icmp' 'icmp_ln88_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_31, void %if.end.i.i210.29, void %if.then.i.i208.29" [top.cpp:88]   --->   Operation 1515 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.29.case.61532, void %V32.i.i27.i.i180461.29.case.29531" [top.cpp:88]   --->   Operation 1516 'br' 'br_ln88' <Predicate = (icmp_ln88_31)> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_61" [top.cpp:88]   --->   Operation 1517 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_31)> <Delay = 0.60>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit530" [top.cpp:88]   --->   Operation 1518 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_31)> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_29" [top.cpp:88]   --->   Operation 1519 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_31)> <Delay = 0.60>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit530" [top.cpp:88]   --->   Operation 1520 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_31)> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.29" [top.cpp:88]   --->   Operation 1521 'br' 'br_ln88' <Predicate = (icmp_ln88_31)> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_30, i32 24" [top.cpp:88]   --->   Operation 1522 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.29.case.61, void %V32.i.i27.i.i180461.29.case.29" [top.cpp:88]   --->   Operation 1523 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_93, i24 %col_sum_61" [top.cpp:88]   --->   Operation 1524 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit" [top.cpp:88]   --->   Operation 1525 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_93, i24 %col_sum_29" [top.cpp:88]   --->   Operation 1526 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit" [top.cpp:88]   --->   Operation 1527 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_93, i32 23" [top.cpp:88]   --->   Operation 1528 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_58)   --->   "%xor_ln88_87 = xor i1 %tmp_63, i1 1" [top.cpp:88]   --->   Operation 1529 'xor' 'xor_ln88_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_58 = and i1 %tmp_64, i1 %xor_ln88_87" [top.cpp:88]   --->   Operation 1530 'and' 'and_ln88_58' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_59)   --->   "%xor_ln88_88 = xor i1 %tmp_64, i1 1" [top.cpp:88]   --->   Operation 1531 'xor' 'xor_ln88_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_59 = and i1 %tmp_63, i1 %xor_ln88_88" [top.cpp:88]   --->   Operation 1532 'and' 'and_ln88_59' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.33ns)   --->   "%xor_ln88_89 = xor i1 %tmp_63, i1 %tmp_64" [top.cpp:88]   --->   Operation 1533 'xor' 'xor_ln88_89' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_89, void %for.inc71.29, void %if.end.i.i.i232.29" [top.cpp:88]   --->   Operation 1534 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_58, void %if.else.i.i.i241.29, void %if.then2.i.i.i240.29" [top.cpp:88]   --->   Operation 1535 'br' 'br_ln88' <Predicate = (xor_ln88_89)> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_59, void %if.end15.i.i.i248.29, void %if.then9.i.i.i247.29" [top.cpp:88]   --->   Operation 1536 'br' 'br_ln88' <Predicate = (xor_ln88_89 & !and_ln88_58)> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.29.case.61529, void %V32.i.i27.i.i180461.29.case.29528" [top.cpp:88]   --->   Operation 1537 'br' 'br_ln88' <Predicate = (xor_ln88_89 & !and_ln88_58 & and_ln88_59)> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_61" [top.cpp:88]   --->   Operation 1538 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_89 & !and_ln88_58 & and_ln88_59)> <Delay = 0.60>
ST_2 : Operation 1539 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit527" [top.cpp:88]   --->   Operation 1539 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_89 & !and_ln88_58 & and_ln88_59)> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_29" [top.cpp:88]   --->   Operation 1540 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_89 & !and_ln88_58 & and_ln88_59)> <Delay = 0.60>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit527" [top.cpp:88]   --->   Operation 1541 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_89 & !and_ln88_58 & and_ln88_59)> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.29" [top.cpp:88]   --->   Operation 1542 'br' 'br_ln88' <Predicate = (xor_ln88_89 & !and_ln88_58 & and_ln88_59)> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.29" [top.cpp:88]   --->   Operation 1543 'br' 'br_ln88' <Predicate = (xor_ln88_89 & !and_ln88_58)> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.29.case.61526, void %V32.i.i27.i.i180461.29.case.29525" [top.cpp:88]   --->   Operation 1544 'br' 'br_ln88' <Predicate = (xor_ln88_89 & and_ln88_58)> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_61" [top.cpp:88]   --->   Operation 1545 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_89 & and_ln88_58)> <Delay = 0.60>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit524" [top.cpp:88]   --->   Operation 1546 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_89 & and_ln88_58)> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_29" [top.cpp:88]   --->   Operation 1547 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_89 & and_ln88_58)> <Delay = 0.60>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.29.exit524" [top.cpp:88]   --->   Operation 1548 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_89 & and_ln88_58)> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.29" [top.cpp:88]   --->   Operation 1549 'br' 'br_ln88' <Predicate = (xor_ln88_89 & and_ln88_58)> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%col_sum_30_load_1 = load i24 %col_sum_30" [top.cpp:88]   --->   Operation 1550 'load' 'col_sum_30_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns)   --->   "%col_sum_62_load_1 = load i24 %col_sum_62" [top.cpp:88]   --->   Operation 1551 'load' 'col_sum_62_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (0.43ns)   --->   "%select_ln88_30 = select i1 %icmp_ln88_2, i24 %col_sum_62_load_1, i24 %col_sum_30_load_1" [top.cpp:88]   --->   Operation 1552 'select' 'select_ln88_30' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln88_60 = sext i24 %select_ln88_30" [top.cpp:88]   --->   Operation 1553 'sext' 'sext_ln88_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_77" [top.cpp:88]   --->   Operation 1554 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln88_61 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36" [top.cpp:88]   --->   Operation 1555 'sext' 'sext_ln88_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (1.10ns)   --->   "%col_sum_94 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36, i24 %select_ln88_30" [top.cpp:88]   --->   Operation 1556 'add' 'col_sum_94' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (1.10ns)   --->   "%add_ln88_31 = add i25 %sext_ln88_61, i25 %sext_ln88_60" [top.cpp:88]   --->   Operation 1557 'add' 'add_ln88_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (1.12ns)   --->   "%icmp_ln88_32 = icmp_eq  i25 %add_ln88_31, i25 0" [top.cpp:88]   --->   Operation 1558 'icmp' 'icmp_ln88_32' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_32, void %if.end.i.i210.30, void %if.then.i.i208.30" [top.cpp:88]   --->   Operation 1559 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.30.case.62541, void %V32.i.i27.i.i180461.30.case.30540" [top.cpp:88]   --->   Operation 1560 'br' 'br_ln88' <Predicate = (icmp_ln88_32)> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_62" [top.cpp:88]   --->   Operation 1561 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_32)> <Delay = 0.60>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit539" [top.cpp:88]   --->   Operation 1562 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_32)> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_30" [top.cpp:88]   --->   Operation 1563 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_32)> <Delay = 0.60>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit539" [top.cpp:88]   --->   Operation 1564 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_32)> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.30" [top.cpp:88]   --->   Operation 1565 'br' 'br_ln88' <Predicate = (icmp_ln88_32)> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_31, i32 24" [top.cpp:88]   --->   Operation 1566 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.30.case.62, void %V32.i.i27.i.i180461.30.case.30" [top.cpp:88]   --->   Operation 1567 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_94, i24 %col_sum_62" [top.cpp:88]   --->   Operation 1568 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit" [top.cpp:88]   --->   Operation 1569 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_94, i24 %col_sum_30" [top.cpp:88]   --->   Operation 1570 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit" [top.cpp:88]   --->   Operation 1571 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_94, i32 23" [top.cpp:88]   --->   Operation 1572 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_60)   --->   "%xor_ln88_90 = xor i1 %tmp_65, i1 1" [top.cpp:88]   --->   Operation 1573 'xor' 'xor_ln88_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_60 = and i1 %tmp_66, i1 %xor_ln88_90" [top.cpp:88]   --->   Operation 1574 'and' 'and_ln88_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_61)   --->   "%xor_ln88_91 = xor i1 %tmp_66, i1 1" [top.cpp:88]   --->   Operation 1575 'xor' 'xor_ln88_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_61 = and i1 %tmp_65, i1 %xor_ln88_91" [top.cpp:88]   --->   Operation 1576 'and' 'and_ln88_61' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.33ns)   --->   "%xor_ln88_92 = xor i1 %tmp_65, i1 %tmp_66" [top.cpp:88]   --->   Operation 1577 'xor' 'xor_ln88_92' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_92, void %for.inc71.30, void %if.end.i.i.i232.30" [top.cpp:88]   --->   Operation 1578 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_60, void %if.else.i.i.i241.30, void %if.then2.i.i.i240.30" [top.cpp:88]   --->   Operation 1579 'br' 'br_ln88' <Predicate = (xor_ln88_92)> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_61, void %if.end15.i.i.i248.30, void %if.then9.i.i.i247.30" [top.cpp:88]   --->   Operation 1580 'br' 'br_ln88' <Predicate = (xor_ln88_92 & !and_ln88_60)> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.30.case.62538, void %V32.i.i27.i.i180461.30.case.30537" [top.cpp:88]   --->   Operation 1581 'br' 'br_ln88' <Predicate = (xor_ln88_92 & !and_ln88_60 & and_ln88_61)> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_62" [top.cpp:88]   --->   Operation 1582 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_92 & !and_ln88_60 & and_ln88_61)> <Delay = 0.60>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit536" [top.cpp:88]   --->   Operation 1583 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_92 & !and_ln88_60 & and_ln88_61)> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_30" [top.cpp:88]   --->   Operation 1584 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_92 & !and_ln88_60 & and_ln88_61)> <Delay = 0.60>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit536" [top.cpp:88]   --->   Operation 1585 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_92 & !and_ln88_60 & and_ln88_61)> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.30" [top.cpp:88]   --->   Operation 1586 'br' 'br_ln88' <Predicate = (xor_ln88_92 & !and_ln88_60 & and_ln88_61)> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.30" [top.cpp:88]   --->   Operation 1587 'br' 'br_ln88' <Predicate = (xor_ln88_92 & !and_ln88_60)> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.30.case.62535, void %V32.i.i27.i.i180461.30.case.30534" [top.cpp:88]   --->   Operation 1588 'br' 'br_ln88' <Predicate = (xor_ln88_92 & and_ln88_60)> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_62" [top.cpp:88]   --->   Operation 1589 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_92 & and_ln88_60)> <Delay = 0.60>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit533" [top.cpp:88]   --->   Operation 1590 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_92 & and_ln88_60)> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_30" [top.cpp:88]   --->   Operation 1591 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_92 & and_ln88_60)> <Delay = 0.60>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.30.exit533" [top.cpp:88]   --->   Operation 1592 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_92 & and_ln88_60)> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.30" [top.cpp:88]   --->   Operation 1593 'br' 'br_ln88' <Predicate = (xor_ln88_92 & and_ln88_60)> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%col_sum_31_load_1 = load i24 %col_sum_31" [top.cpp:88]   --->   Operation 1594 'load' 'col_sum_31_load_1' <Predicate = (!icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%col_sum_63_load_1 = load i24 %col_sum_63" [top.cpp:88]   --->   Operation 1595 'load' 'col_sum_63_load_1' <Predicate = (icmp_ln88_2)> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.43ns)   --->   "%select_ln88_31 = select i1 %icmp_ln88_2, i24 %col_sum_63_load_1, i24 %col_sum_31_load_1" [top.cpp:88]   --->   Operation 1596 'select' 'select_ln88_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln88_62 = sext i24 %select_ln88_31" [top.cpp:88]   --->   Operation 1597 'sext' 'sext_ln88_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_78" [top.cpp:88]   --->   Operation 1598 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln88_63 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:88]   --->   Operation 1599 'sext' 'sext_ln88_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (1.10ns)   --->   "%col_sum_95 = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i24 %select_ln88_31" [top.cpp:88]   --->   Operation 1600 'add' 'col_sum_95' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1601 [1/1] (1.10ns)   --->   "%add_ln88_32 = add i25 %sext_ln88_63, i25 %sext_ln88_62" [top.cpp:88]   --->   Operation 1601 'add' 'add_ln88_32' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1602 [1/1] (1.12ns)   --->   "%icmp_ln88_33 = icmp_eq  i25 %add_ln88_32, i25 0" [top.cpp:88]   --->   Operation 1602 'icmp' 'icmp_ln88_33' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_33, void %if.end.i.i210.31, void %if.then.i.i208.31" [top.cpp:88]   --->   Operation 1603 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.31.case.63550, void %V32.i.i27.i.i180461.31.case.31549" [top.cpp:88]   --->   Operation 1604 'br' 'br_ln88' <Predicate = (icmp_ln88_33)> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_63" [top.cpp:88]   --->   Operation 1605 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_33)> <Delay = 0.60>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit548" [top.cpp:88]   --->   Operation 1606 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & icmp_ln88_33)> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 0, i24 %col_sum_31" [top.cpp:88]   --->   Operation 1607 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_33)> <Delay = 0.60>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit548" [top.cpp:88]   --->   Operation 1608 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & icmp_ln88_33)> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end.i.i210.31" [top.cpp:88]   --->   Operation 1609 'br' 'br_ln88' <Predicate = (icmp_ln88_33)> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln88_32, i32 24" [top.cpp:88]   --->   Operation 1610 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.31.case.63, void %V32.i.i27.i.i180461.31.case.31" [top.cpp:88]   --->   Operation 1611 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_95, i24 %col_sum_63" [top.cpp:88]   --->   Operation 1612 'store' 'store_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit" [top.cpp:88]   --->   Operation 1613 'br' 'br_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 %col_sum_95, i24 %col_sum_31" [top.cpp:88]   --->   Operation 1614 'store' 'store_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.60>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit" [top.cpp:88]   --->   Operation 1615 'br' 'br_ln88' <Predicate = (icmp_ln88_1)> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_95, i32 23" [top.cpp:88]   --->   Operation 1616 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_62)   --->   "%xor_ln88_93 = xor i1 %tmp_67, i1 1" [top.cpp:88]   --->   Operation 1617 'xor' 'xor_ln88_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_62 = and i1 %tmp_68, i1 %xor_ln88_93" [top.cpp:88]   --->   Operation 1618 'and' 'and_ln88_62' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_63)   --->   "%xor_ln88_94 = xor i1 %tmp_68, i1 1" [top.cpp:88]   --->   Operation 1619 'xor' 'xor_ln88_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln88_63 = and i1 %tmp_67, i1 %xor_ln88_94" [top.cpp:88]   --->   Operation 1620 'and' 'and_ln88_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1621 [1/1] (0.33ns)   --->   "%xor_ln88_95 = xor i1 %tmp_67, i1 %tmp_68" [top.cpp:88]   --->   Operation 1621 'xor' 'xor_ln88_95' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %xor_ln88_95, void %for.inc71.31, void %if.end.i.i.i232.31" [top.cpp:88]   --->   Operation 1622 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_62, void %if.else.i.i.i241.31, void %if.then2.i.i.i240.31" [top.cpp:88]   --->   Operation 1623 'br' 'br_ln88' <Predicate = (xor_ln88_95)> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88_63, void %if.end15.i.i.i248.31, void %if.then9.i.i.i247.31" [top.cpp:88]   --->   Operation 1624 'br' 'br_ln88' <Predicate = (xor_ln88_95 & !and_ln88_62)> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.31.case.63547, void %V32.i.i27.i.i180461.31.case.31546" [top.cpp:88]   --->   Operation 1625 'br' 'br_ln88' <Predicate = (xor_ln88_95 & !and_ln88_62 & and_ln88_63)> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_63" [top.cpp:88]   --->   Operation 1626 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_95 & !and_ln88_62 & and_ln88_63)> <Delay = 0.60>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit545" [top.cpp:88]   --->   Operation 1627 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_95 & !and_ln88_62 & and_ln88_63)> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388608, i24 %col_sum_31" [top.cpp:88]   --->   Operation 1628 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_95 & !and_ln88_62 & and_ln88_63)> <Delay = 0.60>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit545" [top.cpp:88]   --->   Operation 1629 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_95 & !and_ln88_62 & and_ln88_63)> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end15.i.i.i248.31" [top.cpp:88]   --->   Operation 1630 'br' 'br_ln88' <Predicate = (xor_ln88_95 & !and_ln88_62 & and_ln88_63)> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.31" [top.cpp:88]   --->   Operation 1631 'br' 'br_ln88' <Predicate = (xor_ln88_95 & !and_ln88_62)> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %V32.i.i27.i.i180461.31.case.63544, void %V32.i.i27.i.i180461.31.case.31543" [top.cpp:88]   --->   Operation 1632 'br' 'br_ln88' <Predicate = (xor_ln88_95 & and_ln88_62)> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_63" [top.cpp:88]   --->   Operation 1633 'store' 'store_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_95 & and_ln88_62)> <Delay = 0.60>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit542" [top.cpp:88]   --->   Operation 1634 'br' 'br_ln88' <Predicate = (!icmp_ln88_1 & xor_ln88_95 & and_ln88_62)> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.60ns)   --->   "%store_ln88 = store i24 8388607, i24 %col_sum_31" [top.cpp:88]   --->   Operation 1635 'store' 'store_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_95 & and_ln88_62)> <Delay = 0.60>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%br_ln88 = br void %V32.i.i27.i.i180461.31.exit542" [top.cpp:88]   --->   Operation 1636 'br' 'br_ln88' <Predicate = (icmp_ln88_1 & xor_ln88_95 & and_ln88_62)> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc71.31" [top.cpp:88]   --->   Operation 1637 'br' 'br_ln88' <Predicate = (xor_ln88_95 & and_ln88_62)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln80', top.cpp:80) of constant 0 on local variable 'i', top.cpp:80 [229]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:80) on local variable 'i', top.cpp:80 [239]  (0.000 ns)
	'add' operation 9 bit ('add_ln80', top.cpp:80) [241]  (0.921 ns)
	'select' operation 9 bit ('select_ln80_1', top.cpp:80) [247]  (0.458 ns)
	'getelementptr' operation 9 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr', top.cpp:88) [279]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load', top.cpp:88) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5' [547]  (1.352 ns)

 <State 2>: 4.188ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load', top.cpp:88) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8' [355]  (1.352 ns)
	'add' operation 25 bit ('add_ln88_2', top.cpp:88) [358]  (1.110 ns)
	'icmp' operation 1 bit ('icmp_ln88_3', top.cpp:88) [359]  (1.121 ns)
	blocking operation 0.605 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
