#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x8c91490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x8c91620 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v0x8cb2240_0 .var "clk", 0 0;
v0x8cb2300_0 .var "din", 15 0;
v0x8cb23d0_0 .net "dout", 15 0, v0x8cb1900_0;  1 drivers
v0x8cb24d0_0 .net "empty", 0 0, L_0x8cc30d0;  1 drivers
v0x8cb25a0_0 .net "full", 0 0, L_0x8cc2f40;  1 drivers
v0x8cb2640_0 .var "rd_en", 0 0;
v0x8cb2710_0 .var "rdata", 15 0;
v0x8cb27b0_0 .var "rstn", 0 0;
v0x8cb2880_0 .var "stop", 0 0;
v0x8cb29b0_0 .var "wr_en", 0 0;
S_0x8c67580 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 39, 3 39 0, S_0x8c91620;
 .timescale 0 0;
v0x8c82200_0 .var/2s "i", 31 0;
E_0x8c854d0 .event posedge, v0x8cb1760_0;
S_0x8cb0d00 .scope module, "u_sync_fifo" "sync_fifo" 3 14, 4 1 0, S_0x8c91620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "din";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x8cb0f00 .param/l "DEPTH" 0 4 1, +C4<00000000000000000000000000001000>;
P_0x8cb0f40 .param/l "DWIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
v0x8cb11c0_0 .net *"_ivl_0", 31 0, L_0x8cb2a80;  1 drivers
L_0x7f6ce76010a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x8cb12a0_0 .net *"_ivl_11", 28 0, L_0x7f6ce76010a8;  1 drivers
L_0x7f6ce7601018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x8cb1380_0 .net *"_ivl_3", 28 0, L_0x7f6ce7601018;  1 drivers
L_0x7f6ce7601060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x8cb1470_0 .net/2u *"_ivl_4", 31 0, L_0x7f6ce7601060;  1 drivers
v0x8cb1550_0 .net *"_ivl_6", 31 0, L_0x8cc2c10;  1 drivers
v0x8cb1680_0 .net *"_ivl_8", 31 0, L_0x8cc2e50;  1 drivers
v0x8cb1760_0 .net "clk", 0 0, v0x8cb2240_0;  1 drivers
v0x8cb1820_0 .net "din", 15 0, v0x8cb2300_0;  1 drivers
v0x8cb1900_0 .var "dout", 15 0;
v0x8cb1a70_0 .net "empty", 0 0, L_0x8cc30d0;  alias, 1 drivers
v0x8cb1b30 .array "fifo", 7 0, 15 0;
v0x8cb1bf0_0 .net "full", 0 0, L_0x8cc2f40;  alias, 1 drivers
v0x8cb1cb0_0 .net "rd_en", 0 0, v0x8cb2640_0;  1 drivers
v0x8cb1d70_0 .var "rptr", 2 0;
v0x8cb1e50_0 .net "rstn", 0 0, v0x8cb27b0_0;  1 drivers
v0x8cb1f10_0 .var "wptr", 2 0;
v0x8cb1ff0_0 .net "wr_en", 0 0, v0x8cb29b0_0;  1 drivers
L_0x8cb2a80 .concat [ 3 29 0 0], v0x8cb1f10_0, L_0x7f6ce7601018;
L_0x8cc2c10 .arith/sum 32, L_0x8cb2a80, L_0x7f6ce7601060;
L_0x8cc2e50 .concat [ 3 29 0 0], v0x8cb1d70_0, L_0x7f6ce76010a8;
L_0x8cc2f40 .cmp/eq 32, L_0x8cc2c10, L_0x8cc2e50;
L_0x8cc30d0 .cmp/eq 3, v0x8cb1f10_0, v0x8cb1d70_0;
    .scope S_0x8cb0d00;
T_0 ;
    %wait E_0x8c854d0;
    %load/vec4 v0x8cb1e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8cb1f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x8cb1ff0_0;
    %load/vec4 v0x8cb1bf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x8cb1820_0;
    %load/vec4 v0x8cb1f10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x8cb1b30, 0, 4;
    %load/vec4 v0x8cb1f10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x8cb1f10_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x8cb0d00;
T_1 ;
    %vpi_call/w 4 31 "$monitor", "[%0t] [FIFO] wr_en=%0b din=0x%0h rd_en=%0b dout=0x%0h empty=%0b full=%0b", $time, v0x8cb1ff0_0, v0x8cb1820_0, v0x8cb1cb0_0, v0x8cb1900_0, v0x8cb1a70_0, v0x8cb1bf0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x8cb0d00;
T_2 ;
    %wait E_0x8c854d0;
    %load/vec4 v0x8cb1e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8cb1d70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x8cb1cb0_0;
    %load/vec4 v0x8cb1a70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x8cb1d70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x8cb1b30, 4;
    %assign/vec4 v0x8cb1900_0, 0;
    %load/vec4 v0x8cb1d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x8cb1d70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x8c91620;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x8cb2240_0;
    %inv;
    %assign/vec4 v0x8cb2240_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x8c91620;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8cb2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8cb27b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8cb29b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8cb2640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8cb2880_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8cb27b0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x8c91620;
T_5 ;
    %wait E_0x8c854d0;
    %fork t_1, S_0x8c67580;
    %jmp t_0;
    .scope S_0x8c67580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8c82200_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x8c82200_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.1, 5;
T_5.2 ;
    %load/vec4 v0x8cb25a0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_5.3, 8;
    %wait E_0x8c854d0;
    %vpi_call/w 3 43 "$display", "[%0t] FIFO is full, wait for reads to happen", $time {0 0 0};
    %jmp T_5.2;
T_5.3 ;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x8cb29b0_0, 0;
    %vpi_func 3 47 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v0x8cb2300_0, 0;
    %vpi_call/w 3 48 "$display", "[%0t] clk i=%0d wr_en=%0d din=0x%0h ", $time, v0x8c82200_0, v0x8cb29b0_0, v0x8cb2300_0 {0 0 0};
    %wait E_0x8c854d0;
    %load/vec4 v0x8c82200_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x8c82200_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x8c91620;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8cb2880_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x8c91620;
T_6 ;
    %vpi_call/w 3 57 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars" {0 0 0};
    %wait E_0x8c854d0;
T_6.0 ;
    %load/vec4 v0x8cb2880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
T_6.2 ;
    %load/vec4 v0x8cb24d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_6.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8cb2640_0, 0;
    %vpi_call/w 3 64 "$display", "[%0t] FIFO is empty, wait for writes to happen", $time {0 0 0};
    %wait E_0x8c854d0;
    %jmp T_6.2;
T_6.3 ;
    %vpi_func 3 68 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x8cb2640_0, 0;
    %wait E_0x8c854d0;
    %load/vec4 v0x8cb23d0_0;
    %assign/vec4 v0x8cb2710_0, 0;
    %vpi_call/w 3 71 "$display", "[%0t] clk rd_en=%0d rdata=0x%0h ", $time, v0x8cb2640_0, v0x8cb2710_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %delay 500, 0;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
