Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -legacy_ui 
Date:    Wed Mar 20 15:31:18 2019
Host:    vierre64.esat.kuleuven.be (x86_64 w/Linux 3.10.0-957.10.1.el7.x86_64) (4cores*8cpus*2physical cpus*Intel(R) Xeon(R) CPU E5440 @ 2.83GHz 6144KB) (32778472KB)
OS:      CentOS Linux release 7.6.1810 (Core) 

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 527 days old.
legacy_genus:/> ls
./                     commands/              designs/               flows/                 hdl_libraries/         libraries/             messages/              object_types/          tech/                
legacy_genus:/> ls -l
Total: 9 items
./                          (root)
commands/                  
designs/                   
flows/                     
hdl_libraries/             
libraries/                 
messages/                  
object_types/              
tech/                      
legacy_genus:/> ls hdl_libraries
/hdl_libraries:
./               CADENCE/         CWTECH/          DW/              DW02/            DW04/            DW06/            GB/              IEEE/            LPWARE/          SYNERGY/         synthetic/     
AMBIT/           CW/              DP/              DW01/            DW03/            DW05/            DWARE/           GTECH/           IEEE_SYNERGY/    STD/             SYNOPSYS/        
legacy_genus:/> cd ..
Error   : A required object parameter could not be found. [TUI-61] [vcd]
        : An object named '..' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  vcd: sets position in object hierarchy 

Usage: vcd [<object>]

    [<object>]:
        dos target directory 
1
legacy_genus:/> show_gui
invalid command name "show_gui"
legacy_genus:/> show_ui
invalid command name "show_ui"
legacy_genus:/> help
Commands are:

  Analysis
=================================================================================================================================================================================================================
::Imm::launch        View module interconnection matrix                                                                                                                                                          
all_connected        reports the list of all connected objects of the specified object                                                                                                                           
check_design         reports information on design state                                                                                                                                                         
check_design_latest  reports the required sanity checks for a design                                                                                                                                             
check_timing_intent  print a timing lint report                                                                                                                                                                  
clock_ports          finds clock ports of the design                                                                                                                                                             
create_timing_bin    create a timing bin                                                                                                                                                                         
fanin                traces fanin from a pin or port                                                                                                                                                             
fanout               traces fanout from a pin or port                                                                                                                                                            
new_check_design     reports all the required sanity checks from LP,timing,physical,design domains                                                                                                               
report               generates one of various reports                                                                                                                                                            
set_design_mode      sets delay calculation mode options                                                                                                                                                         
time_info            report and track runtime and memory performance                                                                                                                                             
validate_timing      generates a Tempus timing report                                                                                                                                                            

  Applets
=================================================================================================================================================================================================================
applet  main command to install/manage/update 'applets'                                                                                                                                                          

  Attribute
=================================================================================================================================================================================================================
report_obj  reports object's attribute information                                                                                                                                                               

  ChipWare
=================================================================================================================================================================================================================
cwd         creates various HDL objects for ChipWare developer                                                                                                                                                   
hdl_create  creates various HDL objects for ChipWare developer                                                                                                                                                   

  Constraint
=================================================================================================================================================================================================================
clock_uncertainty   specifies the uncertainty on the clock network                                                                                                                                               
create_mode         create a new constraint mode                                                                                                                                                                 
define_clock        defines and apply a clock waveform                                                                                                                                                           
define_cost_group   defines a new goal for timing optimization                                                                                                                                                   
derive_environment  derives the environment of an instance                                                                                                                                                       
external_delay      specifies delay that is outside the design                                                                                                                                                   
multi_cycle         overrides default clock edge selection                                                                                                                                                       
path_adjust         adjusts path constraints for timing analysis                                                                                                                                                 
path_delay          constrains certain paths for timing analysis                                                                                                                                                 
path_disable        disables timing analysis for certain paths                                                                                                                                                   
path_group          assigns certain paths to a cost group                                                                                                                                                        
specify_paths       describes a set of timing paths for a timing exception or a report                                                                                                                           

  Customization
=================================================================================================================================================================================================================
add_command_help          adds a help string for a new command                                                                                                                                                   
define_attribute          defines a new attribute                                                                                                                                                                
delete_unloaded_undriven  disconnects subports and hierarchical pins connected to constants and that do not fanout to anything, and deletes unloaded and undriven subports from the design                       
mesg_make                 generates new messages in message archive                                                                                                                                              
mesg_send                 sends out generated message from message archive                                                                                                                                       
parse_options             parses arguments to a tcl procedure                                                                                                                                                    

  Design Manipulation
=================================================================================================================================================================================================================
bitblast_all_ports                   bitblasts all ports of a (sub)design                                                                                                                                        
bitblast_ports                       bitblast a port of a (sub)design                                                                                                                                            
change_link                          changes the reference of a instance with a new design or subdesign or libcell.                                                                                              
change_names                         change names of select objects                                                                                                                                              
connect                              connects a pin/port/subport to another, possibly at a different hierarchy level                                                                                             
create_design                        creates a new design                                                                                                                                                        
create_hport_bus                     creates a new subport_bus on a hierarchical instance                                                                                                                        
create_inst                          creates a new instance of a design, subdesign or libcell                                                                                                                    
create_port_bus                      creates a new port_bus on a design                                                                                                                                          
create_primitive                     creates a new unmapped logic primitive                                                                                                                                      
dedicate_module                      replaces subdesign of instances with a dedicated copy                                                                                                                       
disconnect                           disconnects a pin/port/subport                                                                                                                                              
edit_netlist                         edits a gate-level design                                                                                                                                                   
flatten_complex_ports                flatten complex ports of a (sub)design                                                                                                                                      
group                                builds a level of hierarchy around instances                                                                                                                                
insert_tiehilo_cells                 replaces constants 1'b0 and 1'b1 with tie-cells                                                                                                                             
remove_assigns_without_optimization  replaces assign statements with buffers                                                                                                                                     
reset_design                         resets a design                                                                                                                                                             
ungroup                              ungroups one or more instances.                                                                                                                                             
uniquify                             eliminates sharing of subdesigns between instances                                                                                                                          

  Design for Test
=================================================================================================================================================================================================================
add_analyzed_test_points                                   inserts test points analyzed by Modus                                                                                                                 
add_opcg_hold_mux                                          replaces a single scan flop by opcg equivalent flop                                                                                                   
analyze_scan_compressibility                               performs a scan-based compressibility analysis of the design and produces actual compression results for each compression setting                     
analyze_testability                                        performs ATPG analysis of the design in either assumed scan or fullscan test modes                                                                    
check_atpg_rules                                           generates Encounter Test script files to check if a design is ATPG ready                                                                              
check_dft_pad_configuration                                checks and reports the data direction control of the pad logic for the test I/O ports                                                                 
check_dft_rules                                            checks for DFT rule violations                                                                                                                        
compress_block_level_chains                                inserts compression logic into actual (existing) scan chains for lower blocks in hierarchical compression flow                                        
compress_scan_chains                                       inserts compression logic into actual (existing) scan chains                                                                                          
concat_scan_chains                                         concatenates actual scan chains for a specific test mode of operation                                                                                 
configure_pad_dft                                          configures pads into input or output mode for DFT                                                                                                     
connect_cgic_test_pins_controlling_wrapper_cells           identify CGICs for shared wrapper cells and connect the test enable pins                                                                              
connect_compression_clocks                                 connects mask and misr clocks at the block level to the top level compression clocks in hierarchical flow                                             
connect_dft_top_level                                      connects the top-level Test Interconnect Macro to the cores in the Heirarchical Test flow.                                                            
connect_opcg_segments                                      connects OPCG logic into scan chains                                                                                                                  
connect_scan_chains                                        connects scan registers and segments which pass DFT rules into scan chains                                                                            
create_chains_database                                     pre-processes the scan chain flops location data for report_chains_* commands                                                                         
define_dft                                                 defines a DFT object                                                                                                                                  
define_test_signal                                         defines a test signal                                                                                                                                 
dft_trace_back                                             trace back one level from a given pin                                                                                                                 
fix_dft_violations                                         fixes DFT rule violations                                                                                                                             
fix_scan_path_inversions                                   fixes inversions in the scan path                                                                                                                     
identify_domain_crossing_pins_for_cgic_and_scan_abstracts  identifies integrated clock gating cells and scan abstracted blocks whose pins receive data and clocks signals launched from different OPCG domains   
identify_multibit_cell_abstract_scan_segments              identifies abstract_segments for multibit scan cells                                                                                                  
identify_shared_wrapper_cells_in_design                    identify shared wrapper cells                                                                                                                         
identify_shift_register_scan_segments                      identifies functional shift-register(s) in the design and defines those as scan segment(s)                                                            
identify_test_mode_registers                               identifies fixed value registers in the design, and auto-asserts them as internal test mode signals.                                                  
insert_dft                                                 inserts a DFT object                                                                                                                                  
insert_test_compression                                    inserts test compression in the design                                                                                                                
map_dft_unmapped_logic                                     maps unmapped logic added by DFT steps                                                                                                                
place_dft_sequentials                                      sets placement for any unplaced flops or latches - for example after test point insertion or scan chain connection                                    
read_dft_abstract_model                                    reads in abstraction models used for top-level scan chain stitching                                                                                   
read_io_speclist                                           reads an IOSpecList file for boundary scan insertion                                                                                                  
read_memory_view                                           reads memory view files for programmable MBIST                                                                                                        
read_pmbist_interface_files                                reads block-level interface files for programmable MBIST                                                                                              
replace_opcg_scan                                          replaces domain blocking scan flops by their opcg equivalent flops                                                                                    
replace_scan                                               replaces non-scan flops which pass DFT rules by their scan equivalent flops                                                                           
report_chains_longest_wires                                reports the longest scan path connections across all the scan chains                                                                                  
report_chains_total_wirelength                             reports the total scan path wire-length - floating and ordered                                                                                        
report_chains_wires                                        reports the wire-length details of a specified scan chain                                                                                             
reset_opcg_equivalent                                      removes the scan cells from the opcg-equivalency table which was previously defined using a (number of) set_opcg_equivalent commands                  
reset_scan_equivalent                                      removes the specified non-scan library cells from the scan-equivalency table which was previously defined using a (number of) set_scan_equivalent     
                                                           command(s)                                                                                                                                            
set_compatible_test_clocks                                 define the set of compatible test clocks                                                                                                              
set_opcg_equivalent                                        controls the opcg cell type that is used during the conversion of a scan flip-flop by the 'replace_opcg_scan' command                                 
set_scan_equivalent                                        controls the scan-equivalent cell type that is used during the conversion of a non-scan flip-flop which passes the DFT rule checks to a scan flop     
update_scan_chains                                         updates specified flops in to existing scan chains                                                                                                    
write_atpg                                                 describes scan chains for ATPG interface                                                                                                              
write_bsdl                                                 writes out BSDL information for a design                                                                                                              
write_compression_macro                                    writes the RTL for the compression macro                                                                                                              
write_dft_abstract_model                                   writes an abstract model description of the actual scan chains                                                                                        
write_dft_compression_test_points                          writes out data and script files for Compression testpoint Analysis                                                                                   
write_dft_deterministic_test_points                        writes out data and script files for Deterministic Fault Analysis (DFA)                                                                               
write_dft_lbist_test_points                                writes out data and script files for Random Resistant Fault Analysis (RRFA)                                                                           
write_dft_rtl_model                                        writes an RTL model of the design in Verilog assuming DFT RTL insertion flow has been enabled and DFT insertion commands supporting the RTL update    
                                                           flow have been run                                                                                                                                    
write_et                                                   writes out data and script files for Modus ATPG and RRFA analysis and BSV verification                                                                
write_et_atpg                                              writes out data and script files for Modus ATPG analysis                                                                                              
write_et_bsv                                               writes out data and script files for Modus BSV verification                                                                                           
write_et_lbist                                             writes out data and script files for LBIST signature and pattern generation                                                                           
write_io_speclist                                          writes an IOSpecList output file which describes the boundary scan architecture of the design                                                         
write_logic_bist_macro                                     writes out the LBIST macro                                                                                                                            
write_pmbist_interface_files                               writes interface files for programmable MBIST                                                                                                         
write_pmbist_testbench                                     writes out data and script files to generate PMBIST patterns with 'create_embedded_test', and script files and patterns for NC simulation             
write_scandef                                              writes scandef information of the actual scan chains for physical reordering                                                                          

  Flows
=================================================================================================================================================================================================================
check_flow                 perform syntax checking on the flow                                                                                                                                                   
create_flow                create a flow to be cached in the database                                                                                                                                            
create_flow_step           create a flow step that will be cached in the database                                                                                                                                
delete_flow                delete flow that is cached in the database                                                                                                                                            
delete_flow_step           delete flow step that is cached in the database                                                                                                                                       
edit_flow                  edit the flow steps                                                                                                                                                                   
flowkit_template           create flow templates                                                                                                                                                                 
is_flow                    what flow or flow steps have been run                                                                                                                                                 
report_flow                report the flow statistics                                                                                                                                                            
run_flow                   run the flowkit                                                                                                                                                                       
schedule_flow              schedule a flow for subsequent execution                                                                                                                                              
set_flowkit_read_db_args   set options for read_db when running the flow                                                                                                                                         
set_flowkit_write_db_args  set options for write_db when running the flow                                                                                                                                        
write_flow                 write the flows and steps                                                                                                                                                             
write_flow_template        creates a set of template TCL files to be used as the basis for a flow                                                                                                                

  GUI
=================================================================================================================================================================================================================
gui_hide                         hide all windows                                                                                                                                                                
gui_legend                       add a legend dialog                                                                                                                                                             
gui_pv_airline_add               add an airline between two objects in physical viewer                                                                                                                           
gui_pv_airline_delete            delete an airline in physical viewer                                                                                                                                            
gui_pv_airline_display           display airlines in physical viewer                                                                                                                                             
gui_pv_airline_raw_add           add an airline between two points in physical viewer                                                                                                                            
gui_pv_clear                     clear airline, highlight, and selection from physical viewer                                                                                                                    
gui_pv_connectivity_airlines     add connectivity airlines from object in physical viewer                                                                                                                        
gui_pv_display_collection        display a collection of objects in physical viewer                                                                                                                              
gui_pv_highlight                 highlight objects in physical viewer                                                                                                                                            
gui_pv_highlight_hier_instances  highlight hierarchical instance                                                                                                                                                 
gui_pv_redraw                    redraw physical viewer contents                                                                                                                                                 
gui_pv_selection                 returns physical viewer selection list                                                                                                                                          
gui_pv_snapshot                  create a snapshot of physical viewer                                                                                                                                            
gui_pv_zoom_box                  zoom to specified box in physical viewer                                                                                                                                        
gui_pv_zoom_fit                  perform 'zoom fit' in physical viewer                                                                                                                                           
gui_pv_zoom_in                   perform 'zoom in' in physical viewer                                                                                                                                            
gui_pv_zoom_out                  perform 'zoom out' in physical viewer                                                                                                                                           
gui_pv_zoom_to                   zoom to bounding box around selected objects in physical viewer                                                                                                                 
gui_raise                        raise main window                                                                                                                                                               
gui_reset                        reset GUI busy indicators                                                                                                                                                       
gui_show                         show all windows                                                                                                                                                                
gui_sv_clear                     clear schematic viewer selection and highlight                                                                                                                                  
gui_sv_cone                      load an instance into a cone schematic viewer                                                                                                                                   
gui_sv_get_instance              returns current instance displayed in schematic                                                                                                                                 
gui_sv_grey                      configure schematic viewer grey mode                                                                                                                                            
gui_sv_highlight                 highlight objects in schematic viewer                                                                                                                                           
gui_sv_load                      load a hierarchical instance or design in schematic viewer                                                                                                                      
gui_sv_snapshot                  create a snapshot of main schematic viewer                                                                                                                                      
gui_update                       force synchronization of primary viewers with current design database                                                                                                           

  General
=================================================================================================================================================================================================================
?                           alias for 'help' command                                                                                                                                                             
alias                       alias a command                                                                                                                                                                      
apropos                     search for strings in attributes and commands                                                                                                                                        
attribute_exists            check if an attribute exists                                                                                                                                                         
cdnshelp                    launch cdnshelp system                                                                                                                                                               
cdsdoc                      launch cdsdoc system                                                                                                                                                                 
clear                       clear terminal window                                                                                                                                                                
date                        print date                                                                                                                                                                           
enable_transparent_latches  disable En to D paths for transparent latches                                                                                                                                        
eval_common                 evaluate a Tcl script in new Common UI mode                                                                                                                                          
exit                        exits this program                                                                                                                                                                   
get_leaf_cells              finds leaf instances for the full path pattern                                                                                                                                       
get_leaf_nets               finds leaf nets for the full path pattern                                                                                                                                            
get_leaf_pins               finds leaf pins for the full path pattern                                                                                                                                            
help                        provides help for specified command                                                                                                                                                  
include                     reads in a command file                                                                                                                                                              
is_attribute                check if an attribute exists                                                                                                                                                         
is_common_ui_mode           check if common-UI is enabled                                                                                                                                                        
license                     manages license check-in and check-out                                                                                                                                               
list_property               lists all available properties                                                                                                                                                       
man                         display manual page for specified command                                                                                                                                            
more                        emulates UNIX shell 'more' command                                                                                                                                                   
open_redirect_input         opens an input stream to read plain, gzip- or bzip2-compressed input                                                                                                                 
open_redirect_output        opens an output stream to an either plain, gzip- or bzip2-compressed file or to a variable                                                                                           
proc                        creates a Tcl procedure                                                                                                                                                              
quit                        exits this program                                                                                                                                                                   
redirect                    redirects stdout to a file or variable temporarily                                                                                                                                   
resume                      resume the execution of the TCL script                                                                                                                                               
shell                       executes a UNIX shell command from within the tool                                                                                                                                   
statistics                  read/write/log QOR statistics at various stages of synthesis                                                                                                                         
stop_suspend                stop the suspend mode and stop the execution of the TCL script                                                                                                                       
string_representation       convert Tcl object into a string                                                                                                                                                     
suppress_messages           disables printing of specified messages.                                                                                                                                             
suspend                     brings up a Tcl prompt within a sourced script                                                                                                                                       
timestat                    reports the runtime and memory used up to this stage                                                                                                                                 
unsuppress_messages         enables printing of messages that were disabled by the suppress_messages command.                                                                                                    

  Hierarchical
=================================================================================================================================================================================================================
assemble_design      integrates the ILM models into the design                                                                                                                                                   
generate_ilm         generates ILM model for the design                                                                                                                                                          
read_ilm             reads in ILM model for a specific module                                                                                                                                                    
read_ilm_from_files  imports ILM model for a specific module                                                                                                                                                     

  Input and Output
=================================================================================================================================================================================================================
check_cpf                  checks the validity of the CPF rules against the design                                                                                                                               
check_script               check user scripts for obsolete options and attributes                                                                                                                                
compare_sdc                checks the impact of updating the SDC constraints with respect to the known golden sets to validate the correctness of the revised SDC file                                           
decrypt                    decrypts a Tcl file generated with the 'encrypt' command                                                                                                                              
encrypt                    encrypts a Tcl or HDL design file                                                                                                                                                     
exec_embedded_script       execute the embedded scripts found in given design or subdesign. To execute the scripts on all top-designs and their subdesigns, run 'exec_embedded_script' without any arguments     
export_critical_endpoints  generates a 'path_adjust' file by comparing RC and Encounter endpoint timing reports.                                                                                                 
generate_constraints       verifies the design constraints specified in the SDC file and generates any missing functional false paths or multi-cycle paths                                                       
generate_ple_model         creates PLE correlation data for the design and stores this data in the specified file                                                                                                
get_read_files             returns information on files that have been read                                                                                                                                      
propagate_constraints      propagates the block level design constraints to top level and integrates them to generate an SDC at chip level                                                                       
read_clip                  read and apply clip data to the design                                                                                                                                                
read_db                    read a netlist in internal database format                                                                                                                                            
read_dfm                   reads in yield coefficient file                                                                                                                                                       
read_hdl                   reads in Verilog or VHDL files                                                                                                                                                        
read_netlist               reads (and elaborates) Structural Verilog(v2001) files                                                                                                                                
read_sdc                   reads in design constraints in SDC format                                                                                                                                             
split_db                   splits a database into a setup script and a reduced database without root attributes                                                                                                  
validate_constraints       validates the design constraints specified in the SDC file, against RTL or netlist                                                                                                    
verify_power_structure     verifies whether the low power cells in the design conform to the CPF file                                                                                                            
write_db                   write a netlist in internal database format                                                                                                                                           
write_design               generates design snapshot                                                                                                                                                             
write_do_ccd               writes out a CCD command file                                                                                                                                                         
write_do_clp               generates a dofile for Conformal Low Power Extended Checks                                                                                                                            
write_do_lec               writes out an LEC command file                                                                                                                                                        
write_do_verify            writes out a dofile for Conformal Verify                                                                                                                                              
write_ett                  writes out test design constraints in ETT format                                                                                                                                      
write_hdl                  writes out a design or a subdesign in Verilog. It can automatically read in or write out a gzip compressed Verilog file.                                                              
write_ldb                  reads and generates compiled library(ldb)                                                                                                                                             
write_name_mapping         writes out RTL to netlist mapping information for primary ports, sequential cells and macros(black boxes)                                                                             
write_script               writes design constraints in the tools native format                                                                                                                                  
write_sdc                  writes out design constraints in SDC format                                                                                                                                           
write_sdf                  writes out delay information into a Standard Delay Format (SDF) file                                                                                                                  
write_set_load             generates set_load values for all nets                                                                                                                                                
write_snapshot             generates design reports and database snapshot                                                                                                                                        
write_sv_wrapper           writes out a wrapper SystemVerilog module for a design. Such a wrapper module helps in doing comparative simulation of output netlist versus input RTL design, especially when the    
                           design description in input RTL has complex ports.                                                                                                                                    
write_template             writes out a template script file for running the tool with the necessary commands and attributes                                                                                     

  Low Power
=================================================================================================================================================================================================================
apply_power_intent                 applies power intent constraints on the design                                                                                                                                
build_rtl_power_models             builds detailed power models for more accurate RTL power analysis.  The models are used in subsequent RTL power analysis reports. This command will be obsoleted in future    
                                   releases.                                                                                                                                                                     
check_library                      allows you to check specific information in the loaded libraries with regard to level shifters,  isolation cells, and state retention cells. The report also lists the        
                                   unusable cells.                                                                                                                                                               
clock_gating                       performs a clock_gating command                                                                                                                                               
commit_power_intent                inserts isolation and level shifter logic based on power intent rules                                                                                                         
eval_1801                          incrementally evaluate 1801 command                                                                                                                                           
read_power_intent                  reads in power intent files                                                                                                                                                   
read_saif                          reads in switching activities in SAIF format                                                                                                                                  
read_tcf                           reads in switching activities in TCF format                                                                                                                                   
read_vcd                           reads in Value Change Dump (VCD) file for power analysis                                                                                                                      
remove_inserted_sync_enable_logic  removes timing critical synchronous enable logic of flops inserted by  tools through sequential analysis of RTL                                                               
state_retention                    performs a state_retention command                                                                                                                                            
write_forward_saif                 writes out the library forward SAIF file                                                                                                                                      
write_icgc_monitor                 writes out system verilog file to monitor gated clocks during simulation                                                                                                      
write_power_intent                 writes out updated power intent file(s)                                                                                                                                       
write_saif                         writes out switching activities in SAIF format                                                                                                                                
write_tcf                          writes out switching activities in TCF format                                                                                                                                 

  Metrics
=================================================================================================================================================================================================================
um::create_metric_page           create a new metric page                                                                                                                                                        
um::create_metric_table          create a metric table beneath a heading                                                                                                                                         
um::create_metric_table_heading  create a heading on a page                                                                                                                                                      
um::create_snapshot              create a snapshot of metric values                                                                                                                                              
um::define_metric                define a new metric to be calculated                                                                                                                                            
um::delete_metric                delete the metric                                                                                                                                                               
um::delete_metric_page           delete a metric page                                                                                                                                                            
um::delete_metric_run            delete the metric run                                                                                                                                                           
um::delete_metric_table          delete a metric table                                                                                                                                                           
um::delete_metric_table_heading  delete a metric heading                                                                                                                                                         
um::enable_metric                enable the metric                                                                                                                                                               
um::enable_metrics               enable metrics                                                                                                                                                                  
um::get_metric                   get the value for a metric                                                                                                                                                      
um::get_metric_alias             get the list of metric aliases                                                                                                                                                  
um::get_metric_config            get the current metric config as a tcl list/dict                                                                                                                                
um::get_metric_definition        get a metric definition                                                                                                                                                         
um::pop_snapshot_stack           pop the snapshot stack                                                                                                                                                          
um::push_snapshot_stack          push the snapshot stack                                                                                                                                                         
um::read_metric                  read the the metric file                                                                                                                                                        
um::report_metric                report metric                                                                                                                                                                   
um::reset_metric_config          reset the metric page config to default                                                                                                                                         
um::reset_metric_run_id          reset the current metric run id                                                                                                                                                 
um::run_metric_category          run the commands for metric reporting categories                                                                                                                                
um::set_alert_metric             record an alert for a metric                                                                                                                                                    
um::set_metric                   set the value for a metric                                                                                                                                                      
um::set_metric_alias             set a metric design object alias                                                                                                                                                
um::set_metric_header            set the metric header                                                                                                                                                           
um::uniquify_filename            returns a unique filename by adding _n to the end of the filename                                                                                                               
um::update_metric                update a metric table by adding a metric or heading                                                                                                                             
um::write_metric                 write a metric                                                                                                                                                                  

  Multiple Supply Voltage
=================================================================================================================================================================================================================
create_library_domain  creates a new library domain                                                                                                                                                              

  Navigation
=================================================================================================================================================================================================================
set_top_module  changes to the new top module                                                                                                                                                                    
vdir_lsearch    does lsearch of a vdir type object in a list of objects                                                                                                                                          
vname           return the Verilog name of an object                                                                                                                                                             
what_is         returns an object's type                                                                                                                                                                         
what_is_list    returns an object's type                                                                                                                                                                         

  Physical
=================================================================================================================================================================================================================
::Win::Redo                     Redo last floorplan edit command                                                                                                                                                 
::Win::Undo                     Undo last floorplan edit command                                                                                                                                                 
::Win::clearAllRulers           Clear all rulers                                                                                                                                                                 
::Win::deleteCurRuler           Delete current ruler under cursor                                                                                                                                                
add_gui_shape                   add shape to layout viewer                                                                                                                                                       
check_floorplan                 check floorplan for valid data                                                                                                                                                   
check_placement                 check placement legality and highlight illegal objects                                                                                                                           
convert_polygon_to_boxes        convert a polygon into a list of boxes                                                                                                                                           
create_group                    create a physical group                                                                                                                                                          
create_placement_blockage       create a placement blockage                                                                                                                                                      
create_placement_halo_blockage  create a placement halo blockage                                                                                                                                                 
create_region                   create a physical region                                                                                                                                                         
create_routing_blockage         create a routing blockage                                                                                                                                                        
create_routing_halo_blockage    create a routing halo blockage                                                                                                                                                   
create_row                      create standard cell rows within a design                                                                                                                                        
create_single_row               create a physical row                                                                                                                                                            
create_track                    create a physical track                                                                                                                                                          
cut_power_domain_by_overlaps    cut outer power domain into a donut shape                                                                                                                                        
deselect_obj                    deselect object(s) in layout viewer                                                                                                                                              
export_oa_db                    generates the Open Access database which can be loaded back in Innovus and Virtuoso                                                                                              
generate_reports                generates the QoS statistics at any stage in the flow. Statistics include Timing, Area, Instance count, Utilization, Congestion and Power details. This command is followed by   
                                the 'report_summary' command to generate a summary table for these QoS statistics.                                                                                               
import_oa_db                    reads in the Open Access database into Genus and generates the LEF and DEF files                                                                                                 
modify_power_domain_attr        create a power domain physical boundary                                                                                                                                          
move_blockage                   change the location of a blockage                                                                                                                                                
move_instance                   change the location of an instance                                                                                                                                               
move_port                       change the location of a port                                                                                                                                                    
move_region                     change the location of a region                                                                                                                                                  
place_dft                       place inserted unplaced DFT logic without disturbing global placement                                                                                                            
predict_qos                     predicts design QoS                                                                                                                                                              
read_def                        reads in a DEF file                                                                                                                                                              
read_encounter                  read in Encounter data files                                                                                                                                                     
read_physical                   read physical design information                                                                                                                                                 
read_spef                       reads the parasitics in SPEF format                                                                                                                                              
resize_blockage                 resize a blockage                                                                                                                                                                
resize_region                   resize a region                                                                                                                                                                  
restore_congestion_map          restore congestion map data                                                                                                                                                      
save_congestion_map             save congestion map data                                                                                                                                                         
select_obj                      select object(s) in layout viewer                                                                                                                                                
specify_cell_pad                specifies libcells to which to add padding (placement clearance) and a factor to use to calculate the padding dimension. The placer adds the padding on the right sides of the   
                                specified cells during placement. The padding is retained during optimization and CTS.                                                                                           
specify_floorplan               specify design floorplan                                                                                                                                                         
summary_table                   generates a summary table including various QoS numbers for various stages in the flow. This command has to be preceded with the 'write_reports' command, which creates the QoS  
                                statistics to be used by this command.                                                                                                                                           
update_congestion_map           update congestion map data                                                                                                                                                       
update_gcell_congestion         update gcell congestion values                                                                                                                                                   
update_gcell_pin_density        update gcell pin density values                                                                                                                                                  
update_gcell_utilization        update gcell utilization values                                                                                                                                                  
write_def                       exports floorplan in DEF format                                                                                                                                                  
write_encounter                 write out Encounter data files                                                                                                                                                   
write_spef                      writes the parasitics in SPEF format                                                                                                                                             

  SDP
=================================================================================================================================================================================================================
read_sdp_file   reads in an SDP file                                                                                                                                                                             
write_sdp_file  writes out an SDP file                                                                                                                                                                           

  Synthesis
=================================================================================================================================================================================================================
duplicate_register          duplicate register based on loads                                                                                                                                                    
elaborate                   elaborates previously read HDL files and creates corresponding design and subdesigns                                                                                                 
get_remove_assign_options   get options set for replacement of assign statements during synthesis                                                                                                                
merge_to_multibit_cells     replace n 1-bit cells with a single n-bit cell                                                                                                                                       
remove_clock_reconvergence  removes clock reconvergence                                                                                                                                                          
retime                      retimes the design                                                                                                                                                                   
set_remove_assign_options   controls replacement of assign statements during synthesis                                                                                                                           
syn_generic                 synthesizes the design to generic gates                                                                                                                                              
syn_map                     synthesizes the design to mapped gates                                                                                                                                               
syn_opt                     synthesizes the design to optimized gates                                                                                                                                            
test_super_thread_servers   lets the user know if the background servers are working fine or not                                                                                                                 

legacy_genus:/> gui_show
legacy_genus:/> exit
Normal exit.