{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357610797681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357610797682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 20:06:37 2013 " "Processing started: Mon Jan 07 20:06:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357610797682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357610797682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357610797682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1357610798002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spritelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpriteLogic-a " "Found design unit 1: SpriteLogic-a" {  } { { "SpriteLogic.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/SpriteLogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798567 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpriteLogic " "Found entity 1: SpriteLogic" {  } { { "SpriteLogic.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/SpriteLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb-RTL " "Found design unit 1: de0_vga_sprite_control_pb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798570 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb " "Found entity 1: de0_vga_sprite_control_pb" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_controller-rtl " "Found design unit 1: de0_vga_controller-rtl" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798572 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_controller " "Found entity 1: de0_vga_controller" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debouncer-RTL " "Found design unit 1: de0_debouncer-RTL" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798574 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_Debouncer " "Found entity 1: de0_Debouncer" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/buttondebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/buttondebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonDebounce-RTL " "Found design unit 1: buttonDebounce-RTL" {  } { { "VGA/buttonDebounce.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/buttonDebounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798576 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonDebounce " "Found entity 1: buttonDebounce" {  } { { "VGA/buttonDebounce.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/buttonDebounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_tb-de0_vga_tb_arch " "Found design unit 1: de0_vga_tb-de0_vga_tb_arch" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798578 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_tb " "Found entity 1: de0_vga_tb" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798580 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798583 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-SYN " "Found design unit 1: sprite-SYN" {  } { { "sprite.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/sprite.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357610798585 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.vhd" "" { Text "A:/Users/Casey Stark/Documents/GitHub/School/VGA/sprite.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357610798585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357610798585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpriteLogic " "Elaborating entity \"SpriteLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357610798617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1357610799602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357610799972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357610799972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357610800025 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357610800025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1357610800025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357610800025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357610800052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 20:06:40 2013 " "Processing ended: Mon Jan 07 20:06:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357610800052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357610800052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357610800052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357610800052 ""}
