-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:42:34 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_1_0/design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
7ryZJq1j7+fgiUQU1hDPBWoaBUfBRulyxaBDS+creuAK75iOTVmg0mz/j0V94gZbdMqr+Vq+hdWH
Ssa+4ZtmnIWBps11DI6cQIAoJgKEy4D4+l6COzucpbXL3L3lryEwmRMxOFS5E5lcXy9AgvOZ+YoT
SKGgrauav70e5VV1FYe1Gjmm0BmbvZtx5YIS8Rb2b8fAPkESAdQ8RnY+1TD/nmGNPGjU7Fj6mh2M
EbMbUoANMkNNcP3RRApLEILi7no4+UcDYdGcfYvmsKCwqh34SordO1rSDUEF2ytqKTvhiGR00MNn
Hzfl/mQ8sOqUk4xUcz/SGvrzWmkEKusB6N1uUOQ6eMEn80nOy8xMusnyyEAYJBmw040YT/vU5cpE
U3lHERus/Xasjf0G4OnO8hK/sFbP86i6vBlggLnuZ7LU4WgFcNSnrOU/uvi+Ypbed9wb844RQSy0
cUdq9nk6Z1ETZxa84PCP6f5ne0ZWLZkgSu1TmSvx1TT7k2cnHLHTktEKDd8O57j/uf+F/GNfZk6N
j54mR87yOtyNTq9WPDwAwmj2qcOZWaiQzVs0HsPUoGS4qb1p0HsNoj5nigAMyNTM4Cr1cuoLSZNI
T+iguXbrVo+A6zDVDk4G8U+X4fHLutVzrUU4Hu9wZ3Q2EB/MqAfblgNY1WCg9FCRYbFBupFUk16o
J5ouR0iBfyxxUCtrmPjpssY/xmrnnsjAFGYgkMAz+z6YAAY/ZzZeBZy8imzHqi271FPMVkwIfv5c
Z/aYNPMcuRSCSWbDuFxA+HNor+jdj59OqiMV/A/pac03Cj07na8xmGWDtu49H9GPk05mt6qThIo1
Od5HLU8FKVKVYLSs2bYxRmTaItladacOXGdC2nNvXPhodbCgu3MDn1SiXjqBA7BxUFz+k4t+9QU+
DMXjx2oEuzubJrZa4g/620dCJGOpgx1zl773vGh+j1n3MTnbSAtIH6mVQ0lkgHN5ehYYBZqoXOIN
dcVswPSP2OAQYzY0Ep15jcOqSspvMn+bx9kqN+OwNTfQBMNbl/4ZLikNwEdq6lCOGzRV/lvXfVtL
37ADk3jL+mdPHrz5NzpqzFZIQY7blLARf0wYULlsOdK9iee7+4eWiADejPqE+gafJWuah8eFY+ZL
s4mVhqzB6Lfp6xln7GkLtdSmnCBe3cUPF+1pUeDsBQqEvsIWFGtdF8QlTcxaI9pdaoNkEL9qFME7
h4qNVVBfSMbZMu4191bxb2xm59v9Aqm7p/rBxlL6bol+ZRCA3visikwAYlwYhAShYNtRmMYevelk
E708MQkDrvJa6QcoaacKB1sVc8ZlzrEFRVQNmVuKyfWnLF/3fIWAwZE99Fv3qt+gbwl0DSYxUK+r
5Nd6iCPJifVrSYTQ3Z8uURDsc8PcZO1lUymkSdms5JfjF+W2RwPLKIDnd0MLuqgrpzGLBU4FdX2z
AwAsZTGgDrfG9iAjPM6v/iJH2zqMHqWInY2Y9tCI4dlcG5uWc8ta8uWrqVlZ4K8dIwunqfe+IZ1P
q0wzqiR/gPc72npNEXTmTLVx9CYbX9AB9zkRCvPI1evB6IAIaGMMYREzJV7MyR08fYQEnHlSPhYC
KZ23
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_1_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_1_0 : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_1_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_1_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_1_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_1_0;

architecture STRUCTURE of design_1_dlconstant_gpio_1_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_1_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
