{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671311945666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671311945672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 00:19:05 2022 " "Processing started: Sun Dec 18 00:19:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671311945672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311945672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lecture_4 -c lecture_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lecture_4 -c lecture_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311945672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671311946207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671311946207 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system_t4.qsys " "Elaborating Platform Designer system entity \"system_t4.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311954144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:17 Progress: Loading lecture_4/system_t4.qsys " "2022.12.18.01:19:17 Progress: Loading lecture_4/system_t4.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311957368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:17 Progress: Reading input file " "2022.12.18.01:19:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311957917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:17 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.12.18.01:19:17 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311957992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Parameterizing module clk_0 " "2022.12.18.01:19:18 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\] " "2022.12.18.01:19:18 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Parameterizing module master_0 " "2022.12.18.01:19:18 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.12.18.01:19:18 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Parameterizing module nios2_gen2_0 " "2022.12.18.01:19:18 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.12.18.01:19:18 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Parameterizing module onchip_memory2_0 " "2022.12.18.01:19:18 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Adding sgdma_0 \[altera_avalon_sgdma 18.1\] " "2022.12.18.01:19:18 Progress: Adding sgdma_0 \[altera_avalon_sgdma 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Parameterizing module sgdma_0 " "2022.12.18.01:19:18 Progress: Parameterizing module sgdma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:18 Progress: Adding st2led_0 \[st2led 1.0\] " "2022.12.18.01:19:18 Progress: Adding st2led_0 \[st2led 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311958923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:19 Progress: Parameterizing module st2led_0 " "2022.12.18.01:19:19 Progress: Parameterizing module st2led_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311959229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:19 Progress: Building connections " "2022.12.18.01:19:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311959229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:19 Progress: Parameterizing connections " "2022.12.18.01:19:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311959261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:19 Progress: Validating " "2022.12.18.01:19:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311959262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.18.01:19:20 Progress: Done reading input file " "2022.12.18.01:19:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311960773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t4.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System_t4.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311961942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t4: Generating system_t4 \"system_t4\" for QUARTUS_SYNTH " "System_t4: Generating system_t4 \"system_t4\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311962440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"system_t4\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"system_t4\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311967977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system_t4\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system_t4\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system_t4_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system_t4_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t4_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0002_onchip_memory2_0_gen//system_t4_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t4_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0002_onchip_memory2_0_gen//system_t4_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system_t4_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system_t4_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system_t4\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system_t4\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Starting RTL generation for module 'system_t4_sgdma_0' " "Sgdma_0: Starting RTL generation for module 'system_t4_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t4_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0003_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0003_sgdma_0_gen//system_t4_sgdma_0_component_configuration.pl  --do_build_sim=0  \] " "Sgdma_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t4_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0003_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0003_sgdma_0_gen//system_t4_sgdma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311968867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Done RTL generation for module 'system_t4_sgdma_0' " "Sgdma_0: Done RTL generation for module 'system_t4_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311969395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: \"system_t4\" instantiated altera_avalon_sgdma \"sgdma_0\" " "Sgdma_0: \"system_t4\" instantiated altera_avalon_sgdma \"sgdma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311969405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St2led_0: \"system_t4\" instantiated st2led \"st2led_0\" " "St2led_0: \"system_t4\" instantiated st2led \"st2led_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311969407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311973302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311973644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311973970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system_t4\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system_t4\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system_t4\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system_t4\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system_t4\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system_t4\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_t4_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system_t4_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t4_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0015_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0015_cpu_gen//system_t4_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t4_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0015_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0015_cpu_gen//system_t4_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311975524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:35 (*) Starting Nios II generation " "Cpu: # 2022.12.18 00:19:35 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:35 (*)   Checking for plaintext license. " "Cpu: # 2022.12.18 00:19:35 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.18 00:19:36 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.18 00:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.18 00:19:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Plaintext license not found. " "Cpu: # 2022.12.18 00:19:36 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.12.18 00:19:36 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.18 00:19:36 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.18 00:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.18 00:19:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.12.18 00:19:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.12.18 00:19:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)   Creating all objects for CPU " "Cpu: # 2022.12.18 00:19:36 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:36 (*)     Testbench " "Cpu: # 2022.12.18 00:19:36 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)     Instruction decoding " "Cpu: # 2022.12.18 00:19:37 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)       Instruction fields " "Cpu: # 2022.12.18 00:19:37 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)       Instruction decodes " "Cpu: # 2022.12.18 00:19:37 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.12.18 00:19:37 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)       Instruction controls " "Cpu: # 2022.12.18 00:19:37 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)     Pipeline frontend " "Cpu: # 2022.12.18 00:19:37 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:37 (*)     Pipeline backend " "Cpu: # 2022.12.18 00:19:37 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:39 (*)   Generating RTL from CPU objects " "Cpu: # 2022.12.18 00:19:39 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:40 (*)   Creating encrypted RTL " "Cpu: # 2022.12.18 00:19:40 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.18 00:19:40 (*) Done Nios II generation " "Cpu: # 2022.12.18 00:19:40 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_t4_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system_t4_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sgdma_0_csr_translator\" " "Sgdma_0_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sgdma_0_csr_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sgdma_0_csr_agent\" " "Sgdma_0_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sgdma_0_csr_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0_descriptor_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sgdma_0_descriptor_read_limiter\" " "Sgdma_0_descriptor_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sgdma_0_descriptor_read_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0_m_read_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_0_m_read_cmd_width_adapter\" " "Sgdma_0_m_read_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_0_m_read_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311980763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311981427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311981431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t4: Done \"system_t4\" with 34 modules, 61 files " "System_t4: Done \"system_t4\" with 34 modules, 61 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311981431 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system_t4.qsys " "Finished elaborating Platform Designer system entity \"system_t4.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311982371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lecture_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lecture_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lecture_4 " "Found entity 1: lecture_4" {  } { { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982522 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "st2led.v(53) " "Verilog HDL warning at st2led.v(53): extended using \"x\" or \"z\"" {  } { { "st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/st2led.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1671311982525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2led.v 1 1 " "Found 1 design units, including 1 entities, in source file st2led.v" { { "Info" "ISGN_ENTITY_NAME" "1 stled " "Found entity 1: stled" {  } { { "st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/st2led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system_t4/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982560 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982560 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system_t4/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system_t4/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system_t4/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982572 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system_t4/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system_t4/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982584 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system_t4/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system_t4/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system_t4/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system_t4/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "st2led.v(53) " "Verilog HDL warning at st2led.v(53): extended using \"x\" or \"z\"" {  } { { "db/ip/system_t4/submodules/st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1671311982609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/st2led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/st2led.v" { { "Info" "ISGN_ENTITY_NAME" "1 stled " "Found entity 1: stled" {  } { { "db/ip/system_t4/submodules/st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_irq_mapper " "Found entity 1: system_t4_irq_mapper" {  } { { "db/ip/system_t4/submodules/system_t4_irq_mapper.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_master_0 " "Found entity 1: system_t4_master_0" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_master_0_b2p_adapter " "Found entity 1: system_t4_master_0_b2p_adapter" {  } { { "db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_master_0_p2b_adapter " "Found entity 1: system_t4_master_0_p2b_adapter" {  } { { "db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_master_0_timing_adt " "Found entity 1: system_t4_master_0_timing_adt" {  } { { "db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0 " "Found entity 1: system_t4_mm_interconnect_0" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_t4_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_cmd_demux " "Found entity 1: system_t4_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_t4_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_cmd_mux " "Found entity 1: system_t4_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_t4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671311982648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_t4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671311982648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_router_default_decode " "Found entity 1: system_t4_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982650 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t4_mm_interconnect_0_router " "Found entity 2: system_t4_mm_interconnect_0_router" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671311982652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671311982652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_t4_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982655 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t4_mm_interconnect_0_router_004 " "Found entity 2: system_t4_mm_interconnect_0_router_004" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t4_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671311982657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t4_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671311982657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_t4_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982659 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t4_mm_interconnect_0_router_006 " "Found entity 2: system_t4_mm_interconnect_0_router_006" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_rsp_demux " "Found entity 1: system_t4_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_mm_interconnect_0_rsp_mux " "Found entity 1: system_t4_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0 " "Found entity 1: system_t4_nios2_gen2_0" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311982669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311982669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v 22 22 " "Found 22 design units, including 22 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0_cpu_bht_module " "Found entity 1: system_t4_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t4_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 2: system_t4_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_t4_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 3: system_t4_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_t4_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 4: system_t4_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t4_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 5: system_t4_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 6: system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 7: system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t4_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 8: system_t4_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 9: system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 10: system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 11: system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 12: system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 13: system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_t4_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 14: system_t4_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_t4_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 15: system_t4_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_t4_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 16: system_t4_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_t4_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 17: system_t4_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_t4_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 18: system_t4_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 19: system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_t4_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 20: system_t4_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_t4_nios2_gen2_0_cpu_nios2_oci " "Found entity 21: system_t4_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_t4_nios2_gen2_0_cpu " "Found entity 22: system_t4_nios2_gen2_0_cpu" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 3086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system_t4_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system_t4_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system_t4_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0_cpu_mult_cell " "Found entity 1: system_t4_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_nios2_gen2_0_cpu_test_bench " "Found entity 1: system_t4_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4_onchip_memory2_0 " "Found entity 1: system_t4_onchip_memory2_0" {  } { { "db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/submodules/system_t4_sgdma_0.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/system_t4/submodules/system_t4_sgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_system_t4_sgdma_0 " "Found entity 1: control_status_slave_which_resides_within_system_t4_sgdma_0" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_system_t4_sgdma_0 " "Found entity 3: descriptor_read_which_resides_within_system_t4_sgdma_0" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_system_t4_sgdma_0 " "Found entity 4: descriptor_write_which_resides_within_system_t4_sgdma_0" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t4_sgdma_0_chain " "Found entity 5: system_t4_sgdma_0_chain" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t4_sgdma_0_command_grabber " "Found entity 6: system_t4_sgdma_0_command_grabber" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t4_sgdma_0_m_read " "Found entity 7: system_t4_sgdma_0_m_read" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t4_sgdma_0_m_readfifo_m_readfifo " "Found entity 8: system_t4_sgdma_0_m_readfifo_m_readfifo" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t4_sgdma_0_m_readfifo " "Found entity 9: system_t4_sgdma_0_m_readfifo" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t4_sgdma_0_command_fifo " "Found entity 10: system_t4_sgdma_0_command_fifo" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t4_sgdma_0_desc_address_fifo " "Found entity 11: system_t4_sgdma_0_desc_address_fifo" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t4_sgdma_0_status_token_fifo " "Found entity 12: system_t4_sgdma_0_status_token_fifo" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t4_sgdma_0 " "Found entity 13: system_t4_sgdma_0" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t4/system_t4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t4/system_t4.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t4 " "Found entity 1: system_t4" {  } { { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311983232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311983232 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t4_sgdma_0.v(1460) " "Verilog HDL or VHDL warning at system_t4_sgdma_0.v(1460): conditional expression evaluates to a constant" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1460 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671311983290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lecture_4 " "Elaborating entity \"lecture_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671311983470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4 system_t4:u0 " "Elaborating entity \"system_t4\" for hierarchy \"system_t4:u0\"" {  } { { "lecture_4.v" "u0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_master_0 system_t4:u0\|system_t4_master_0:master_0 " "Elaborating entity \"system_t4_master_0\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\"" {  } { { "db/ip/system_t4/system_t4.v" "master_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311983559 ""}  } { { "db/ip/system_t4/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311983559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system_t4/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311983570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311984235 ""}  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311984235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311984299 ""}  } { { "db/ip/system_t4/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311984299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_master_0_timing_adt system_t4:u0\|system_t4_master_0:master_0\|system_t4_master_0_timing_adt:timing_adt " "Elaborating entity \"system_t4_master_0_timing_adt\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|system_t4_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "timing_adt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready system_t4_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at system_t4_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671311984372 "|lecture_4|system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "b2p" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "p2b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "transacto" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_master_0_b2p_adapter system_t4:u0\|system_t4_master_0:master_0\|system_t4_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"system_t4_master_0_b2p_adapter\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|system_t4_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "b2p_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_t4_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_t4_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671311984458 "|lecture_4|system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_t4_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_t4_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671311984459 "|lecture_4|system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_master_0_p2b_adapter system_t4:u0\|system_t4_master_0:master_0\|system_t4_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"system_t4_master_0_p2b_adapter\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|system_t4_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "p2b_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t4:u0\|system_t4_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t4/submodules/system_t4_master_0.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t4:u0\|system_t4_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system_t4/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t4:u0\|system_t4_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t4:u0\|system_t4_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system_t4/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0 system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system_t4_nios2_gen2_0\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system_t4/system_t4.v" "nios2_gen2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system_t4_nios2_gen2_0_cpu\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v" "cpu" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_test_bench system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_test_bench:the_system_t4_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_test_bench:the_system_t4_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 5285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_bht_module system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_bht_module\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "system_t4_nios2_gen2_0_cpu_bht" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 6335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311984972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311985048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311985048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_register_bank_a_module system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "system_t4_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 7291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311985197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311985197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_register_bank_b_module system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "system_t4_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 7309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_mult_cell system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 7894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311985393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311985393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311985903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311986415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_debug system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_break system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_itrace system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t4_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t4_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "system_t4_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_fifo system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_pib system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t4_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t4_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_oci_im system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_im:the_system_t4_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_oci_im:the_system_t4_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_avalon_reg system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_nios2_ocimem system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "system_t4_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311988804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311988804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem\|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_debug_slave_wrapper system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_debug_slave_tck system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t4_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_nios2_gen2_0_cpu_debug_slave_sysclk system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_t4_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system_t4_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci\|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_onchip_memory2_0 system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_t4_onchip_memory2_0\" for hierarchy \"system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/system_t4/system_t4.v" "onchip_memory2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311988990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989002 ""}  } { { "db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311989002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0bd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bd1 " "Found entity 1: altsyncram_0bd1" {  } { { "db/altsyncram_0bd1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_0bd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311989057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311989057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bd1 system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0bd1:auto_generated " "Elaborating entity \"altsyncram_0bd1\" for hierarchy \"system_t4:u0\|system_t4_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0bd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0 system_t4:u0\|system_t4_sgdma_0:sgdma_0 " "Elaborating entity \"system_t4_sgdma_0\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\"" {  } { { "db/ip/system_t4/system_t4.v" "sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_chain system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain " "Elaborating entity \"system_t4_sgdma_0_chain\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_chain" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_system_t4_sgdma_0 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0 " "Elaborating entity \"control_status_slave_which_resides_within_system_t4_sgdma_0\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_control_status_slave_which_resides_within_system_t4_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_t4_sgdma_0 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0 " "Elaborating entity \"descriptor_read_which_resides_within_system_t4_sgdma_0\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_descriptor_read_which_resides_within_system_t4_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311989378 ""}  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311989378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mux_drc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311989610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311989610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_0bf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311989763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311989763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Elaborating entity \"cntr_0bf\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_6fg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311989943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311989943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Elaborating entity \"cmpr_6fg\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311989986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_system_t4_sgdma_0 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0 " "Elaborating entity \"descriptor_write_which_resides_within_system_t4_sgdma_0\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_descriptor_write_which_resides_within_system_t4_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_command_grabber system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber " "Elaborating entity \"system_t4_sgdma_0_command_grabber\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_command_grabber" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_m_read system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read " "Elaborating entity \"system_t4_sgdma_0_m_read\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_m_read" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990048 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "system_t4_sgdma_0.v(1461) " "Verilog HDL Case Statement information at system_t4_sgdma_0.v(1461): all case item expressions in this case statement are onehot" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1461 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1671311990052 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_m_readfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo " "Elaborating entity \"system_t4_sgdma_0_m_readfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_m_readfifo_m_readfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo " "Elaborating entity \"system_t4_sgdma_0_m_readfifo_m_readfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_m_readfifo_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990212 ""}  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311990212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q041 " "Found entity 1: scfifo_q041" {  } { { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q041 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated " "Elaborating entity \"scfifo_q041\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1741 " "Found entity 1: a_dpfifo_1741" {  } { { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1741 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo " "Elaborating entity \"a_dpfifo_1741\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\"" {  } { { "db/scfifo_q041.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdh1 " "Found entity 1: altsyncram_pdh1" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdh1 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram " "Elaborating entity \"altsyncram_pdh1\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\"" {  } { { "db/a_dpfifo_1741.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1741.tdf" "almost_full_comparer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:two_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_1741.tdf" "two_comparison" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1741.tdf" "rd_ptr_msb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_1741.tdf" "usedw_counter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_1741.tdf" "wr_ptr" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_command_fifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo " "Elaborating entity \"system_t4_sgdma_0_command_fifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_command_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "system_t4_sgdma_0_command_fifo_command_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311990789 ""}  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311990789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Elaborating entity \"scfifo_kc31\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9h1 " "Found entity 1: altsyncram_t9h1" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311990936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311990936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9h1 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram " "Elaborating entity \"altsyncram_t9h1\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311990942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_desc_address_fifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo " "Elaborating entity \"system_t4_sgdma_0_desc_address_fifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_desc_address_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1891 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991285 ""}  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1891 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311991285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo\|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_sgdma_0_status_token_fifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo " "Elaborating entity \"system_t4_sgdma_0_status_token_fifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "the_system_t4_sgdma_0_status_token_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "system_t4_sgdma_0_status_token_fifo_status_token_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1954 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671311991650 ""}  } { { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1954 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671311991650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ch31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6h1 " "Found entity 1: altsyncram_v6h1" {  } { { "db/altsyncram_v6h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_v6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671311991789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311991789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6h1 system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram " "Elaborating entity \"altsyncram_v6h1\" for hierarchy \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo\|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stled system_t4:u0\|stled:st2led_0 " "Elaborating entity \"stled\" for hierarchy \"system_t4:u0\|stled:st2led_0\"" {  } { { "db/ip/system_t4/system_t4.v" "st2led_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 st2led.v(34) " "Verilog HDL assignment warning at st2led.v(34): truncated value with size 32 to match size of target (14)" {  } { { "db/ip/system_t4/submodules/st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671311991843 "|lecture_4|system_t4:u0|stled:st2led_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 st2led.v(45) " "Verilog HDL assignment warning at st2led.v(45): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/system_t4/submodules/st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671311991843 "|lecture_4|system_t4:u0|stled:st2led_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 st2led.v(53) " "Verilog HDL assignment warning at st2led.v(53): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/system_t4/submodules/st2led.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671311991843 "|lecture_4|system_t4:u0|stled:st2led_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0 system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_t4_mm_interconnect_0\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system_t4/system_t4.v" "mm_interconnect_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311991852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_descriptor_read_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_descriptor_write_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_m_read_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_csr_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_descriptor_read_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_descriptor_write_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_m_read_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sgdma_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sgdma_0_csr_agent\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_csr_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sgdma_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sgdma_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t4/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_csr_agent_rsp_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_router system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router:router " "Elaborating entity \"system_t4_mm_interconnect_0_router\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router:router\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "router" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_router_default_decode system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router:router\|system_t4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_t4_mm_interconnect_0_router_default_decode\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router:router\|system_t4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_router_004 system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_t4_mm_interconnect_0_router_004\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "router_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_router_004_default_decode system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_004:router_004\|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_t4_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_004:router_004\|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_router_006 system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_t4_mm_interconnect_0_router_006\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "router_006" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_router_006_default_decode system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_006:router_006\|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_t4_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_router_006:router_006\|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_descriptor_read_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_m_read_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 6 to match size of target (1)" {  } { { "db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671311992504 "|lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_cmd_demux system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_t4_mm_interconnect_0_cmd_demux\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_cmd_demux_001 system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_t4_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_cmd_mux system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_t4_mm_interconnect_0_cmd_mux\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_rsp_demux system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_t4_mm_interconnect_0_rsp_demux\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_rsp_mux system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_t4_mm_interconnect_0_rsp_mux\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_m_read_cmd_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671311992737 "|lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "sgdma_0_m_read_rsp_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 3105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_avalon_st_adapter system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_t4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_t4:u0\|system_t4_mm_interconnect_0:mm_interconnect_0\|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t4_irq_mapper system_t4:u0\|system_t4_irq_mapper:irq_mapper " "Elaborating entity \"system_t4_irq_mapper\" for hierarchy \"system_t4:u0\|system_t4_irq_mapper:irq_mapper\"" {  } { { "db/ip/system_t4/system_t4.v" "irq_mapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t4:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t4:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t4/system_t4.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t4:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t4:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system_t4/system_t4.v" "rst_controller_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671311992863 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2876 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1671311993960 "|lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671311994639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.18.01:19:58 Progress: Loading sld69b0722e/alt_sld_fab_wrapper_hw.tcl " "2022.12.18.01:19:58 Progress: Loading sld69b0722e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671311998517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312002551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312002719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312006882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312007032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312007187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312007382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312007388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312007389 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671312008102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld69b0722e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld69b0722e/alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312008422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312008507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312008520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312008588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008679 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312008679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312008758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312008758 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1063 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1095 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1127 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1159 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1191 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1223 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1255 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1287 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1319 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1351 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1383 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1415 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1447 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1479 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1511 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1543 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1575 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1607 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1639 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1671 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1703 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1735 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1767 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1799 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1831 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1863 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1895 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1927 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1959 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1991 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2023 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2055 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2599 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2631 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2663 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2695 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2727 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2759 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2791 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2823 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2855 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2887 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2919 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2951 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 2983 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3015 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3047 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3079 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3207 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3239 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3271 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3303 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3335 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[4\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf" 167 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[5\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf" 199 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[6\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf" 231 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[7\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf" 263 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[8\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo\|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf" 295 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312010595 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671312010595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671312010595 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 3111 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312011604 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671312011604 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671312011604 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 1031 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 999 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 967 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 935 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 903 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 871 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 839 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 807 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 775 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 743 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 711 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 679 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 647 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 615 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 583 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 551 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\] " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo\|scfifo:system_t4_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf" 519 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017408 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671312017408 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671312017408 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671312017651 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017651 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671312017651 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017653 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017653 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312017653 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671312017653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312017688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system_t4:u0\|system_t4_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671312017688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_0qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312017767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312017767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312017910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312017910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671312017910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312017980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312017980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312018275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018276 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671312018276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_2 " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312018750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_2 " "Instantiated megafunction \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018750 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671312018750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s5n " "Found entity 1: shift_taps_s5n" {  } { { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_s5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312018811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312018811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312018954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312018954 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671312018954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312019030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312019030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312019092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t4:u0\|system_t4_nios2_gen2_0:nios2_gen2_0\|system_t4_nios2_gen2_0_cpu:cpu\|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312019092 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671312019092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312019175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312019175 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_2\|shift_taps_s5n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_2\|shift_taps_s5n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 309 2 0 } } { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_s5n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 281 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 311 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 341 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 371 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 401 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 431 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 461 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf" 491 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 279 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 309 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 339 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 369 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 399 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a13 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a13\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 429 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a14 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a14\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 459 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a15 " "Synthesized away node \"system_t4:u0\|system_t4_sgdma_0:sgdma_0\|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain\|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a15\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf" 489 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t4/system_t4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v" 171 0 0 } } { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312019341 "|lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671312019341 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671312019341 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1671312020711 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1671312020711 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1671312020785 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1671312020785 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1671312020785 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1671312020785 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1671312020786 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671312020812 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system_t4/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system_t4/submodules/system_t4_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v" 1460 -1 0 } } { "db/ip/system_t4/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 6740 -1 0 } } { "db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 2278 -1 0 } } { "db/ip/system_t4/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v" 3564 -1 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf" 39 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf" 42 2 0 } } { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_s5n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671312021088 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671312021088 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ds_seg\[4\] GND " "Pin \"ds_seg\[4\]\" is stuck at GND" {  } { { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671312023644 "|lecture_4|ds_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds_seg\[5\] GND " "Pin \"ds_seg\[5\]\" is stuck at GND" {  } { { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671312023644 "|lecture_4|ds_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds_seg\[6\] GND " "Pin \"ds_seg\[6\]\" is stuck at GND" {  } { { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671312023644 "|lecture_4|ds_seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds_seg\[7\] GND " "Pin \"ds_seg\[7\]\" is stuck at GND" {  } { { "lecture_4.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671312023644 "|lecture_4|ds_seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671312023644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312023989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "244 " "244 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671312027680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312028020 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671312028433 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671312028433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312028635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.map.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312029583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671312032055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671312032055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5738 " "Implemented 5738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671312032696 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671312032696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5483 " "Implemented 5483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671312032696 ""} { "Info" "ICUT_CUT_TM_RAMS" "231 " "Implemented 231 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671312032696 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1671312032696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671312032696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671312032779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 00:20:32 2022 " "Processing ended: Sun Dec 18 00:20:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671312032779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671312032779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671312032779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671312032779 ""}
