INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/cordic_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_0_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 24 bits [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/cordic_0_tb.sv:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_0
