

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Mon Apr 22 22:21:22 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.192|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        28|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         7|          6|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|        28|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	40  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i2)
	12  / (!tmp_i2)
4 --> 
	11  / (exitcond_i3)
	5  / (!exitcond_i3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	3  / true
12 --> 
	13  / (!exitcond_i6)
	43  / (exitcond_i6)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	12  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / (tmp & !exitcond_i)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	43  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bias_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 71 'read' 'bias_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 72 'read' 'kernel_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 73 'read' 'kernel_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 74 'read' 'input_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%input_ndim_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 75 'read' 'input_ndim_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 76 'read' 'output_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_3, 3" [WebModel.c:9]   --->   Operation 77 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %3" [WebModel.c:9]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.99ns)   --->   "%tmp_3 = add i64 %input_ndim_read_3, -1" [WebModel.c:29]   --->   Operation 79 'add' 'tmp_3' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.2([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_3)" [WebModel.c:34]   --->   Operation 80 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_62 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_3, i32 1, i32 63)" [WebModel.c:12]   --->   Operation 81 'partselect' 'tmp_62' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_62, 0" [WebModel.c:12]   --->   Operation 82 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [WebModel.c:13]   --->   Operation 83 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [WebModel.c:13]   --->   Operation 84 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [WebModel.c:18]   --->   Operation 85 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [WebModel.c:18]   --->   Operation 86 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.2([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_3)" [WebModel.c:34]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (1.35ns)   --->   "br label %4" [WebModel.c:228->WebModel.c:35]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%i_i1 = phi i64 [ 0, %3 ], [ %i_25, %6 ]"   --->   Operation 89 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.34ns)   --->   "%tmp_i2 = icmp ult i64 %i_i1, %output_numel_read_2" [WebModel.c:228->WebModel.c:35]   --->   Operation 90 'icmp' 'tmp_i2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %.preheader.i.preheader, label %k2c_bias_add.exit.preheader" [WebModel.c:228->WebModel.c:35]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %i_i1 to i16" [WebModel.c:228->WebModel.c:35]   --->   Operation 92 'trunc' 'tmp_63' <Predicate = (tmp_i2)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.35ns)   --->   "br label %.preheader.i" [WebModel.c:230->WebModel.c:35]   --->   Operation 93 'br' <Predicate = (tmp_i2)> <Delay = 1.35>
ST_3 : Operation 94 [1/1] (1.35ns)   --->   "br label %k2c_bias_add.exit" [WebModel.c:52->WebModel.c:39]   --->   Operation 94 'br' <Predicate = (!tmp_i2)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 95 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.34ns)   --->   "%exitcond_i3 = icmp eq i64 %j_i, %bias_numel_read_2" [WebModel.c:230->WebModel.c:35]   --->   Operation 96 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.99ns)   --->   "%j = add i64 %j_i, 1" [WebModel.c:230->WebModel.c:35]   --->   Operation 97 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %6, label %5" [WebModel.c:230->WebModel.c:35]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %j_i to i16" [WebModel.c:230->WebModel.c:35]   --->   Operation 99 'trunc' 'tmp_64' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [26000 x float]* %bias_array, i64 0, i64 %j_i" [WebModel.c:232->WebModel.c:35]   --->   Operation 100 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 101 'load' 'bias_array_load' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_4 : Operation 102 [1/1] (1.84ns)   --->   "%tmp_i_27 = add i16 %tmp_64, %tmp_63" [WebModel.c:232->WebModel.c:35]   --->   Operation 102 'add' 'tmp_i_27' <Predicate = (!exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i16 %tmp_i_27 to i64" [WebModel.c:232->WebModel.c:35]   --->   Operation 103 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [26000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [WebModel.c:232->WebModel.c:35]   --->   Operation 104 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond_i3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 105 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 105 'load' 'bias_array_load' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_5 : Operation 106 [2/2] (2.77ns)   --->   "%output_array_load_1 = load float* %output_array_addr_1, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 106 'load' 'output_array_load_1' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 6 <SV = 5> <Delay = 9.28>
ST_6 : Operation 107 [1/2] (2.77ns)   --->   "%output_array_load_1 = load float* %output_array_addr_1, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 107 'load' 'output_array_load_1' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_6 : Operation 108 [5/5] (6.51ns)   --->   "%tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 108 'fadd' 'tmp_4_i4' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 109 [4/5] (6.51ns)   --->   "%tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 109 'fadd' 'tmp_4_i4' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 110 [3/5] (6.51ns)   --->   "%tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 110 'fadd' 'tmp_4_i4' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 111 [2/5] (6.51ns)   --->   "%tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 111 'fadd' 'tmp_4_i4' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.28>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [WebModel.c:230->WebModel.c:35]   --->   Operation 112 'specregionbegin' 'tmp_17_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [WebModel.c:231->WebModel.c:35]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_10 : Operation 114 [1/5] (6.51ns)   --->   "%tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 114 'fadd' 'tmp_4_i4' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (2.77ns)   --->   "store float %tmp_4_i4, float* %output_array_addr_1, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 115 'store' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_17_i)" [WebModel.c:233->WebModel.c:35]   --->   Operation 116 'specregionend' 'empty' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.i" [WebModel.c:230->WebModel.c:35]   --->   Operation 117 'br' <Predicate = (!exitcond_i3)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.99>
ST_11 : Operation 118 [1/1] (2.99ns)   --->   "%i_25 = add i64 %i_i1, %bias_numel_read_2" [WebModel.c:228->WebModel.c:35]   --->   Operation 118 'add' 'i_25' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [WebModel.c:228->WebModel.c:35]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.15>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%i_i5 = phi i15 [ %i_52, %7 ], [ 0, %k2c_bias_add.exit.preheader ]"   --->   Operation 120 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%i_i5_cast = zext i15 %i_i5 to i64" [WebModel.c:52->WebModel.c:39]   --->   Operation 121 'zext' 'i_i5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (2.34ns)   --->   "%exitcond_i6 = icmp eq i64 %i_i5_cast, %output_numel_read_2" [WebModel.c:52->WebModel.c:39]   --->   Operation 122 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (1.82ns)   --->   "%i_52 = add i15 %i_i5, 1" [WebModel.c:52->WebModel.c:39]   --->   Operation 123 'add' 'i_52' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %k2c_sigmoid_func.exit.loopexit, label %7" [WebModel.c:52->WebModel.c:39]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%output_array_addr_2 = getelementptr [26000 x float]* %output_array, i64 0, i64 %i_i5_cast" [WebModel.c:53->WebModel.c:39]   --->   Operation 125 'getelementptr' 'output_array_addr_2' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_12 : Operation 126 [2/2] (2.77ns)   --->   "%output_array_load_2 = load float* %output_array_addr_2, align 4" [WebModel.c:53->WebModel.c:39]   --->   Operation 126 'load' 'output_array_load_2' <Predicate = (!exitcond_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %k2c_sigmoid_func.exit"   --->   Operation 127 'br' <Predicate = (exitcond_i6)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 2.77>
ST_13 : Operation 128 [1/2] (2.77ns)   --->   "%output_array_load_2 = load float* %output_array_addr_2, align 4" [WebModel.c:53->WebModel.c:39]   --->   Operation 128 'load' 'output_array_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 14 <SV = 5> <Delay = 7.85>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_to_int_i9 = bitcast float %output_array_load_2 to i32" [WebModel.c:53->WebModel.c:39]   --->   Operation 129 'bitcast' 'tmp_to_int_i9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.80ns)   --->   "%tmp_neg_i1 = xor i32 %tmp_to_int_i9, -2147483648" [WebModel.c:53->WebModel.c:39]   --->   Operation 130 'xor' 'tmp_neg_i1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_i1 = bitcast i32 %tmp_neg_i1 to float" [WebModel.c:53->WebModel.c:39]   --->   Operation 131 'bitcast' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [8/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 132 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.04>
ST_15 : Operation 133 [7/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 133 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 7> <Delay = 7.04>
ST_16 : Operation 134 [6/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 134 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.04>
ST_17 : Operation 135 [5/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 135 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 9> <Delay = 7.04>
ST_18 : Operation 136 [4/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 136 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.04>
ST_19 : Operation 137 [3/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 137 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.04>
ST_20 : Operation 138 [2/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 138 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 12> <Delay = 7.04>
ST_21 : Operation 139 [1/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [WebModel.c:53->WebModel.c:39]   --->   Operation 139 'fexp' 'tmp_4_i1' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.51>
ST_22 : Operation 140 [5/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [WebModel.c:53->WebModel.c:39]   --->   Operation 140 'fadd' 'tmp_5_i1' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.51>
ST_23 : Operation 141 [4/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [WebModel.c:53->WebModel.c:39]   --->   Operation 141 'fadd' 'tmp_5_i1' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.51>
ST_24 : Operation 142 [3/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [WebModel.c:53->WebModel.c:39]   --->   Operation 142 'fadd' 'tmp_5_i1' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.51>
ST_25 : Operation 143 [2/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [WebModel.c:53->WebModel.c:39]   --->   Operation 143 'fadd' 'tmp_5_i1' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.51>
ST_26 : Operation 144 [1/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [WebModel.c:53->WebModel.c:39]   --->   Operation 144 'fadd' 'tmp_5_i1' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 7.20>
ST_27 : Operation 145 [12/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 145 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 7.20>
ST_28 : Operation 146 [11/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 146 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 7.20>
ST_29 : Operation 147 [10/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 147 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 21> <Delay = 7.20>
ST_30 : Operation 148 [9/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 148 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 7.20>
ST_31 : Operation 149 [8/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 149 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 7.20>
ST_32 : Operation 150 [7/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 150 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 7.20>
ST_33 : Operation 151 [6/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 151 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 7.20>
ST_34 : Operation 152 [5/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 152 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 7.20>
ST_35 : Operation 153 [4/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 153 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 7.20>
ST_36 : Operation 154 [3/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 154 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 7.20>
ST_37 : Operation 155 [2/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 155 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 7.20>
ST_38 : Operation 156 [1/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [WebModel.c:53->WebModel.c:39]   --->   Operation 156 'fdiv' 'tmp_6_i1' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 2.77>
ST_39 : Operation 157 [1/1] (2.77ns)   --->   "store float %tmp_6_i1, float* %output_array_addr_2, align 4" [WebModel.c:53->WebModel.c:39]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_39 : Operation 158 [1/1] (0.00ns)   --->   "br label %k2c_bias_add.exit" [WebModel.c:52->WebModel.c:39]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 1> <Delay = 2.58>
ST_40 : Operation 159 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [WebModel.c:13]   --->   Operation 159 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_40 : Operation 160 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [WebModel.c:12]   --->   Operation 160 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 161 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [WebModel.c:18]   --->   Operation 161 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_40 : Operation 162 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [WebModel.c:19]   --->   Operation 162 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 163 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [WebModel.c:19]   --->   Operation 163 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 41 <SV = 2> <Delay = 8.60>
ST_41 : Operation 164 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [WebModel.c:19]   --->   Operation 164 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_41 : Operation 165 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [WebModel.c:20]   --->   Operation 165 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 166 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [WebModel.c:21]   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 3> <Delay = 8.60>
ST_42 : Operation 167 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [WebModel.c:20]   --->   Operation 167 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [WebModel.c:21]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 169 [1/1] (1.35ns)   --->   "br label %1" [WebModel.c:52->WebModel.c:26]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.35>

State 43 <SV = 4> <Delay = 3.15>
ST_43 : Operation 170 [1/1] (0.00ns)   --->   "%i_i = phi i15 [ 0, %_ifconv ], [ %i, %2 ]"   --->   Operation 170 'phi' 'i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_43 : Operation 171 [1/1] (0.00ns)   --->   "%i_i_cast = zext i15 %i_i to i64" [WebModel.c:52->WebModel.c:26]   --->   Operation 171 'zext' 'i_i_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_43 : Operation 172 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %i_i_cast, %outsize" [WebModel.c:52->WebModel.c:26]   --->   Operation 172 'icmp' 'exitcond_i' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 173 [1/1] (1.82ns)   --->   "%i = add i15 %i_i, 1" [WebModel.c:52->WebModel.c:26]   --->   Operation 173 'add' 'i' <Predicate = (tmp)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %k2c_sigmoid_func.exit.loopexit10, label %2" [WebModel.c:52->WebModel.c:26]   --->   Operation 174 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_43 : Operation 175 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [26000 x float]* %output_array, i64 0, i64 %i_i_cast" [WebModel.c:53->WebModel.c:26]   --->   Operation 175 'getelementptr' 'output_array_addr' <Predicate = (tmp & !exitcond_i)> <Delay = 0.00>
ST_43 : Operation 176 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [WebModel.c:53->WebModel.c:26]   --->   Operation 176 'load' 'output_array_load' <Predicate = (tmp & !exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_43 : Operation 177 [1/1] (0.00ns)   --->   "br label %k2c_sigmoid_func.exit"   --->   Operation 177 'br' <Predicate = (tmp & exitcond_i)> <Delay = 0.00>
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "ret void" [WebModel.c:41]   --->   Operation 178 'ret' <Predicate = (!tmp) | (exitcond_i)> <Delay = 0.00>

State 44 <SV = 5> <Delay = 2.77>
ST_44 : Operation 179 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [WebModel.c:53->WebModel.c:26]   --->   Operation 179 'load' 'output_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 45 <SV = 6> <Delay = 7.85>
ST_45 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_to_int_i = bitcast float %output_array_load to i32" [WebModel.c:53->WebModel.c:26]   --->   Operation 180 'bitcast' 'tmp_to_int_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 181 [1/1] (0.80ns)   --->   "%tmp_neg_i = xor i32 %tmp_to_int_i, -2147483648" [WebModel.c:53->WebModel.c:26]   --->   Operation 181 'xor' 'tmp_neg_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_i = bitcast i32 %tmp_neg_i to float" [WebModel.c:53->WebModel.c:26]   --->   Operation 182 'bitcast' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 183 [8/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 183 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 7> <Delay = 7.04>
ST_46 : Operation 184 [7/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 184 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 8> <Delay = 7.04>
ST_47 : Operation 185 [6/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 185 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 9> <Delay = 7.04>
ST_48 : Operation 186 [5/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 186 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 10> <Delay = 7.04>
ST_49 : Operation 187 [4/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 187 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 11> <Delay = 7.04>
ST_50 : Operation 188 [3/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 188 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 12> <Delay = 7.04>
ST_51 : Operation 189 [2/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 189 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 13> <Delay = 7.04>
ST_52 : Operation 190 [1/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [WebModel.c:53->WebModel.c:26]   --->   Operation 190 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 14> <Delay = 6.51>
ST_53 : Operation 191 [5/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [WebModel.c:53->WebModel.c:26]   --->   Operation 191 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 15> <Delay = 6.51>
ST_54 : Operation 192 [4/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [WebModel.c:53->WebModel.c:26]   --->   Operation 192 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 16> <Delay = 6.51>
ST_55 : Operation 193 [3/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [WebModel.c:53->WebModel.c:26]   --->   Operation 193 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 17> <Delay = 6.51>
ST_56 : Operation 194 [2/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [WebModel.c:53->WebModel.c:26]   --->   Operation 194 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 18> <Delay = 6.51>
ST_57 : Operation 195 [1/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [WebModel.c:53->WebModel.c:26]   --->   Operation 195 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 19> <Delay = 7.20>
ST_58 : Operation 196 [12/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 196 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 20> <Delay = 7.20>
ST_59 : Operation 197 [11/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 197 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 21> <Delay = 7.20>
ST_60 : Operation 198 [10/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 198 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 22> <Delay = 7.20>
ST_61 : Operation 199 [9/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 199 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 23> <Delay = 7.20>
ST_62 : Operation 200 [8/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 200 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 24> <Delay = 7.20>
ST_63 : Operation 201 [7/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 201 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 25> <Delay = 7.20>
ST_64 : Operation 202 [6/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 202 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 26> <Delay = 7.20>
ST_65 : Operation 203 [5/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 203 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 27> <Delay = 7.20>
ST_66 : Operation 204 [4/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 204 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 28> <Delay = 7.20>
ST_67 : Operation 205 [3/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 205 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 29> <Delay = 7.20>
ST_68 : Operation 206 [2/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 206 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 30> <Delay = 7.20>
ST_69 : Operation 207 [1/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [WebModel.c:53->WebModel.c:26]   --->   Operation 207 'fdiv' 'tmp_6_i' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 31> <Delay = 2.77>
ST_70 : Operation 208 [1/1] (2.77ns)   --->   "store float %tmp_6_i, float* %output_array_addr, align 4" [WebModel.c:53->WebModel.c:26]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_70 : Operation 209 [1/1] (0.00ns)   --->   "br label %1" [WebModel.c:52->WebModel.c:26]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.15ns
The critical path consists of the following:
	'icmp' operation ('tmp', WebModel.c:9) [20]  (2.34 ns)
	blocking operation 0.809 ns on control path)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', WebModel.c:228->WebModel.c:35) [27]  (1.35 ns)

 <State 3>: 3.15ns
The critical path consists of the following:
	'icmp' operation ('tmp_i2', WebModel.c:228->WebModel.c:35) [28]  (2.34 ns)
	blocking operation 0.809 ns on control path)

 <State 4>: 3.15ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i3', WebModel.c:230->WebModel.c:35) [35]  (2.34 ns)
	blocking operation 0.809 ns on control path)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('bias_array_load', WebModel.c:232->WebModel.c:35) on array 'bias_array' [43]  (2.77 ns)

 <State 6>: 9.29ns
The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' [47]  (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) [48]  (6.51 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) [48]  (6.51 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) [48]  (6.51 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) [48]  (6.51 ns)

 <State 10>: 9.29ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) [48]  (6.51 ns)
	'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' [49]  (2.77 ns)

 <State 11>: 3ns
The critical path consists of the following:
	'add' operation ('i', WebModel.c:228->WebModel.c:35) [53]  (3 ns)

 <State 12>: 3.15ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i6', WebModel.c:52->WebModel.c:39) [60]  (2.34 ns)
	blocking operation 0.809 ns on control path)

 <State 13>: 2.77ns
The critical path consists of the following:
	'load' operation ('output_array_load_2', WebModel.c:53->WebModel.c:39) on array 'output_array' [65]  (2.77 ns)

 <State 14>: 7.86ns
The critical path consists of the following:
	'xor' operation ('tmp_neg_i1', WebModel.c:53->WebModel.c:39) [67]  (0.809 ns)
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 15>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 16>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 17>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 18>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 19>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 20>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 21>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i1', WebModel.c:53->WebModel.c:39) [69]  (7.05 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i1', WebModel.c:53->WebModel.c:39) [70]  (6.51 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i1', WebModel.c:53->WebModel.c:39) [70]  (6.51 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i1', WebModel.c:53->WebModel.c:39) [70]  (6.51 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i1', WebModel.c:53->WebModel.c:39) [70]  (6.51 ns)

 <State 26>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i1', WebModel.c:53->WebModel.c:39) [70]  (6.51 ns)

 <State 27>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 28>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 29>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 30>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 31>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 32>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 33>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 34>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 35>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 36>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 37>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 38>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i1', WebModel.c:53->WebModel.c:39) [71]  (7.21 ns)

 <State 39>: 2.77ns
The critical path consists of the following:
	'store' operation (WebModel.c:53->WebModel.c:39) of variable 'tmp_6_i1', WebModel.c:53->WebModel.c:39 on array 'output_array' [72]  (2.77 ns)

 <State 40>: 2.59ns
The critical path consists of the following:
	'load' operation ('outrows', WebModel.c:13) on array 'input_shape' [80]  (1.75 ns)
	'select' operation ('outrows1', WebModel.c:12) [81]  (0.831 ns)

 <State 41>: 8.61ns
The critical path consists of the following:
	'mul' operation ('outsize', WebModel.c:20) [86]  (8.61 ns)

 <State 42>: 8.61ns
The critical path consists of the following:
	'mul' operation ('outsize', WebModel.c:20) [86]  (8.61 ns)

 <State 43>: 3.15ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i', WebModel.c:52->WebModel.c:26) [92]  (2.34 ns)
	blocking operation 0.809 ns on control path)

 <State 44>: 2.77ns
The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:53->WebModel.c:26) on array 'output_array' [97]  (2.77 ns)

 <State 45>: 7.86ns
The critical path consists of the following:
	'xor' operation ('tmp_neg_i', WebModel.c:53->WebModel.c:26) [99]  (0.809 ns)
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 46>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 47>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 48>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 49>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 50>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 51>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 52>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', WebModel.c:53->WebModel.c:26) [101]  (7.05 ns)

 <State 53>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', WebModel.c:53->WebModel.c:26) [102]  (6.51 ns)

 <State 54>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', WebModel.c:53->WebModel.c:26) [102]  (6.51 ns)

 <State 55>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', WebModel.c:53->WebModel.c:26) [102]  (6.51 ns)

 <State 56>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', WebModel.c:53->WebModel.c:26) [102]  (6.51 ns)

 <State 57>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', WebModel.c:53->WebModel.c:26) [102]  (6.51 ns)

 <State 58>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 59>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 60>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 61>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 62>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 63>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 64>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 65>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 66>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 67>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 68>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 69>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6_i', WebModel.c:53->WebModel.c:26) [103]  (7.21 ns)

 <State 70>: 2.77ns
The critical path consists of the following:
	'store' operation (WebModel.c:53->WebModel.c:26) of variable 'tmp_6_i', WebModel.c:53->WebModel.c:26 on array 'output_array' [104]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
