Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 16:01:34 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MyMotorControl_timing_summary_routed.rpt -pb MyMotorControl_timing_summary_routed.pb -rpx MyMotorControl_timing_summary_routed.rpx -warn_on_violation
| Design       : MyMotorControl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instMyModuleCounter/auxCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.275        0.000                      0                   20        0.393        0.000                      0                   20        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.275        0.000                      0                   20        0.393        0.000                      0                   20        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.958ns (52.892%)  route 1.744ns (47.108%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  instMyModuleCounter/auxCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    instMyModuleCounter/auxCount0_carry__1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  instMyModuleCounter/auxCount0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.704    instMyModuleCounter/auxCount0_carry__2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.923 r  instMyModuleCounter/auxCount0_carry__3/O[0]
                         net (fo=1, routed)           0.781     8.704    instMyModuleCounter/data0[17]
    SLICE_X3Y132         LUT6 (Prop_lut6_I5_O)        0.295     8.999 r  instMyModuleCounter/auxCount[17]_i_1/O
                         net (fo=1, routed)           0.000     8.999    instMyModuleCounter/auxCount[17]
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[17]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y132         FDCE (Setup_fdce_C_D)        0.031    15.274    instMyModuleCounter/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.949ns (54.586%)  route 1.622ns (45.415%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  instMyModuleCounter/auxCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    instMyModuleCounter/auxCount0_carry__1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.902 r  instMyModuleCounter/auxCount0_carry__2/O[3]
                         net (fo=1, routed)           0.658     8.561    instMyModuleCounter/data0[16]
    SLICE_X3Y131         LUT6 (Prop_lut6_I5_O)        0.307     8.868 r  instMyModuleCounter/auxCount[16]_i_1/O
                         net (fo=1, routed)           0.000     8.868    instMyModuleCounter/auxCount[16]
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.579    15.001    instMyModuleCounter/CLK
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[16]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y131         FDCE (Setup_fdce_C_D)        0.031    15.272    instMyModuleCounter/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.956ns (54.878%)  route 1.608ns (45.122%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  instMyModuleCounter/auxCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    instMyModuleCounter/auxCount0_carry__1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.910 r  instMyModuleCounter/auxCount0_carry__2/O[1]
                         net (fo=1, routed)           0.645     8.556    instMyModuleCounter/data0[14]
    SLICE_X3Y130         LUT6 (Prop_lut6_I5_O)        0.306     8.862 r  instMyModuleCounter/auxCount[14]_i_1/O
                         net (fo=1, routed)           0.000     8.862    instMyModuleCounter/auxCount[14]
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.578    15.000    instMyModuleCounter/CLK
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[14]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y130         FDCE (Setup_fdce_C_D)        0.031    15.271    instMyModuleCounter/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 2.073ns (58.562%)  route 1.467ns (41.438%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  instMyModuleCounter/auxCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    instMyModuleCounter/auxCount0_carry__1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  instMyModuleCounter/auxCount0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.704    instMyModuleCounter/auxCount0_carry__2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.027 r  instMyModuleCounter/auxCount0_carry__3/O[1]
                         net (fo=1, routed)           0.504     8.531    instMyModuleCounter/data0[18]
    SLICE_X3Y132         LUT6 (Prop_lut6_I5_O)        0.306     8.837 r  instMyModuleCounter/auxCount[18]_i_1/O
                         net (fo=1, routed)           0.000     8.837    instMyModuleCounter/auxCount[18]
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[18]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y132         FDCE (Setup_fdce_C_D)        0.031    15.274    instMyModuleCounter/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.724ns (49.417%)  route 1.765ns (50.583%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.689 r  instMyModuleCounter/auxCount0_carry__1/O[0]
                         net (fo=1, routed)           0.802     8.491    instMyModuleCounter/data0[9]
    SLICE_X1Y130         LUT6 (Prop_lut6_I5_O)        0.295     8.786 r  instMyModuleCounter/auxCount[9]_i_1/O
                         net (fo=1, routed)           0.000     8.786    instMyModuleCounter/auxCount[9]
    SLICE_X1Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.578    15.000    instMyModuleCounter/CLK
    SLICE_X1Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[9]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y130         FDCE (Setup_fdce_C_D)        0.029    15.269    instMyModuleCounter/auxCount_reg[9]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.832ns (53.047%)  route 1.622ns (46.953%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.785 r  instMyModuleCounter/auxCount0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.444    instMyModuleCounter/data0[12]
    SLICE_X3Y130         LUT6 (Prop_lut6_I5_O)        0.307     8.751 r  instMyModuleCounter/auxCount[12]_i_1/O
                         net (fo=1, routed)           0.000     8.751    instMyModuleCounter/auxCount[12]
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.578    15.000    instMyModuleCounter/CLK
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[12]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y130         FDCE (Setup_fdce_C_D)        0.031    15.271    instMyModuleCounter/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.607ns (46.885%)  route 1.821ns (53.115%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.572 r  instMyModuleCounter/auxCount0_carry__0/O[0]
                         net (fo=1, routed)           0.857     8.430    instMyModuleCounter/data0[5]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.295     8.725 r  instMyModuleCounter/auxCount[5]_i_1/O
                         net (fo=1, routed)           0.000     8.725    instMyModuleCounter/auxCount[5]
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.578    15.000    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[5]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y129         FDCE (Setup_fdce_C_D)        0.029    15.269    instMyModuleCounter/auxCount_reg[5]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.937ns (27.767%)  route 2.437ns (72.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 f  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.778     6.531    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X3Y128         LUT4 (Prop_lut4_I1_O)        0.149     6.680 r  instMyModuleCounter/auxCount[19]_i_2/O
                         net (fo=19, routed)          1.659     8.340    instMyModuleCounter/auxCount[19]_i_2_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.332     8.672 r  instMyModuleCounter/auxCount[19]_i_1/O
                         net (fo=1, routed)           0.000     8.672    instMyModuleCounter/auxCount[19]
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[19]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y132         FDCE (Setup_fdce_C_D)        0.032    15.275    instMyModuleCounter/auxCount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.867ns (56.128%)  route 1.459ns (43.872%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.695     5.297    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  instMyModuleCounter/auxCount_reg[1]/Q
                         net (fo=3, routed)           0.963     6.716    instMyModuleCounter/auxCount_reg_n_0_[1]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.353 r  instMyModuleCounter/auxCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    instMyModuleCounter/auxCount0_carry_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  instMyModuleCounter/auxCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    instMyModuleCounter/auxCount0_carry__0_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  instMyModuleCounter/auxCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    instMyModuleCounter/auxCount0_carry__1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.826 r  instMyModuleCounter/auxCount0_carry__2/O[2]
                         net (fo=1, routed)           0.496     8.323    instMyModuleCounter/data0[15]
    SLICE_X3Y131         LUT6 (Prop_lut6_I5_O)        0.301     8.624 r  instMyModuleCounter/auxCount[15]_i_1/O
                         net (fo=1, routed)           0.000     8.624    instMyModuleCounter/auxCount[15]
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.579    15.001    instMyModuleCounter/CLK
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[15]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y131         FDCE (Setup_fdce_C_D)        0.029    15.270    instMyModuleCounter/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 instMyModuleCounter/auxCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.704ns (21.225%)  route 2.613ns (78.775%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.698     5.300    instMyModuleCounter/CLK
    SLICE_X1Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.456     5.756 f  instMyModuleCounter/auxCount_reg[0]/Q
                         net (fo=4, routed)           1.429     7.185    instMyModuleCounter/auxCount_reg_n_0_[0]
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.309 r  instMyModuleCounter/auxCount[19]_i_4/O
                         net (fo=19, routed)          1.184     8.493    instMyModuleCounter/auxCount[19]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     8.617 r  instMyModuleCounter/auxCount[4]_i_1/O
                         net (fo=1, routed)           0.000     8.617    instMyModuleCounter/auxCount[4]
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piClk (IN)
                         net (fo=0)                   0.000    10.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.577    14.999    instMyModuleCounter/CLK
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[4]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y128         FDCE (Setup_fdce_C_D)        0.031    15.270    instMyModuleCounter/auxCount_reg[4]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.296%)  route 0.268ns (53.704%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.508    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  instMyModuleCounter/auxCount_reg[5]/Q
                         net (fo=2, routed)           0.124     1.773    instMyModuleCounter/auxCount_reg_n_0_[5]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  instMyModuleCounter/auxCount[19]_i_6/O
                         net (fo=20, routed)          0.144     1.962    instMyModuleCounter/auxCount[19]_i_6_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I4_O)        0.045     2.007 r  instMyModuleCounter/auxCount[9]_i_1/O
                         net (fo=1, routed)           0.000     2.007    instMyModuleCounter/auxCount[9]
    SLICE_X1Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.026    instMyModuleCounter/CLK
    SLICE_X1Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[9]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.091     1.614    instMyModuleCounter/auxCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.850%)  route 0.273ns (54.150%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.509    instMyModuleCounter/CLK
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  instMyModuleCounter/auxCount_reg[11]/Q
                         net (fo=3, routed)           0.145     1.795    instMyModuleCounter/auxCount_reg_n_0_[11]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  instMyModuleCounter/auxCount[19]_i_5/O
                         net (fo=19, routed)          0.128     1.968    instMyModuleCounter/auxCount[19]_i_5_n_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I3_O)        0.045     2.013 r  instMyModuleCounter/auxCount[14]_i_1/O
                         net (fo=1, routed)           0.000     2.013    instMyModuleCounter/auxCount[14]
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.026    instMyModuleCounter/CLK
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[14]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.092     1.601    instMyModuleCounter/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.118%)  route 0.305ns (56.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.508    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  instMyModuleCounter/auxCount_reg[5]/Q
                         net (fo=2, routed)           0.124     1.773    instMyModuleCounter/auxCount_reg_n_0_[5]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  instMyModuleCounter/auxCount[19]_i_6/O
                         net (fo=20, routed)          0.181     1.999    instMyModuleCounter/auxCount[19]_i_6_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  instMyModuleCounter/auxCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.044    instMyModuleCounter/auxCount[7]
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.025    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[7]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y129         FDCE (Hold_fdce_C_D)         0.092     1.600    instMyModuleCounter/auxCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.302ns (55.598%)  route 0.241ns (44.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.507    instMyModuleCounter/CLK
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  instMyModuleCounter/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.145     1.793    instMyModuleCounter/auxCount_reg_n_0_[2]
    SLICE_X3Y128         LUT4 (Prop_lut4_I0_O)        0.049     1.842 r  instMyModuleCounter/auxCount[19]_i_2/O
                         net (fo=19, routed)          0.096     1.939    instMyModuleCounter/auxCount[19]_i_2_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.112     2.051 r  instMyModuleCounter/auxCount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.051    instMyModuleCounter/auxCount[4]
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    instMyModuleCounter/CLK
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[4]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X3Y128         FDCE (Hold_fdce_C_D)         0.092     1.599    instMyModuleCounter/auxCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.361ns (63.451%)  route 0.208ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.508    instMyModuleCounter/CLK
    SLICE_X1Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  instMyModuleCounter/auxCount_reg[8]/Q
                         net (fo=3, routed)           0.108     1.758    instMyModuleCounter/auxCount_reg_n_0_[8]
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.867 r  instMyModuleCounter/auxCount0_carry__0/O[3]
                         net (fo=1, routed)           0.100     1.966    instMyModuleCounter/data0[8]
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.111     2.077 r  instMyModuleCounter/auxCount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.077    instMyModuleCounter/auxCount[8]
    SLICE_X1Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.025    instMyModuleCounter/CLK
    SLICE_X1Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[8]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.091     1.599    instMyModuleCounter/auxCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.507    instMyModuleCounter/CLK
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  instMyModuleCounter/auxCount_reg[3]/Q
                         net (fo=3, routed)           0.065     1.713    instMyModuleCounter/auxCount_reg_n_0_[3]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  instMyModuleCounter/auxCount0_carry/O[2]
                         net (fo=1, routed)           0.161     1.985    instMyModuleCounter/data0[3]
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.108     2.093 r  instMyModuleCounter/auxCount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.093    instMyModuleCounter/auxCount[3]
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    instMyModuleCounter/CLK
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[3]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X3Y128         FDCE (Hold_fdce_C_D)         0.092     1.599    instMyModuleCounter/auxCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.132%)  route 0.375ns (61.868%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.508    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  instMyModuleCounter/auxCount_reg[5]/Q
                         net (fo=2, routed)           0.124     1.773    instMyModuleCounter/auxCount_reg_n_0_[5]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  instMyModuleCounter/auxCount[19]_i_6/O
                         net (fo=20, routed)          0.251     2.069    instMyModuleCounter/auxCount[19]_i_6_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I4_O)        0.045     2.114 r  instMyModuleCounter/auxCount[10]_i_1/O
                         net (fo=1, routed)           0.000     2.114    instMyModuleCounter/auxCount[10]
    SLICE_X1Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.026    instMyModuleCounter/CLK
    SLICE_X1Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[10]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.092     1.615    instMyModuleCounter/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.231ns (38.051%)  route 0.376ns (61.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.509    instMyModuleCounter/CLK
    SLICE_X3Y130         FDCE                                         r  instMyModuleCounter/auxCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  instMyModuleCounter/auxCount_reg[11]/Q
                         net (fo=3, routed)           0.145     1.795    instMyModuleCounter/auxCount_reg_n_0_[11]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  instMyModuleCounter/auxCount[19]_i_5/O
                         net (fo=19, routed)          0.231     2.072    instMyModuleCounter/auxCount[19]_i_5_n_0
    SLICE_X3Y131         LUT6 (Prop_lut6_I3_O)        0.045     2.117 r  instMyModuleCounter/auxCount[15]_i_1/O
                         net (fo=1, routed)           0.000     2.117    instMyModuleCounter/auxCount[15]
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    instMyModuleCounter/CLK
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[15]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y131         FDCE (Hold_fdce_C_D)         0.091     1.615    instMyModuleCounter/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.302ns (49.587%)  route 0.307ns (50.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.507    instMyModuleCounter/CLK
    SLICE_X3Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  instMyModuleCounter/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.145     1.793    instMyModuleCounter/auxCount_reg_n_0_[2]
    SLICE_X3Y128         LUT4 (Prop_lut4_I0_O)        0.049     1.842 r  instMyModuleCounter/auxCount[19]_i_2/O
                         net (fo=19, routed)          0.162     2.004    instMyModuleCounter/auxCount[19]_i_2_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.112     2.116 r  instMyModuleCounter/auxCount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.116    instMyModuleCounter/auxCount[1]
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    instMyModuleCounter/CLK
    SLICE_X1Y128         FDCE                                         r  instMyModuleCounter/auxCount_reg[1]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.091     1.612    instMyModuleCounter/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 instMyModuleCounter/auxCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instMyModuleCounter/auxCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.231ns (37.154%)  route 0.391ns (62.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.508    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  instMyModuleCounter/auxCount_reg[5]/Q
                         net (fo=2, routed)           0.124     1.773    instMyModuleCounter/auxCount_reg_n_0_[5]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  instMyModuleCounter/auxCount[19]_i_6/O
                         net (fo=20, routed)          0.267     2.085    instMyModuleCounter/auxCount[19]_i_6_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I4_O)        0.045     2.130 r  instMyModuleCounter/auxCount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.130    instMyModuleCounter/auxCount[6]
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.025    instMyModuleCounter/CLK
    SLICE_X3Y129         FDCE                                         r  instMyModuleCounter/auxCount_reg[6]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y129         FDCE (Hold_fdce_C_D)         0.092     1.600    instMyModuleCounter/auxCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.530    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piClk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y132    dirSelM1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y132    dirSelM1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    dirSelM2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    dirSelM2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y132    powerSelM1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y132    powerSelM1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    powerSelM2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    powerSelM2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131    instMyModuleCounter/auxCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y132    powerSelM1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y132    powerSelM1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y132    dirSelM1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y132    dirSelM2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y132    powerSelM1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y132    powerSelM1_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            poPowerM1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.799ns  (logic 5.402ns (42.208%)  route 7.397ns (57.792%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.628     5.144    instMyPWM1/AR[0]
    SLICE_X0Y130         LUT5 (Prop_lut5_I4_O)        0.152     5.296 r  instMyPWM1/poPowerM1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.769     9.066    poPowerM1_OBUF
    R15                  OBUF (Prop_obuf_I_O)         3.734    12.799 r  poPowerM1_OBUF_inst/O
                         net (fo=0)                   0.000    12.799    poPowerM1
    R15                                                               r  poPowerM1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            poPowerM2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.072ns  (logic 5.174ns (42.859%)  route 6.898ns (57.141%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.202     4.718    instMyPWM2/AR[0]
    SLICE_X0Y130         LUT5 (Prop_lut5_I4_O)        0.124     4.842 r  instMyPWM2/poPowerM2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.697     8.538    poPowerM2_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.072 r  poPowerM2_OBUF_inst/O
                         net (fo=0)                   0.000    12.072    poPowerM2
    P15                                                               r  poPowerM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM1/powerCount_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.485ns  (logic 1.516ns (33.812%)  route 2.968ns (66.188%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          2.968     4.485    instMyPWM1/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM1/powerCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM1/powerCount_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.485ns  (logic 1.516ns (33.812%)  route 2.968ns (66.188%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          2.968     4.485    instMyPWM1/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM1/powerCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM2/powerCount_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.485ns  (logic 1.516ns (33.812%)  route 2.968ns (66.188%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          2.968     4.485    instMyPWM2/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM2/powerCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM2/powerCount_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.485ns  (logic 1.516ns (33.812%)  route 2.968ns (66.188%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          2.968     4.485    instMyPWM2/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM2/powerCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM2/powerCount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM2/powerCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.649ns  (logic 0.609ns (36.942%)  route 1.040ns (63.058%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM2/powerCount_reg[0]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instMyPWM2/powerCount_reg[0]/Q
                         net (fo=3, routed)           0.516     0.972    instMyPWM2/powerCount__0[0]
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.153     1.125 r  instMyPWM2/powerCount/O
                         net (fo=1, routed)           0.524     1.649    instMyPWM2/powerCount_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM2/powerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM1/powerCount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM1/powerCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM1/powerCount_reg[0]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instMyPWM1/powerCount_reg[0]/Q
                         net (fo=3, routed)           0.672     1.128    instMyPWM1/powerCount__0[0]
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.124     1.252 r  instMyPWM1/powerCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.252    instMyPWM1/powerCount[0]_i_1_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM1/powerCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM1/powerCount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM1/powerCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.249ns  (logic 0.580ns (46.436%)  route 0.669ns (53.564%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM1/powerCount_reg[0]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instMyPWM1/powerCount_reg[0]/Q
                         net (fo=3, routed)           0.669     1.125    instMyPWM1/powerCount__0[0]
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.124     1.249 r  instMyPWM1/powerCount/O
                         net (fo=1, routed)           0.000     1.249    instMyPWM1/powerCount_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM1/powerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM2/powerCount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM2/powerCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.580ns (53.258%)  route 0.509ns (46.742%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM2/powerCount_reg[0]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instMyPWM2/powerCount_reg[0]/Q
                         net (fo=3, routed)           0.509     0.965    instMyPWM2/powerCount__0[0]
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.124     1.089 r  instMyPWM2/powerCount[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.089    instMyPWM2/powerCount[0]_i_1__0_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM2/powerCount_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instMyPWM2/powerCount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM2/powerCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM2/powerCount_reg[0]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  instMyPWM2/powerCount_reg[0]/Q
                         net (fo=3, routed)           0.172     0.313    instMyPWM2/powerCount__0[0]
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     0.358 r  instMyPWM2/powerCount[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    instMyPWM2/powerCount[0]_i_1__0_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM2/powerCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM1/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM1/powerCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM1/powerCount_reg[1]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instMyPWM1/powerCount_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    instMyPWM1/powerCount__0[1]
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  instMyPWM1/powerCount/O
                         net (fo=1, routed)           0.000     0.359    instMyPWM1/powerCount_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM1/powerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM1/powerCount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM1/powerCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM1/powerCount_reg[0]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  instMyPWM1/powerCount_reg[0]/Q
                         net (fo=3, routed)           0.236     0.377    instMyPWM1/powerCount__0[0]
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     0.422 r  instMyPWM1/powerCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.422    instMyPWM1/powerCount[0]_i_1_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM1/powerCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM2/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instMyPWM2/powerCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.232ns (45.280%)  route 0.280ns (54.720%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM2/powerCount_reg[1]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  instMyPWM2/powerCount_reg[1]/Q
                         net (fo=2, routed)           0.107     0.235    instMyPWM2/powerCount__0[1]
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.104     0.339 r  instMyPWM2/powerCount/O
                         net (fo=1, routed)           0.174     0.512    instMyPWM2/powerCount_n_0
    SLICE_X0Y130         FDCE                                         r  instMyPWM2/powerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM1/powerCount_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.284ns (17.234%)  route 1.363ns (82.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          1.363     1.647    instMyPWM1/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM1/powerCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM1/powerCount_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.284ns (17.234%)  route 1.363ns (82.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          1.363     1.647    instMyPWM1/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM1/powerCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM2/powerCount_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.284ns (17.234%)  route 1.363ns (82.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          1.363     1.647    instMyPWM2/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM2/powerCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyPWM2/powerCount_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.284ns (17.234%)  route 1.363ns (82.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          1.363     1.647    instMyPWM2/AR[0]
    SLICE_X0Y130         FDCE                                         f  instMyPWM2/powerCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM2/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            poPowerM2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.460ns (52.238%)  route 1.335ns (47.762%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM2/powerCount_reg[1]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  instMyPWM2/powerCount_reg[1]/Q
                         net (fo=2, routed)           0.107     0.235    instMyPWM2/powerCount__0[1]
    SLICE_X0Y130         LUT5 (Prop_lut5_I2_O)        0.098     0.333 r  instMyPWM2/poPowerM2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.229     1.561    poPowerM2_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.796 r  poPowerM2_OBUF_inst/O
                         net (fo=0)                   0.000     2.796    poPowerM2
    P15                                                               r  poPowerM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instMyPWM1/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            poPowerM1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.478ns (51.018%)  route 1.419ns (48.982%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE                         0.000     0.000 r  instMyPWM1/powerCount_reg[1]/C
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  instMyPWM1/powerCount_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    instMyPWM1/powerCount__0[1]
    SLICE_X0Y130         LUT5 (Prop_lut5_I2_O)        0.042     0.356 r  instMyPWM1/poPowerM1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.246     1.602    poPowerM1_OBUF
    R15                  OBUF (Prop_obuf_I_O)         1.295     2.897 r  poPowerM1_OBUF_inst/O
                         net (fo=0)                   0.000     2.897    poPowerM1
    R15                                                               r  poPowerM1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dirSelM1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 4.029ns (44.407%)  route 5.043ns (55.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.820 r  dirSelM1_reg[0]/Q
                         net (fo=1, routed)           5.043    10.864    poDirM1_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.374 r  poDirM1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.374    poDirM1[0]
    J5                                                                r  poDirM1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 4.048ns (45.138%)  route 4.920ns (54.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.820 r  dirSelM1_reg[1]/Q
                         net (fo=1, routed)           4.920    10.740    poDirM1_OBUF[1]
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.270 r  poDirM1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.270    poDirM1[1]
    H5                                                                r  poDirM1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 powerSelM1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poPowerM1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.308ns (48.902%)  route 4.501ns (51.098%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    piClk_IBUF_BUFG
    SLICE_X1Y132         FDCE                                         r  powerSelM1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.456     5.758 r  powerSelM1_reg[0]/Q
                         net (fo=1, routed)           0.732     6.490    instMyPWM1/Q[0]
    SLICE_X0Y130         LUT5 (Prop_lut5_I1_O)        0.118     6.608 r  instMyPWM1/poPowerM1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.769    10.378    poPowerM1_OBUF
    R15                  OBUF (Prop_obuf_I_O)         3.734    14.112 r  poPowerM1_OBUF_inst/O
                         net (fo=0)                   0.000    14.112    poPowerM1
    R15                                                               r  poPowerM1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 powerSelM2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poPowerM2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.114ns (46.911%)  route 4.655ns (53.089%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.456     5.758 r  powerSelM2_reg[1]/Q
                         net (fo=1, routed)           0.959     6.717    instMyPWM2/Q[1]
    SLICE_X0Y130         LUT5 (Prop_lut5_I3_O)        0.124     6.841 r  instMyPWM2/poPowerM2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.697    10.538    poPowerM2_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.071 r  poPowerM2_OBUF_inst/O
                         net (fo=0)                   0.000    14.071    poPowerM2
    P15                                                               r  poPowerM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.000ns (46.162%)  route 4.665ns (53.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.456     5.758 r  dirSelM2_reg[1]/Q
                         net (fo=1, routed)           4.665    10.424    poDirM2_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.968 r  poDirM2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.968    poDirM2[1]
    E1                                                                r  poDirM2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 3.991ns (46.113%)  route 4.664ns (53.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.456     5.758 r  dirSelM2_reg[0]/Q
                         net (fo=1, routed)           4.664    10.422    poDirM2_OBUF[0]
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.957 r  poDirM2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.957    poDirM2[0]
    G4                                                                r  poDirM2[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 powerSelM1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poPowerM1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.482ns (50.496%)  route 1.453ns (49.504%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    piClk_IBUF_BUFG
    SLICE_X1Y132         FDCE                                         r  powerSelM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  powerSelM1_reg[1]/Q
                         net (fo=1, routed)           0.206     1.859    instMyPWM1/Q[1]
    SLICE_X0Y130         LUT5 (Prop_lut5_I3_O)        0.046     1.905 r  instMyPWM1/poPowerM1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.246     3.151    poPowerM1_OBUF
    R15                  OBUF (Prop_obuf_I_O)         1.295     4.446 r  poPowerM1_OBUF_inst/O
                         net (fo=0)                   0.000     4.446    poPowerM1
    R15                                                               r  poPowerM1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 powerSelM2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poPowerM2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.420ns (48.336%)  route 1.518ns (51.664%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  powerSelM2_reg[0]/Q
                         net (fo=1, routed)           0.290     1.942    instMyPWM2/Q[0]
    SLICE_X0Y130         LUT5 (Prop_lut5_I1_O)        0.045     1.987 r  instMyPWM2/poPowerM2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.229     3.216    poPowerM2_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.450 r  poPowerM2_OBUF_inst/O
                         net (fo=0)                   0.000     4.450    poPowerM2
    P15                                                               r  poPowerM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.377ns (43.824%)  route 1.765ns (56.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  dirSelM2_reg[0]/Q
                         net (fo=1, routed)           1.765     3.417    poDirM2_OBUF[0]
    G4                   OBUF (Prop_obuf_I_O)         1.236     4.653 r  poDirM2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.653    poDirM2[0]
    G4                                                                r  poDirM2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.386ns (43.814%)  route 1.777ns (56.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  dirSelM2_reg[1]/Q
                         net (fo=1, routed)           1.777     3.430    poDirM2_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.245     4.675 r  poDirM2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.675    poDirM2[1]
    E1                                                                r  poDirM2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.395ns (42.307%)  route 1.902ns (57.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  dirSelM1_reg[1]/Q
                         net (fo=1, routed)           1.902     3.577    poDirM1_OBUF[1]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.808 r  poDirM1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.808    poDirM1[1]
    H5                                                                r  poDirM1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirSelM1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poDirM1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.329ns  (logic 1.376ns (41.323%)  route 1.953ns (58.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  dirSelM1_reg[0]/Q
                         net (fo=1, routed)           1.953     3.629    poDirM1_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.841 r  poDirM1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.841    poDirM1[0]
    J5                                                                r  poDirM1[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piDirSel
                            (input port)
  Destination:            dirSelM1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 1.611ns (27.521%)  route 4.244ns (72.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  piDirSel (IN)
                         net (fo=0)                   0.000     0.000    piDirSel
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  piDirSel_IBUF_inst/O
                         net (fo=3, routed)           3.108     4.595    piDirSel_IBUF
    SLICE_X0Y132         LUT1 (Prop_lut1_I0_O)        0.124     4.719 r  dirSelM1[1]_i_2/O
                         net (fo=2, routed)           1.136     5.855    dirSelM2[1]
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[1]/C

Slack:                    inf
  Source:                 piDirSel
                            (input port)
  Destination:            dirSelM2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.611ns (29.879%)  route 3.782ns (70.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  piDirSel (IN)
                         net (fo=0)                   0.000     0.000    piDirSel
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  piDirSel_IBUF_inst/O
                         net (fo=3, routed)           3.108     4.595    piDirSel_IBUF
    SLICE_X0Y132         LUT1 (Prop_lut1_I0_O)        0.124     4.719 r  dirSelM1[1]_i_2/O
                         net (fo=2, routed)           0.674     5.393    dirSelM2[1]
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[1]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            dirSelM1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.516ns (28.238%)  route 3.854ns (71.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.854     5.370    piRst_IBUF
    SLICE_X2Y132         FDCE                                         f  dirSelM1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[0]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            dirSelM1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.516ns (28.238%)  route 3.854ns (71.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.854     5.370    piRst_IBUF
    SLICE_X2Y132         FDCE                                         f  dirSelM1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[1]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.516ns (28.238%)  route 3.854ns (71.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.854     5.370    instMyModuleCounter/AR[0]
    SLICE_X3Y132         FDCE                                         f  instMyModuleCounter/auxCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[13]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.516ns (28.238%)  route 3.854ns (71.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.854     5.370    instMyModuleCounter/AR[0]
    SLICE_X3Y132         FDCE                                         f  instMyModuleCounter/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[17]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.516ns (28.238%)  route 3.854ns (71.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.854     5.370    instMyModuleCounter/AR[0]
    SLICE_X3Y132         FDCE                                         f  instMyModuleCounter/auxCount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[18]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.516ns (28.238%)  route 3.854ns (71.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.854     5.370    instMyModuleCounter/AR[0]
    SLICE_X3Y132         FDCE                                         f  instMyModuleCounter/auxCount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581     5.003    instMyModuleCounter/CLK
    SLICE_X3Y132         FDCE                                         r  instMyModuleCounter/auxCount_reg[19]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.516ns (29.050%)  route 3.704ns (70.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.704     5.220    instMyModuleCounter/AR[0]
    SLICE_X3Y131         FDCE                                         f  instMyModuleCounter/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.579     5.001    instMyModuleCounter/CLK
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[15]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.516ns (29.050%)  route 3.704ns (70.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          3.704     5.220    instMyModuleCounter/AR[0]
    SLICE_X3Y131         FDCE                                         f  instMyModuleCounter/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.579     5.001    instMyModuleCounter/CLK
    SLICE_X3Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piPowerSel[0]
                            (input port)
  Destination:            powerSelM1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.277ns (23.327%)  route 0.910ns (76.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piPowerSel[0] (IN)
                         net (fo=0)                   0.000     0.000    piPowerSel[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piPowerSel_IBUF[0]_inst/O
                         net (fo=2, routed)           0.910     1.187    piPowerSel_IBUF[0]
    SLICE_X1Y132         FDCE                                         r  powerSelM1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X1Y132         FDCE                                         r  powerSelM1_reg[0]/C

Slack:                    inf
  Source:                 piPowerSel[0]
                            (input port)
  Destination:            powerSelM2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.277ns (22.400%)  route 0.959ns (77.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piPowerSel[0] (IN)
                         net (fo=0)                   0.000     0.000    piPowerSel[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piPowerSel_IBUF[0]_inst/O
                         net (fo=2, routed)           0.959     1.236    piPowerSel_IBUF[0]
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[0]/C

Slack:                    inf
  Source:                 piPowerSel[1]
                            (input port)
  Destination:            powerSelM1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.309ns (23.886%)  route 0.984ns (76.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piPowerSel[1] (IN)
                         net (fo=0)                   0.000     0.000    piPowerSel[1]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  piPowerSel_IBUF[1]_inst/O
                         net (fo=2, routed)           0.984     1.293    piPowerSel_IBUF[1]
    SLICE_X1Y132         FDCE                                         r  powerSelM1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X1Y132         FDCE                                         r  powerSelM1_reg[1]/C

Slack:                    inf
  Source:                 piPowerSel[1]
                            (input port)
  Destination:            powerSelM2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.309ns (22.772%)  route 1.047ns (77.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piPowerSel[1] (IN)
                         net (fo=0)                   0.000     0.000    piPowerSel[1]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  piPowerSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.047     1.356    piPowerSel_IBUF[1]
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[1]/C

Slack:                    inf
  Source:                 piDirSel
                            (input port)
  Destination:            dirSelM2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.255ns (17.778%)  route 1.180ns (82.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  piDirSel (IN)
                         net (fo=0)                   0.000     0.000    piDirSel
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  piDirSel_IBUF_inst/O
                         net (fo=3, routed)           1.180     1.435    piDirSel_IBUF
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[0]/C

Slack:                    inf
  Source:                 piDirSel
                            (input port)
  Destination:            dirSelM1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.255ns (16.823%)  route 1.261ns (83.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  piDirSel (IN)
                         net (fo=0)                   0.000     0.000    piDirSel
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  piDirSel_IBUF_inst/O
                         net (fo=3, routed)           1.261     1.517    piDirSel_IBUF
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  dirSelM1_reg[0]/C

Slack:                    inf
  Source:                 piRst
                            (input port)
  Destination:            instMyModuleCounter/auxCount_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.284ns (18.400%)  route 1.259ns (81.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  piRst (IN)
                         net (fo=0)                   0.000     0.000    piRst
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 f  piRst_IBUF_inst/O
                         net (fo=34, routed)          1.259     1.543    instMyModuleCounter/AR[0]
    SLICE_X1Y131         FDCE                                         f  instMyModuleCounter/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    instMyModuleCounter/CLK
    SLICE_X1Y131         FDCE                                         r  instMyModuleCounter/auxCount_reg[0]/C

Slack:                    inf
  Source:                 piSet
                            (input port)
  Destination:            dirSelM2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.347ns (22.383%)  route 1.203ns (77.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  piSet (IN)
                         net (fo=0)                   0.000     0.000    piSet
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  piSet_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.709    piSet_IBUF
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.045     0.754 r  dirSelM2[1]_i_1/O
                         net (fo=4, routed)           0.797     1.551    powerSelM2
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[0]/C

Slack:                    inf
  Source:                 piSet
                            (input port)
  Destination:            dirSelM2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.347ns (22.383%)  route 1.203ns (77.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  piSet (IN)
                         net (fo=0)                   0.000     0.000    piSet
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  piSet_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.709    piSet_IBUF
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.045     0.754 r  dirSelM2[1]_i_1/O
                         net (fo=4, routed)           0.797     1.551    powerSelM2
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  dirSelM2_reg[1]/C

Slack:                    inf
  Source:                 piSet
                            (input port)
  Destination:            powerSelM2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.347ns (22.383%)  route 1.203ns (77.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  piSet (IN)
                         net (fo=0)                   0.000     0.000    piSet
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  piSet_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.709    piSet_IBUF
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.045     0.754 r  dirSelM2[1]_i_1/O
                         net (fo=4, routed)           0.797     1.551    powerSelM2
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piClk (IN)
                         net (fo=0)                   0.000     0.000    piClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piClk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    piClk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  powerSelM2_reg[0]/C





