// Seed: 3834640146
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1 ps
module module_0 (
    output tri id_0,
    input tri id_1,
    input id_2,
    output tri0 id_3
);
  assign id_0[1 : ""] = 1;
  assign id_3[1] = 1;
  assign id_0 = id_1[1'b0];
  logic id_4, id_5;
  logic id_6;
  assign id_6 = id_6;
endmodule
