Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep 14 20:47:59 2021
| Host         : DESKTOP-C647D4G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: egg_ctl_inst/score_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_inst/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_inst/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mad_ghost_inst/time_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                 2613        0.116        0.000                      0                 2613        4.500        0.000                       0                  1006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.410        0.000                      0                 1924        0.116        0.000                      0                 1924        4.500        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.880        0.000                      0                  689        1.090        0.000                      0                  689  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst_2/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.689ns (28.141%)  route 6.867ns (71.859%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.558     5.079    yoshi_sprite_inst_2/clk
    SLICE_X31Y15         FDCE                                         r  yoshi_sprite_inst_2/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  yoshi_sprite_inst_2/s_y_reg_reg[3]/Q
                         net (fo=54, routed)          0.932     6.467    yoshi_sprite_inst_2/Q[3]
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.150     6.617 r  yoshi_sprite_inst_2/sel_i_115/O
                         net (fo=10, routed)          0.794     7.411    yoshi_sprite_inst_2/sel_i_115_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.328     7.739 r  yoshi_sprite_inst_2/sel_i_145/O
                         net (fo=2, routed)           0.596     8.335    yoshi_sprite_inst_2/sel_i_145_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.459 r  yoshi_sprite_inst_2/sel_i_81/O
                         net (fo=1, routed)           0.620     9.079    yoshi_sprite_inst_2/sel_i_81_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.544 f  yoshi_sprite_inst_2/sel_i_53/CO[1]
                         net (fo=3, routed)           0.741    10.285    torso_on2
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.329    10.614 f  rgb_reg[11]_i_209/O
                         net (fo=1, routed)           0.495    11.110    vga_timing_inst/rgb_reg[11]_i_38
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.234 f  vga_timing_inst/rgb_reg[11]_i_102/O
                         net (fo=2, routed)           0.467    11.701    yoshi_sprite_inst/rgb_reg[0]_i_7
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.825 f  yoshi_sprite_inst/rgb_reg[11]_i_38/O
                         net (fo=13, routed)          0.955    12.780    yoshi_sprite_inst/sel_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  yoshi_sprite_inst/rgb_reg[11]_i_15/O
                         net (fo=24, routed)          0.856    13.760    yoshi_sprite_inst/sel_2
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.117    13.877 r  yoshi_sprite_inst/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.409    14.287    yoshi_sprite_inst/rgb_reg[8]_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I2_O)        0.348    14.635 r  yoshi_sprite_inst/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.635    yoshi_sprite_inst_n_152
    SLICE_X11Y12         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.447    14.788    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.032    15.045    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst_2/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 2.472ns (26.261%)  route 6.941ns (73.739%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.558     5.079    yoshi_sprite_inst_2/clk
    SLICE_X31Y15         FDCE                                         r  yoshi_sprite_inst_2/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  yoshi_sprite_inst_2/s_y_reg_reg[3]/Q
                         net (fo=54, routed)          0.932     6.467    yoshi_sprite_inst_2/Q[3]
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.150     6.617 r  yoshi_sprite_inst_2/sel_i_115/O
                         net (fo=10, routed)          0.794     7.411    yoshi_sprite_inst_2/sel_i_115_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.328     7.739 r  yoshi_sprite_inst_2/sel_i_145/O
                         net (fo=2, routed)           0.596     8.335    yoshi_sprite_inst_2/sel_i_145_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.459 r  yoshi_sprite_inst_2/sel_i_81/O
                         net (fo=1, routed)           0.620     9.079    yoshi_sprite_inst_2/sel_i_81_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.544 r  yoshi_sprite_inst_2/sel_i_53/CO[1]
                         net (fo=3, routed)           0.741    10.285    torso_on2
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.329    10.614 r  rgb_reg[11]_i_209/O
                         net (fo=1, routed)           0.495    11.110    vga_timing_inst/rgb_reg[11]_i_38
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.234 r  vga_timing_inst/rgb_reg[11]_i_102/O
                         net (fo=2, routed)           0.467    11.701    yoshi_sprite_inst/rgb_reg[0]_i_7
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.825 r  yoshi_sprite_inst/rgb_reg[11]_i_38/O
                         net (fo=13, routed)          0.955    12.780    yoshi_sprite_inst/sel_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.124    12.904 r  yoshi_sprite_inst/rgb_reg[11]_i_15/O
                         net (fo=24, routed)          0.908    13.812    yoshi_sprite_inst/sel_2
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.936 r  yoshi_sprite_inst/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.433    14.369    vga_timing_inst/rgb_reg_reg[5]_1
    SLICE_X11Y10         LUT6 (Prop_lut6_I4_O)        0.124    14.493 r  vga_timing_inst/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.493    vga_timing_inst_n_186
    SLICE_X11Y10         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.449    14.790    clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.029    15.044    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 2.698ns (29.466%)  route 6.458ns (70.534%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.701    14.243    game_ctl_inst/timeout_next
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.442    14.783    game_ctl_inst/clk
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.818    game_ctl_inst/timeout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 2.698ns (29.466%)  route 6.458ns (70.534%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.701    14.243    game_ctl_inst/timeout_next
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.442    14.783    game_ctl_inst/clk
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[1]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.818    game_ctl_inst/timeout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 2.698ns (29.466%)  route 6.458ns (70.534%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.701    14.243    game_ctl_inst/timeout_next
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.442    14.783    game_ctl_inst/clk
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[6]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.818    game_ctl_inst/timeout_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 2.698ns (29.466%)  route 6.458ns (70.534%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.701    14.243    game_ctl_inst/timeout_next
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.442    14.783    game_ctl_inst/clk
    SLICE_X33Y11         FDCE                                         r  game_ctl_inst/timeout_reg_reg[7]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.818    game_ctl_inst/timeout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.698ns (29.465%)  route 6.459ns (70.535%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.702    14.243    game_ctl_inst/timeout_next
    SLICE_X32Y10         FDCE                                         r  game_ctl_inst/timeout_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443    14.784    game_ctl_inst/clk
    SLICE_X32Y10         FDCE                                         r  game_ctl_inst/timeout_reg_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.819    game_ctl_inst/timeout_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.698ns (29.465%)  route 6.459ns (70.535%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.702    14.243    game_ctl_inst/timeout_next
    SLICE_X32Y10         FDCE                                         r  game_ctl_inst/timeout_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443    14.784    game_ctl_inst/clk
    SLICE_X32Y10         FDCE                                         r  game_ctl_inst/timeout_reg_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.819    game_ctl_inst/timeout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst_2/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 2.675ns (28.505%)  route 6.709ns (71.495%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.558     5.079    yoshi_sprite_inst_2/clk
    SLICE_X31Y15         FDCE                                         r  yoshi_sprite_inst_2/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  yoshi_sprite_inst_2/s_y_reg_reg[3]/Q
                         net (fo=54, routed)          0.932     6.467    yoshi_sprite_inst_2/Q[3]
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.150     6.617 r  yoshi_sprite_inst_2/sel_i_115/O
                         net (fo=10, routed)          0.794     7.411    yoshi_sprite_inst_2/sel_i_115_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.328     7.739 r  yoshi_sprite_inst_2/sel_i_145/O
                         net (fo=2, routed)           0.596     8.335    yoshi_sprite_inst_2/sel_i_145_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.459 r  yoshi_sprite_inst_2/sel_i_81/O
                         net (fo=1, routed)           0.620     9.079    yoshi_sprite_inst_2/sel_i_81_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.544 f  yoshi_sprite_inst_2/sel_i_53/CO[1]
                         net (fo=3, routed)           0.741    10.285    torso_on2
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.329    10.614 f  rgb_reg[11]_i_209/O
                         net (fo=1, routed)           0.495    11.110    vga_timing_inst/rgb_reg[11]_i_38
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.234 f  vga_timing_inst/rgb_reg[11]_i_102/O
                         net (fo=2, routed)           0.467    11.701    yoshi_sprite_inst/rgb_reg[0]_i_7
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.825 f  yoshi_sprite_inst/rgb_reg[11]_i_38/O
                         net (fo=13, routed)          0.955    12.780    yoshi_sprite_inst/sel_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  yoshi_sprite_inst/rgb_reg[11]_i_15/O
                         net (fo=24, routed)          0.554    13.458    yoshi_sprite_inst/sel_2
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.577 r  yoshi_sprite_inst/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.555    14.132    vga_timing_inst/rgb_reg_reg[2]_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.332    14.464 r  vga_timing_inst/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.464    vga_timing_inst_n_184
    SLICE_X11Y11         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.448    14.789    clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)        0.029    15.043    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 yoshi_sprite_inst/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 2.698ns (29.696%)  route 6.387ns (70.304%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.565     5.086    yoshi_sprite_inst/clk
    SLICE_X33Y5          FDCE                                         r  yoshi_sprite_inst/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  yoshi_sprite_inst/s_y_reg_reg[0]/Q
                         net (fo=85, routed)          1.397     6.940    yoshi_sprite_inst/s_y_reg_reg[9]_0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  yoshi_sprite_inst/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.685     7.748    yoshi_sprite_inst/s_y_reg_reg[4]_2
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.118     7.866 r  yoshi_sprite_inst/collision_time_reg[27]_i_111__0/O
                         net (fo=12, routed)          0.779     8.645    yoshi_sprite_inst/s_y_reg_reg[8]_2
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.326     8.971 r  yoshi_sprite_inst/collision_time_reg[27]_i_153/O
                         net (fo=1, routed)           0.000     8.971    yoshi_sprite_inst/collision_time_reg[27]_i_153_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.428 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_54/CO[1]
                         net (fo=2, routed)           0.818    10.245    yoshi_sprite_inst/collision_ctl_inst/collide425_in
    SLICE_X41Y13         LUT4 (Prop_lut4_I1_O)        0.329    10.574 r  yoshi_sprite_inst/collision_time_reg[27]_i_217/O
                         net (fo=1, routed)           0.263    10.837    yoshi_sprite_inst/collision_time_reg[27]_i_217_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.961 r  yoshi_sprite_inst/collision_time_reg[27]_i_80/O
                         net (fo=1, routed)           0.574    11.536    yoshi_sprite_inst/collision_time_reg[27]_i_80_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.660 r  yoshi_sprite_inst/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.540    12.200    yoshi_sprite_inst/collision_time_reg[27]_i_27_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  yoshi_sprite_inst/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.324    yoshi_sprite_inst/collision_time_reg[27]_i_12_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.541 r  yoshi_sprite_inst/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.701    13.242    game_ctl_inst/collision
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.299    13.541 r  game_ctl_inst/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.631    14.172    game_ctl_inst/timeout_next
    SLICE_X35Y14         FDPE                                         r  game_ctl_inst/timeout_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.439    14.780    game_ctl_inst/clk
    SLICE_X35Y14         FDPE                                         r  game_ctl_inst/timeout_reg_reg[16]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X35Y14         FDPE (Setup_fdpe_C_CE)      -0.205    14.800    game_ctl_inst/timeout_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.190ns (39.011%)  route 0.297ns (60.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=42, routed)          0.297     1.880    game_ctl_inst/game_state_reg[1]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.049     1.929 r  game_ctl_inst/timeout_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.929    game_ctl_inst/timeout_reg[5]_i_1_n_0
    SLICE_X33Y12         FDCE                                         r  game_ctl_inst/timeout_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.828     1.955    game_ctl_inst/clk
    SLICE_X33Y12         FDCE                                         r  game_ctl_inst/timeout_reg_reg[5]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X33Y12         FDCE (Hold_fdce_C_D)         0.107     1.813    game_ctl_inst/timeout_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.506%)  route 0.297ns (61.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=42, routed)          0.297     1.880    game_ctl_inst/game_state_reg[1]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.925 r  game_ctl_inst/timeout_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.925    game_ctl_inst/timeout_reg[4]_i_1_n_0
    SLICE_X33Y12         FDCE                                         r  game_ctl_inst/timeout_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.828     1.955    game_ctl_inst/clk
    SLICE_X33Y12         FDCE                                         r  game_ctl_inst/timeout_reg_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X33Y12         FDCE (Hold_fdce_C_D)         0.092     1.798    game_ctl_inst/timeout_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.566     1.449    uart_ctl_inst/uart_write_inst/uart_transmitter_inst/clk
    SLICE_X9Y3           FDRE                                         r  uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.087     1.677    uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg_n_0_[4]
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.048     1.725 r  uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.725    uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg[3]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.836     1.963    uart_ctl_inst/uart_write_inst/uart_transmitter_inst/clk
    SLICE_X8Y3           FDRE                                         r  uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.131     1.593    uart_ctl_inst/uart_write_inst/uart_transmitter_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.190ns (37.797%)  route 0.313ns (62.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=42, routed)          0.313     1.896    game_ctl_inst/game_state_reg[1]
    SLICE_X35Y14         LUT3 (Prop_lut3_I2_O)        0.049     1.945 r  game_ctl_inst/timeout_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.945    game_ctl_inst/timeout_reg[25]_i_1_n_0
    SLICE_X35Y14         FDCE                                         r  game_ctl_inst/timeout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.826     1.953    game_ctl_inst/clk
    SLICE_X35Y14         FDCE                                         r  game_ctl_inst/timeout_reg_reg[25]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.107     1.811    game_ctl_inst/timeout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_ctl_inst/timeout_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.298%)  route 0.313ns (62.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=42, routed)          0.313     1.896    game_ctl_inst/game_state_reg[1]
    SLICE_X35Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  game_ctl_inst/timeout_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.941    game_ctl_inst/timeout_reg[17]_i_1_n_0
    SLICE_X35Y14         FDCE                                         r  game_ctl_inst/timeout_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.826     1.953    game_ctl_inst/clk
    SLICE_X35Y14         FDCE                                         r  game_ctl_inst/timeout_reg_reg[17]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.092     1.796    game_ctl_inst/timeout_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 draw_score_inst/bcd_converter_inst/bcd_1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_score_inst/decode_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.554     1.437    draw_score_inst/bcd_converter_inst/clk
    SLICE_X9Y23          FDCE                                         r  draw_score_inst/bcd_converter_inst/bcd_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  draw_score_inst/bcd_converter_inst/bcd_1_reg_reg[2]/Q
                         net (fo=6, routed)           0.122     1.700    draw_score_inst/bcd_converter_inst/bcd1[2]
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.745 r  draw_score_inst/bcd_converter_inst/decode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.745    draw_score_inst/decode_next[2]
    SLICE_X10Y22         FDCE                                         r  draw_score_inst/decode_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    draw_score_inst/clk
    SLICE_X10Y22         FDCE                                         r  draw_score_inst/decode_reg_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.121     1.593    draw_score_inst/decode_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_ctl_inst/uart_read_inst/uart_receiver_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/dir_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.730%)  route 0.093ns (33.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.581     1.464    uart_ctl_inst/uart_read_inst/uart_receiver_inst/clk
    SLICE_X59Y25         FDRE                                         r  uart_ctl_inst/uart_read_inst/uart_receiver_inst/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart_ctl_inst/uart_read_inst/uart_receiver_inst/dout_reg[1]/Q
                         net (fo=6, routed)           0.093     1.698    uart_ctl_inst/uart_read_inst/uart_receiver_inst/RX_data[1]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  uart_ctl_inst/uart_read_inst/uart_receiver_inst/dir_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.743    yoshi_sprite_inst_2/dir_reg_reg_0
    SLICE_X58Y25         FDPE                                         r  yoshi_sprite_inst_2/dir_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.848     1.975    yoshi_sprite_inst_2/clk
    SLICE_X58Y25         FDPE                                         r  yoshi_sprite_inst_2/dir_reg_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y25         FDPE (Hold_fdpe_C_D)         0.092     1.569    yoshi_sprite_inst_2/dir_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 controller/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.593     1.476    controller/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  controller/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  controller/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.113     1.730    controller/p_0_in[5]
    SLICE_X6Y3           FDRE                                         r  controller/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.864     1.991    controller/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  controller/keycode_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.063     1.555    controller/keycode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 yoshi_sprite_inst/FSM_sequential_state_reg_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/walk_t_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.392%)  route 0.135ns (41.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.567     1.450    yoshi_sprite_inst/clk
    SLICE_X15Y1          FDCE                                         r  yoshi_sprite_inst/FSM_sequential_state_reg_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  yoshi_sprite_inst/FSM_sequential_state_reg_y_reg[0]/Q
                         net (fo=98, routed)          0.135     1.726    yoshi_sprite_inst/state_reg_y[0]
    SLICE_X14Y1          LUT3 (Prop_lut3_I2_O)        0.048     1.774 r  yoshi_sprite_inst/walk_t_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.774    yoshi_sprite_inst/walk_t_reg[7]_i_1_n_0
    SLICE_X14Y1          FDCE                                         r  yoshi_sprite_inst/walk_t_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.837     1.964    yoshi_sprite_inst/clk
    SLICE_X14Y1          FDCE                                         r  yoshi_sprite_inst/walk_t_reg_reg[7]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.131     1.594    yoshi_sprite_inst/walk_t_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 controller/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/keycode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.594     1.477    controller/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  controller/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  controller/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.126     1.744    controller/p_0_in[4]
    SLICE_X4Y2           FDRE                                         r  controller/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.865     1.992    controller/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  controller/keycode_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.070     1.563    controller/keycode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   sel_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   sel_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   sel_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   sel_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   sel_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   sel_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   sel_1_4/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11   rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11  rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11  rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12  rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  rgb_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12   rgb_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y13  draw_end_inst/draw_end_inst/sel_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y22  egg_ctl_inst/score_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y22  egg_ctl_inst/score_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15  game_ctl_inst/FSM_sequential_game_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15  game_ctl_inst/FSM_sequential_game_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y22  mad_ghost_inst/time_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  yoshi_sprite_inst/collision_time_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y17  yoshi_sprite_inst/collision_time_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18  yoshi_sprite_inst/collision_time_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y15  yoshi_sprite_inst/collision_time_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/x_start_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 1.606ns (20.951%)  route 6.059ns (79.049%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.260    12.798    yoshi_sprite_inst/reset
    SLICE_X4Y6           FDCE                                         f  yoshi_sprite_inst/x_start_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.517    14.858    yoshi_sprite_inst/clk
    SLICE_X4Y6           FDCE                                         r  yoshi_sprite_inst/x_start_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.678    yoshi_sprite_inst/x_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/x_time_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 1.606ns (20.963%)  route 6.055ns (79.037%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.255    12.794    yoshi_sprite_inst/reset
    SLICE_X5Y6           FDCE                                         f  yoshi_sprite_inst/x_time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.517    14.858    yoshi_sprite_inst/clk
    SLICE_X5Y6           FDCE                                         r  yoshi_sprite_inst/x_time_reg_reg[12]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.678    yoshi_sprite_inst/x_time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/x_time_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.606ns (21.311%)  route 5.930ns (78.689%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.130    12.669    yoshi_sprite_inst/reset
    SLICE_X7Y8           FDCE                                         f  yoshi_sprite_inst/x_time_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.516    14.857    yoshi_sprite_inst/clk
    SLICE_X7Y8           FDCE                                         r  yoshi_sprite_inst/x_time_reg_reg[16]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    yoshi_sprite_inst/x_time_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/x_time_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.606ns (21.311%)  route 5.930ns (78.689%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.130    12.669    yoshi_sprite_inst/reset
    SLICE_X7Y8           FDCE                                         f  yoshi_sprite_inst/x_time_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.516    14.857    yoshi_sprite_inst/clk
    SLICE_X7Y8           FDCE                                         r  yoshi_sprite_inst/x_time_reg_reg[17]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    yoshi_sprite_inst/x_time_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/x_time_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.606ns (21.311%)  route 5.930ns (78.689%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.130    12.669    yoshi_sprite_inst/reset
    SLICE_X7Y8           FDCE                                         f  yoshi_sprite_inst/x_time_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.516    14.857    yoshi_sprite_inst/clk
    SLICE_X7Y8           FDCE                                         r  yoshi_sprite_inst/x_time_reg_reg[19]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    yoshi_sprite_inst/x_time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/btnU_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 1.606ns (21.519%)  route 5.857ns (78.481%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.057    12.596    yoshi_sprite_inst/reset
    SLICE_X13Y1          FDCE                                         f  yoshi_sprite_inst/btnU_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.451    14.792    yoshi_sprite_inst/clk
    SLICE_X13Y1          FDCE                                         r  yoshi_sprite_inst/btnU_reg_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.612    yoshi_sprite_inst/btnU_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/btnU_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 1.606ns (21.519%)  route 5.857ns (78.481%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.057    12.596    yoshi_sprite_inst/reset
    SLICE_X13Y1          FDCE                                         f  yoshi_sprite_inst/btnU_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.451    14.792    yoshi_sprite_inst/clk
    SLICE_X13Y1          FDCE                                         r  yoshi_sprite_inst/btnU_reg_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.612    yoshi_sprite_inst/btnU_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/btnU_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 1.606ns (21.519%)  route 5.857ns (78.481%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.057    12.596    yoshi_sprite_inst/reset
    SLICE_X13Y1          FDCE                                         f  yoshi_sprite_inst/btnU_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.451    14.792    yoshi_sprite_inst/clk
    SLICE_X13Y1          FDCE                                         r  yoshi_sprite_inst/btnU_reg_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.612    yoshi_sprite_inst/btnU_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/walk_t_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 1.606ns (21.519%)  route 5.857ns (78.481%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.057    12.596    yoshi_sprite_inst/reset
    SLICE_X12Y1          FDCE                                         f  yoshi_sprite_inst/walk_t_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.451    14.792    yoshi_sprite_inst/clk
    SLICE_X12Y1          FDCE                                         r  yoshi_sprite_inst/walk_t_reg_reg[8]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.361    14.656    yoshi_sprite_inst/walk_t_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 controller/data0/i_/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst/x_time_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.606ns (21.472%)  route 5.873ns (78.528%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  controller/data0/i_/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.015 r  controller/data0/i_/DOADO[5]
                         net (fo=2, routed)           1.029     7.043    controller/DOADO[5]
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.124     7.167 f  controller/btnU_reg[0]_i_2/O
                         net (fo=8, routed)           0.472     7.639    controller/btnU_reg[0]_i_2_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.763 f  controller/FSM_sequential_state_reg_y[2]_i_10__0/O
                         net (fo=2, routed)           1.791     9.554    game_ctl_inst/hearts_reg_reg[0]_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150     9.704 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.508    10.212    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.326    10.538 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         2.074    12.612    yoshi_sprite_inst/reset
    SLICE_X4Y8           FDCE                                         f  yoshi_sprite_inst/x_time_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.516    14.857    yoshi_sprite_inst/clk
    SLICE_X4Y8           FDCE                                         r  yoshi_sprite_inst/x_time_reg_reg[18]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    yoshi_sprite_inst/x_time_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[10]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[14]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[1]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[24]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[25]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[26]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.238%)  route 0.965ns (76.762%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.392     2.699    yoshi_sprite_inst_2/reset
    SLICE_X33Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X33Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[9]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.292ns (23.157%)  route 0.969ns (76.843%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.397     2.703    yoshi_sprite_inst_2/reset
    SLICE_X32Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X32Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[0]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_sprite_inst_2/collision_time_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.292ns (23.157%)  route 0.969ns (76.843%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.559     1.442    game_ctl_inst/clk
    SLICE_X36Y15         FDCE                                         r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  game_ctl_inst/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.335     1.918    game_ctl_inst/game_state_reg[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.044     1.962 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_6__0/O
                         net (fo=7, routed)           0.237     2.199    game_ctl_inst/game_reset
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.107     2.306 f  game_ctl_inst/FSM_sequential_state_reg_y[2]_i_2__0/O
                         net (fo=754, routed)         0.397     2.703    yoshi_sprite_inst_2/reset
    SLICE_X32Y18         FDCE                                         f  yoshi_sprite_inst_2/collision_time_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.950    yoshi_sprite_inst_2/clk
    SLICE_X32Y18         FDCE                                         r  yoshi_sprite_inst_2/collision_time_reg_reg[19]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    yoshi_sprite_inst_2/collision_time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  1.094    





