m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gshimabuko/Documents/Estagio/BCH/bitbucket/HDL/FPGA/pkg
vtrigger
!s110 1656795118
!i10b 1
!s100 hmF1ejW489?VzRHGP8bAn0
I_D4;U`h2e_1VIIZ8XK3`I0
VDg1SIo80bB@j0V0VzS_@n1
d/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/vector_hft
w1656795112
8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/vector_hft/design_blank.v
F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/vector_hft/design_blank.v
L0 36
OV;L;10.5b;63
r1
!s85 0
31
!s108 1656795118.000000
!s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/vector_hft/design_blank.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/vector_hft/design_blank.v|
!i113 1
o-work work
tCvgOpt 0
