
#include <stdio.h>
#include <stdlib.h>
#include <fcntl.h>
#include <sys/types.h>
#include <unistd.h>
#include <signal.h>
#include <sched.h>
#include <errno.h>
#include "GMS_grass_scatterer_AVX512.h"
#include "GMS_fast_pmc_access.h"
#include "GMS_timsac_iface"
#include "GMS_avx512_warmup_loops.h"

#if !defined(MALLOC_FAILED)
#define MALLOC_FAILED                                                                                           \
        printf(" %s -- _mm_malloc failed to allocate memory!! at line: %d\n", __PRETTY_FUNCTION__, __LINE__);   \
        exit(EXIT_FAILURE);
#endif


#if !defined(TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK)
#define TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(a1,a2)          \
        do {                                                      \
              __attribute__((aligned(64))) double a1[lagh+8];   \                               
              __attribute__((aligned(64))) double a2[lagh+8];   \
        } while(0)
#endif

#if !defined(TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT)
#define TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(a1,a2)              \ 
       do {                                                          \
             _mm512_stream_pd(&a1[i+0], vzf64);                   \
             _mm512_stream_pd(&a2[i+0], vzf64);                     \
             _mm512_stream_pd(&a1[i+8], vzf64);                    \
             _mm512_stream_pd(&a2[i+8], vzf64);                      \
       } while(0)
#endif


void perf_test_ComputeGrassParamEq_zmm16r4_call_scope_looped100x10000_non_instr_autocor() {

     // By Intel Intrinsic Guide (SKX CPU)
     constexpr int32_t rdtscp_latency = 42; //stored in register or precomputed at runtime.
     constexpr std::size_t alignment = 64ULL;
     constexpr int32_t n_runs = 100;
     constexpr int32_t n_samples = 10000;
     constexpr std::size_t tot_samples = reinterpret_cast<std::size_t>(n_runs*n_samples);
     const int32_t data_len = n_runs*n_samples; // Used by F77 wrapper
     char msr_file_name[64];
     //uint64_t core_counters_start[4] = {};
     //uint64_t core_counters_end[4]   = {};
     uint64_t data[4] = {};
     uint32_t regs[4] = {0x186,0x187,0x188,0x189};
     uint64_t count;
     // Measurement arrays deltas
       // Allocation of arrays containing measurements results (deltas)
     uint64_t * __restrict PMC0  = NULL;
     uint64_t * __restrict PMC1  = NULL;
     uint64_t * __restrict PMC2  = NULL;
     uint64_t * __restrict PMC3  = NULL;
     uint64_t * __restrict FCRef = NULL; // fixed counter -- reference cycles
     uint64_t * __restrict FCAct = NULL; // fixed counter -- actual cycles
     uint64_t * __restrict FCIns = NULL; // fixed counter -- retired instructions
     uint64_t * __restrict TSC   = NULL;
    // Arrays holding converted to float measurements deltas
     double * __restrict PMC0_f64  = NULL;
     double * __restrict PMC1_f64  = NULL;
     double * __restrict PMC2_f64  = NULL;
     double * __restrict PMC3_f64  = NULL;
     double * __restrict FCRef_f64 = NULL;
     double * __restrict FCAct_f64 = NULL;
     double * __restrict FCIns_f64 = NULL;
     double * __restrict TSC_f64   = NULL;
     double   * __restrict core_util   = NULL;  // core utilization
     double   * __restrict core_avg_f  = NULL; // core average frequency
     //uint64_t fix_ins_start,fix_ins_end;
     //uint64_t gen_cyc_start,gen_cyc_end;
     //uint64_t gen_ref_start,gen_ref_end;
     //uint64_t tsc_start,tsc_end;
     //uint64_t lvl2_cyc_start,lvl2_cyc_end;
     //uint64_t core_halt_delta;
     //uint64_t volatile dummy0;
     //uint64_t volatile dummy1;
     //uint64_t volatile dummy2;
     //double utilization,avg_ghz;
     uint64_t volatile PMC0_start,PMC0_end;
     uint64_t volatile PMC1_start,PMC1_end;
     uint64_t volatile PMC2_start,PMC2_end;
     uint64_t volatile PMC3_start,PMC3_end;
     uint64_t volatile FCRef_start,FCRef_end;
     uint64_t volatile FCAct_start,FCAct_end;
     uint64_t volatile FCIns_start,FCIns_end;
     uint64_t volatile TSC_start,TSC_end;
     uint64_t ref_warmup_start,ref_warmup_end;
     uint64_t lat_cpuid_start,lat_cpuid_end,cpuid_bias;
     uint64_t lat_rdpmc_start,lat_rdpmc_end,rdpmc_bias;
     uint64_t a,d,c; // dummy args for rdpmc bias.
     uint64_t dumm0,dumm1,dumm2,dumm3; // dummies for uop-caching rdpmc.
     float nominal_ghz;
     int32_t fd;
     int32_t cpu;
     int32_t chip,core;
     int32_t counter;
     int32_t core_ctr_width;
     int32_t fix_ctr_width;
     uint32_t cyc1_lo,cyc1_hi;
     uint32_t cyc2_lo,cyc2_hi;
     uint32_t cyc3_lo,cyc3_hi;
     uint32_t cyc4_lo,cyc4_hi;
     uint32_t eax,ebx,ecx,edx; // cpuid
     // Begin an allocation of measurement arrays and measurement deltas converted to double precision.
     // Not using  GMS allocation wrappers here.
     PMC0 = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==PMC0) { MALLOC_FAILED}
     PMC1 = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==PMC1) { MALLOC_FAILED}
     PMC2 = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==PMC2) { MALLOC_FAILED}
     PMC3 = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==PMC3) { MALLOC_FAILED}
     FCRef = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==FCRef) { MALLOC_FAILED}
     FCAct = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==FCAct) { MALLOC_FAILED}
     FCIns = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==FCIns) { MALLOC_FAILED}
     TSC = reinterpret_cast<uint64_t*>(_mm_malloc(tot_samples*sizeof(uint64_t),alignment));
     if(NULL==TSC)  { MALLOC_FAILED}
     // Converted to double precision deltas
     PMC0_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==PMC0_f64) { MALLOC_FAILED}
     PMC1_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==PMC1_f64) { MALLOC_FAILED}
     PMC2_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==PMC2_f64) { MALLOC_FAILED}
     PMC3_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==PMC3_f64) { MALLOC_FAILED}
     FCRef_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==FCRef_f64) { MALLOC_FAILED}
     FCAct_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==FCAct_f64) { MALLOC_FAILED}
     FCIns_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==FCIns_f64) { MALLOC_FAILED}
     TSC_f64 = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==TSC_f64)  { MALLOC_FAILED}
     core_util = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==core_util) { MALLOC_FAILED}
     core_avg_f = reinterpret_cast<double*>(_mm_malloc(tot_samples*sizeof(double),alignment));
     if(NULL==core_avg_f) { MALLOC_FAILED}
     //Initialize the results arrays
     const __m512i vzi64 = _mm512_setzero_si512();
     const __m512d vzf64 = _mm512_setzero_pd();
     _mm512_stream_si512(&PMC0[0],vzi64);
     _mm512_stream_si512(&PMC1[0],vzi64);
     _mm512_stream_si512(&PMC2[0],vzi64);
     _mm512_stream_si512(&PMC3[0],vzi64);
     _mm512_stream_si512(&FCRef[0],vzi64);
     _mm512_stream_si512(&FCAct[0],vzi64);
     _mm512_stream_si512(&FCIns[0],vzi64);
     _mm512_store_epi64(&TSC[0],vzi64);
     _mm512_stream_pd(&core_util[0],vzf64);
     _mm512_stream_pd(&core_avg_f[0],vzf64);
     if(int32_t i = 7; i != tot_samples-3; i += 32) {
     
#include "call_scope_looped_tests_zero_init_arrays_loop_body.c"

     }
     c = (1UL<<30)+1; // Fixed counter.
     // Measurement Bias calculation (ahead of any test execution phase)
       // First a dry run.
    // __asm__ __volatile__ (
     //            "CPUID\n\t"
     //            "RDTSC\n\t"
     //            "mov %%edx, %0\n\t"
     //            "mov %%eax, %1\n\t" : "=r" (cyc1_hi),"=r" (cyc1_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
     //            );
    // __asm__ __volatile__ ("cpuid" : \
	//              "=a" (eax), "=b" (ebx), "=c" (ecx), "=d" (edx) );
    //// __asm__ __volatile__ ("rdpmc" : "=a" (a), "=d" (d) : "c" (c) );
    // __asm__ __volatile__ (
    //             "CPUID\n\t"
     //            "RDTSC\n\t"
    //             "mov %%edx, %0\n\t"
     ////            "mov %%eax, %1\n\t" : "=r" (cyc2_hi),"=r" (cyc2_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
     //            );
    // Second run is less prone to random noise (IF and ID stages)
    // THis is still prone to random variation unfortunately
    // more accurate analysis may introduce unwanted cache polution
    // and prolonged execution serialization.
    
     //__asm__ __volatile__ (
     //            "CPUID\n\t"
     //            "RDTSC\n\t"
     //            "mov %%edx, %0\n\t"
     //            "mov %%eax, %1\n\t" : "=r" (cyc1_hi),"=r" (cyc1_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
     //            );
     //__asm__ __volatile__ ("cpuid" : \
	///              "=a" (eax), "=b" (ebx), "=c" (ecx), "=d" (edx) );
    // __asm__ __volatile__ (
     //            "CPUID\n\t"
     //            "RDTSC\n\t"
     //            "mov %%edx, %0\n\t"
     //            "mov %%eax, %1\n\t" : "=r" (cyc2_hi),"=r" (cyc2_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
     //            );
      // First a "dry run"
    // __asm__ __volatile__ (
     //            "CPUID\n\t"
     //            "RDTSC\n\t"
     //            "mov %%edx, %0\n\t"
     //            "mov %%eax, %1\n\t" : "=r" (cyc3_hi),"=r" (cyc3_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
     //            );
    // __asm__ __volatile__ ("rdpmc" : "=a" (a), "=d" (d) : "c" (c) );
    // __asm__ __volatile__ (
     //            "CPUID\n\t"
     //            "RDTSC\n\t"
     //            "mov %%edx, %0\n\t"
     //            "mov %%eax, %1\n\t" : "=r" (cyc4_hi),"=r" (cyc4_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
      //           );
      // Second run is less prone to random noise (IF and ID stages)
    //__asm__ __volatile__ (
     //            "CPUID\n\t"
    //             "RDTSC\n\t"
     //            "mov %%edx, %0\n\t"
     //            "mov %%eax, %1\n\t" : "=r" (cyc3_hi),"=r" (cyc3_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
     //            );
    // __asm__ __volatile__ ("rdpmc" : "=a" (a), "=d" (d) : "c" (c) );
     //__asm__ __volatile__ (
     //            "CPUID\n\t"
     //            "RDTSC\n\t"
      //           "mov %%edx, %0\n\t"
      //           "mov %%eax, %1\n\t" : "=r" (cyc4_hi),"=r" (cyc4_lo) :: "%rax" "%rbx" "%rcx" "%rdx" 
      //           );
      lat_cpuid_start =   (((uint64_t)cyc1_high << 32) | cyc1_low );
      lat_cpuid_end   =   (((uint64_t)cyc2_high << 32) | cyc2_low );
      cpuid_bias = lat_cpuid_end-lat_cpuid_start;
      lat_rdpmc_start =   (((uint64_t)cyc3_high << 32) | cyc3_low );
      lat_rdpmc_end   =   (((uint64_t)cyc4_high << 32) | cyc4_low );
      rdpmc_bias = lat_rdpmc_end-lat_rdpmc_start;
      nominal_ghz = get_TSC_frequency() / 1.0e9;
      printf("Nominal Frequency (GHz): %f\n",nominal_ghz);
      core_ctr_width = get_core_counter_width();
      fixed_ctr_width = get_core_counter_width();
      if (core_ctr_width != fixed_ctr_width) {
		printf("Warning -- programmable counter width does not match fixed-function counter width -- this code may have errors!\n");
      }
      cpu = 3;
      cpu_set_t cpu_set;
      CPU_ZERO(&cpu_set);
      CPU_SET(cpu,&cpu_set);
      if(sched_setaffinity(0,sizeof(cpu_set), &cpu_set) < 0) {
         printf("***FATAL*** -- Failed to set CPU affinity\n");
         std::exit(EXIT_FAILURE);
      }
      printf("Affinity set to cpu: %d\n",cpu);
      struct sched_param sp;
      memset(&sp,0,sizeof(sp));
      sp.sched_priority = 99;
      if((sched_setscheduler(0,SCHED_FIFO,&sp)) == -1) {
          printf("Failed to set thread priority to 99!!, errno=%d\n",errno);
      }
      count = full_rdtscp(&chip,&core);
     
     // Object instantiation parameters.
     const int32_t nsteps  = 128;
     const int32_t ordinal = 1;
     const int32_t param_npts = 360;
     const float lat = 43.040833; // degree N
     const float lon = 77.241833; // degree W
     const float elev = 124.4; // meter above sea level
     const std::complex<float> ceps{0.1f,0.2f};
     const bool lockm = true;
     // Check nominal frequency.
     //nominal_ghz = get_TSC_frequency()/1.0e9;
     //printf("Nominal frequency (Ghz): %f\n",nominal_ghz);
     //core_ctr_width = get_core_counter_width();
     //fix_ctr_width  = get_fix_counter_width();
     //printf("Programmable counters width: %d bits\n",core_ctr_width);
     //printf("Fixed counters width:        %d bits\n",fix_ctr_width);
     //if(core_ctr_width != fix_ctr_width) {
     //   printf("Warning -- programmable counters width does not match the fixed counters width!!\n");
     //}
       // Set core affinity
     //cpu = 3;
     //cpu_set_t cpu_set;
     //CPU_ZERO(&cpu_set);
     //CPU_SET(cpu,&cpu_set);
     //if(sched_setaffinity(0,sizeof(cpu_set),&cpu_set) < 0) {
     //   printf("***FATAL*** -- Failed to set core affinity: errno=%d\n",errno);
     //	exit(EXIT_FAILURE);
     //}
     //count = full_rdtscp(&chip,&core);
     
     GrassScattererAVX512 ScattererZMM16r4_1 = GrassScattererAVX512(nsteps,
                                                             ordinal,
							     param_npts,
							     lat,
							     lon,
							     elev,
							     ceps,
							     mlock);
     // Forcing core to fetch and decode ahead of first usage a CPUID and RDPMC
     // instructions.
     // Warmup-loop ahead
     fix_ins_start = rdpmc_instructions();
     tsc_start = rdtscp();
     ref_warmup_start = rdpmc_reference_cycles();
     avx512_warmup_loop3_ps(); // An attempt to trigger L2 slow stage ramp-up
     tsc_end = rdtscp();
     fix_ins_end = rdpmc_instructions();
     ref_warmup_end = rdpmc_reference_cycles();
      // Enable hot L1I$, IF and ID stages ahead of first usage.
     dumm0 = rdpmc(0);
     dumm1 = rdpmc(1);
     dumm2 = rdpmc(2);
     dumm3 = rdpmc(3);
     for(int32_t i = 0; i != n_runs; ++i) {
         for(int32_t j = 0; j != n_samples; ++j) {
               __asm__ __volatile__ ("lfence"); // LFENCE overhead shoule be measured averaged and subtracted.
               PMC0_start = rdpmc(0);
               PMC1_start = rdpmc(1);
               PMC2_start = rdpmc(2);
               PMC3_start = rdpmc(3);
               FCRef_start = rdpmc_reference_cycles();
               FCAct_start = rdpmc_actual_cycles();
               FCIns_start = rdpmc_instructions();
               TSC_start   = rdtscp();
	      // Begin measurement double loop.
              // No error checking is inserted in this loop, it was
              // done in order to minimize the pollution of unwanted instruction stream.
              // Call ComputeGrassParamEq_zmm16r4
              // Ideally the overhead of call instruction and whole chain
              // of L1I$ miss and ITLB miss cost should be computed
              // and subtracted.
              // THe results here are plagued by noise.
              // For real world measurement it is a needed scenario
              // For idealized measurement the overhead should be measured and subtracted.
	       __asm__ __volatile__("lfence");
               ScattererZMM16r4_1.ComputeGrassParamEq_zmm16r4();
	       __asm__ __volatile__("lfence");
	       TSC_end  = rdtscp();
               FCIns_end = rdpmc_instructions();
               FCAct_end = rdpmc_actual_cycles();
               FCRef_end = rdpmc_reference_cycles();
               PMC3_end  = rdpmc(3);
               PMC2_end  = rdpmc(2);
               PMC1_end  = rdpmc(1);
               PMC0_end  = rdpmc(0);
               __asm__ __volatile__ ("lfence");
               TSC[i*n_samples+j]     = corrected_pmc_delta(TSC_end,TSC_start,core_ctr_width);
               FCIns[i*n_samples+j]   = corrected_pmc_delta(FCIns_end,FCIns_start,core_ctr_width);
               FCAct[i*n_samples+j]   = corrected_pmc_delta(FCAct_end,FCAct_start,core_ctr_width);
               FCRef[i*n_samples+j]   = corrected_pmc_delta(FCRef_end,FCRef_start,core_ctr_width);
               PMC3[i*n_samples+j]    = corrected_pmc_delta(PMC0_end,PMC0_start,core_ctr_width);
               PMC2[i*n_samples+j]    = corrected_pmc_delta(PMC1_end,PMC1_start,core_ctr_width);
               PMC1[i*n_samples+j]    = corrected_pmc_delta(PMC2_end,PMC2_start,core_ctr_width);
               PMC0[i*n_samples+j]    = corrected_pmc_delta(PMC3_end,PMC3_start,core_ctr_width);
	 }
     }

     // Compute core utilization and core average frequency over test period span
     double res_copy  = 0.0;
     for(int32_t i = 0; i != tot_samples; ++i) {
         res_copy = (double)(FCRef[i]/TSC[i]);
	 core_util[i] = res_copy;
	 double tmp = res_copy*nominal_ghz;
	 core_avg_f[i] = tmp;
     }

     for(int32_t i = 0; i != tot_samples-3; i += 32) {
     
#include "call_scope_looped_tests_zero_init_deltas_loop_body.c"

     }

     //Convert results delta arrays to double precision.
     _mm512_store_pd(&PMC0_f64[0], _mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&PMC0[0]))));
     _mm512_store_pd(&PMC1_f64[0], _mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&PMC1[0]))));
     _mm512_store_pd(&PMC2_f64[0], _mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&PMC2[0]))));
     _mm512_store_pd(&PMC3_f64[0], _mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&PMC3[0]))));
      _mm512_store_pd(&FCRef_f64[0],_mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&FCRef[0]))));
      _mm512_store_pd(&FCAct_f64[0],_mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&FCAct[0]))));
      _mm512_store_pd(&FCIns_f64[0],_mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&FCIns[0]))));
      _mm512_store_pd(&TSC_f64[0],  _mm512_castsi512_pd(_mm512_load_pd(_mm512_load_epi64(&TSC[0]))));
      for(int32_t i = 7; i != tot_samples-3; i += 32) {
      
#include "call_scope_looped_tests_cast_to_f64_loop_body.c"

      }

       // Deallocating deltas array (uint64_t) type
     _mm_free(TSC);  _mm_free(FCIns); _mm_free(FCAct); _mm_free(FCRef);
     _mm_free(PMC3); _mm_free(PMC2); _mm_free(PMC1); _mm_free(PMC0);

     // Begin series of allocation->computation->deallocation stages
     // Prepare to call Timsac "autocor" 11 times for each parameter
     // time series.
     // Autocorrelation and autocovariance of PMC0 data
     constexpr int32_t lagh = 2000;
     const char * fname1 = "PMC0_acor-acov.csv";
     FILE * fp1;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK((PMC0_acor),(PMC0_acov))
     double PMC0_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
         TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(PMC0_acor,PMC0_acov)
     }
     // Call F77 C-interface
     AUTCORF(&PMC0_f64[0],&data_len,&PMC0_acov[0],&PMC0_acor[0],&lagh,&PMC0_xmean);
     fp1 = fopen(fname1,"a+");
     if(fp1 == NULL) {
        printf("File open error: %s\n",fname1);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp1,"PMC0_xmean=%.16f\n",PMC0_xmean);
     fprintf(fp1,"PMC0 input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp1,"%.16f\n",PMC0_f64[i]);}
     fprintf(fp1," PMC0-autocor, PMC0-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp1,"%.16f %.16f\n",PMC0_acor[i],PMC0_acov[i]);}
     fclose(fp1);
     // Autocorrelation and autocovariance of PMC1 data
     const char * fname2 = "PMC1_acor_acov.csv";
     FILE * fp2;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(PMC1_acor,PMC1_acov)
     double PMC1_xmean = 0.0;
      // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
       TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(PMC1_acor,PMC1_acov)
     }
     // Call F77 C-interface
     AUTCORF(&PMC1_f64[0],&data_len,&PMC1_acov[0],&PMC1_acor[0],&lagh,&PMC1_xmean);
     fp2 = fopen(fname2,"a+");
     if(fp2 == NULL) {
        printf("File open error: %s\n",fname2);
	std::exit(EXIT_FAILURE);
     }
     
     fprintf(fp2,"PMC1_xmean=%.16f\n",PMC1_xmean);
     fprintf(fp2,"PMC1 input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp2," %.16f\n",PMC1_f64[i]);}
     fprintf(fp2," PMC1-autocor, PMC1-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp2,"%.16f %.16f\n",PMC1_acor[i],PMC1_acov[i]);}
     fclose(fp2);
     const char * fname3 = "PMC2_acor_acov.csv";
     FILE * fp3;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(PMC2_acor,PMC2_acov)
     double PMC2_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
       TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(PMC2_acor,PMC2_acov)
     }
     // Call F77 C-interface
     AUTCORF(&PMC2_f64[0],&data_len,&PMC2_acov[0],&PMC2_acor[0],&lagh,&PMC2_xmean);
     fp3 = fopen(fname3,"a+");
     if(fp3 == NULL) {
        printf("File open error: %s\n",fname3);
	std::exit(EXIT_FAILURE);
     }
     
     fprintf(fp3,"PMC2_xmean=%.16f\n",PMC2_xmean);
     fprintf(fp3,"PMC2 input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp3," %.16f\n",PMC2_f64[i]);}
     fprintf(fp3," PMC2-autocor, PMC2-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp3,"%.16f %.16f\n",PMC2_acor[i],PMC2_acov[i]);}
     fclose(fp3);
     const char * fname4 = "PMC3_acor_acov.csv";
     FILE * fp4;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(PMC3_acor,PMC3_acov)
     double PMC3_xmean = 0.0;
   
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
        TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(PMC3_acor,PMC3_acov)
     }
     // Call F77 C-interface
     AUTCORF(&PMC3_f64[0],&data_len,&PMC3_acov[0],&PMC3_acor[0],&lagh,&PMC3_xmean);
     fp4 = fopen(fname4,"a+");
     if(fp4 == NULL) {
        printf("File open error: %s\n",fname4);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp4,"PMC3_xmean=%.16f\n",PMC3_xmean);
     fprintf(fp4,"PMC3 input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp4," %.16f\n",PMC3_f64[i]);}
     fprintf(fp4," PMC3-autocor, PMC3-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp4,"%.16f %.16f\n",PMC3_acor[i],PMC3_acov[i]);}
     fclose(fp4);
     const char * fname5 = "FCRef_acor_acov.csv";
     FILE * fp5;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(FCRef_acor,FCRef_acov)
     double FCRef_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
         TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(FCRef_acor,FCRef_acov)
     }
     // Call F77 C-interface
     AUTCORF(&FCRef_f64[0],&data_len,&FCRef_acov[0],&FCRef_acor[0],&lagh,&FCRef_xmean);
     fp = fopen(fname5,"a+");
     if(fp5 == NULL) {
        printf("File open error: %s\n",fname5);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp5,"FCRef_xmean=%.16f\n",FCRef_xmean);
     fprintf(fp5,"FCRef input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp5," %.16f\n",FCRef_f64[i]);}
     fprintf(fp5," FCRef-autocor, FCRef-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp5,"%.16f %.16f\n",FCRef_acor[i],FCRef_acov[i]);}
     fclose(fp5);
     const char * fname6 = "FCAct_acor_acov.csv";
     FILE * fp6;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(FCAct_acor,FCAct_acov)
     double FCAct_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
          TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(FCAct_acor,FCAct_acov)
     }
     // Call F77 C-interface
     AUTCORF(&FCAct_f64[0],&data_len,&FCAct_acov[0],&FCAct_acor[0],&lagh,&FCAct_xmean);
     fp6 = fopen(fname6,"a+");
     if(fp6 == NULL) {
        printf("File open error: %s\n",fname6);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp6,"FCAct_xmean=%.16f\n",FCAct_xmean);
     fprintf(fp6,"FCAct input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp6," %.16f\n",FCAct_f64[i]);}
     fprintf(fp6," FCAct-autocor, FCAct-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp6,"%.16f %.16f\n",FCAct_acor[i],FCAct_acov[i]);}
     fclose(fp6);
     const char * fname7 = "FCIns_acor_acov.csv";
     FILE * fp7;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(FCIns_acor,FCIns_acov)
     double FCIns_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
         TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(FCIns_acor,FCIns_acov)
     }
     // Call F77 C-interface
     AUTCORF(&FCIns_f64[0],&data_len,&FCIns_acov[0],&FCIns_acor[0],&lagh,&FCIns_xmean);
     fp7 = fopen(fname7,"a+");
     if(fp7 == NULL) {
        printf("File open error: %s\n",fname7);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp7,"FCIns_xmean=%.16f\n",FCIns_xmean);
     fprintf(fp7,"FCIns input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp7," %.16f\n",FCIns_f64[i]);}
     fprintf(fp7," FCIns-autocor, FCIns-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp7,"%.16f %.16f\n",FCIns_acor[i],FCIns_acov[i]);}
     fclose(fp7);
     const char * fname8 = "TSC_acor_acov.csv";
     FILE * fp8;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(TSC_acor,TSC_acov)
     double TSC_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
          TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT(TSC_acor,TSC_acov))
     }
     // Call F77 C-interface
     AUTCORF(&TSC_f64[0],&data_len,&TSC_acov[0],&TSC_acor[0],&lagh,&TSC_xmean);
     fp8 = fopen(fname8,"a+");
     if(fp8 == NULL) {
        printf("File open error: %s\n",fname8);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp8,"TSC_xmean=%.16f\n",TSC_xmean);
     fprintf(fp8,"FCIns input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp8," %.16f\n",TSC_f64[i]);}
     fprintf(fp8," TSC-autocor, TSC-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp8,"%.16f %.16f\n",TSC_acor[i],TSC_acov[i]);}
     fclose(fp8);
     const char * fname9 = "Core-utilization_acor_acov.csv";
     FILE * fp9;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(Core_util_acor,Core_util_acov)
     double Core_util_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
          TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT((Core_util_acor),(Core_util_acov))
     }
     // Call F77 C-interface
     AUTCORF(&core_util[0],&data_len,&Core_util_acov[0],&Core_util_acor[0],&lagh,&Core_util_xmean);
     fp9 = fopen(fname9,"a+");
     if(fp9 == NULL) {
        printf("File open error: %s\n",fname9);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp9,"Core_util_xmean=%.16f\n",Core_util_xmean);
     fprintf(fp9,"Core utilization input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp9," %.16f\n",core_util[i]);}
     fprintf(fp9," Core_util-autocor, Core_util-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp9,"%.16f %.16f\n",Core_util_acor[i],Core_util_acov[i]);}
     fclose(fp9);
     const char * fname10 = "Core-avg-freq_acor_acov.csv";
     FILE * fp10;
     TIMSAC_AUTOCORF_STATIC_ARRAY_DEFINE_BLOCK(Core_avg_f_acor,Core_avg_f_acov)
     double Core_avg_f_xmean = 0.0;
     
     // Initialize the result arrays
     for(int32_t i = 0; i != (lagh+8); i += 16) {
          TIMSAC_AUTOCORF_STATIC_ARRAYS_ZERO_INIT((Core_avg_f_acor),(Core_avg_f_acov))
     }
     // Call F77 C-interface
     AUTCORF(&core_avg_f[0],&data_len,&Core_avg_f_acov[0],&Core_avg_f_acor[0],&lagh,&Core_avg_f_xmean);
     fp10 = fopen(fname10,"a+");
     if(fp10 == NULL) {
        printf("File open error: %s\n",fname10);
	std::exit(EXIT_FAILURE);
     }
     fprintf(fp10,"Core_avg_f_xmean=%.16f\n",Core_avg_f_xmean);
     fprintf(fp10,"Core average frequency input data\n");
     for(int32_t i = 0; i != data_len; ++i) { fprintf(fp10," %.16f\n",core_avg_f[i]);}
     fprintf(fp10," Core_avg_f-autocor, Core_avg_f-autocov\n");
     for(int32_t i = 0; i != lagh; ++i) {fprintf(fp10,"%.16f %.16f\n",Core_avg_f_acor[i],Core_avg_f_acov[i]);}
     fclose(fp10);
     // Core utilization
     //utilization = (double)(corrected_pmc_delta(gen_ref_end,gen_ref_start,core_ctr_width)) /
     //                      (tsc_end-tsc_start-rdtscp_latency);
     //avg_ghz     = (double)(corrected_pmc_delta(gen_ref_end,gen_ref_start,core_ctr_width)) /
     //                      (tsc_end-tsc_start-rdtscp_latency)*nominal_ghz;
     sprintf(msr_file,"/dev/cpu/%d/msr",cpu);
     fd = open(msr_file,O_RDONLY);
     if(fd >= 0) {
        for(int32_t i = 0; i != 4; ++i) {
            if(pread(fd,&data[i],sizeof(data[i]),regs[i]) != sizeof(data)) {
               printf("***WARNING*** -- pread: CPU %d cannot read MSR: 0x%08\n",cpu,regs[i]);
	    }
	}
     }
    
     // Print test results and some statistics
     printf("The core count:      %d\n", get_core_number());
     printf("The socket number:   %d\n", get_socket_number());
     printf("CPU socket executing now: %d,  CPU core executing now: %d\n",chip,core);
     //printf("Core utilization: %f,  Core average frequency: %f\n",utilization,avg_ghz);
     //printf("Unhalt-to-Halt discrepancy: %lu\n",core_halt_delta);
     //printf("L2 cycles: %lu\n", lvl2_cyc_end-lvl_cyc_start);
     printf("Warmup-loop statistics: TSC=%lu,Ins=%lu,Ref_cyc=%lu\n",tsc_end-tsc_start,
	    fix_ins_end-fix_ins_start,ref_warmup_end-ref_warmup_start);
     if(fd >= 0) {
        printf(" 0x186: 0x%08, 0x187: 0x%08, 0x188: 0x%08, 0x189: 0x%08\n",data[0],data[1],data[2],data[3]);
     }
     //for(int32_t i = 0; i != 4; ++i) {
     //    printf(" %lu ", corrected_pmc_delta(core_counters_end[i],core_counters_start[i],core_ctr_width));
     //}
     // Begin deallocation of arrays
     _mm_free(core_avg_f);        _mm_free(core_util);
     _mm_free(TSC_f64);           _mm_free(FCIns_f64);
     _mm_free(FCAct_f64);         _mm_free(FCRef_f64);
     _mm_free(PMC3_f64);          _mm_free(PMC2_f64);
     _mm_free(PMC1_f64);          _mm_free(PMC0_f64);
     
}



int main(int argc, char * argv[]) {

    perf_test_ComputeGrassParamEq_zmm16r4_call_scope_looped100x10000_non_instr_autocor();
    return (0);
}
