#$Id$

set_vdd -type primary VDD $VDD
set_gnd -type primary VSS 0
set_gnd -no_model     GND 0

set_var slew_lower_rise 0.2
set_var slew_lower_fall 0.2
set_var slew_upper_rise 0.8
set_var slew_upper_fall 0.8

set_var measure_slew_lower_rise 0.2
set_var measure_slew_lower_fall 0.2
set_var measure_slew_upper_rise 0.8
set_var measure_slew_upper_fall 0.8

set_var delay_inp_rise 0.5
set_var delay_inp_fall 0.5
set_var delay_out_rise 0.5
set_var delay_out_fall 0.5

set_var def_arc_msg_level 0
set_var process_match_pins_to_ports 1
set_var min_transition 6e-12
set_var max_transition 3e-10
set_var min_output_cap 1e-16

set USE_2X2 0
if { $USE_2X2 } {
     ### Define templates - slew (0-100%) min,max=10ps,500ps
     define_template -type delay      -index_1 {0.006 0.3 } -index_2 {0.0001 0.07 } delay_template
     define_template -type power      -index_1 {0.006 0.3 } -index_2 {0.0001 0.07 } power_template
     define_template -type constraint -index_1 {0.006 0.3 } -index_2 {0.006 0.3 } const_template
} else {
### Define templates - slew (0-100%) min,max=10ps,500ps 7x7
     define_template -type delay      -index_1 {0.006 0.02 0.05 0.1 0.2 0.4 1.0 } -index_2 {0.0001 0.001 0.005 0.01 0.02 0.04 0.08 } delay_template
     define_template -type power      -index_1 {0.006 0.02 0.05 0.1 0.2 0.4 1.0 } -index_2 {0.0001 0.001 0.005 0.01 0.02 0.04 0.08 } power_template
     define_template -type constraint -index_1 {0.006 0.02 0.05 0.1 0.2 0.4 1.0 } -index_2 {0.006 0.02 0.05 0.1 0.2 0.4 1.0 } const_template
}


set cells { 
    AND2X1 
    DFFQX1 
    DFFSRHQX1 
    INVX1 
    SDFFQX1 
    SDFFSRHQX1 
    TLATQX1 
    TLATSRX1 
    XOR2X1 
    DFF2QX1 
    SPDFF2RQX1
}

### Define related supply for all cells and pins
set_pin_vdd -supply_name VDD $cells {*}
set_pin_gnd -supply_name VSS $cells {*}

set cell AND2X1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template \
       -power power_template \
       $cell
}

set cell BUFX8
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template \
       -power power_template \
       $cell
    define_index -index_2 {0.01 0.45 } -type {delay power} $cell
}

if {[ALAPI_active_cell "BUFX8_drv"]} {
    define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       BUFX8_drv
}

set cell DFFQX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template \
       -power power_template \
       -constraint const_template \
       $cell
}

set cell DFFSRHQX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN SN Q } \
       -delay delay_template \
       -power power_template \
       -constraint const_template \
       $cell
}

set cell INVX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template \
       -power power_template \
       $cell
}

set cell SDFFQX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template \
       -power power_template \
       -constraint const_template \
       $cell
}

set cell SDFFSRHQX1
if {[ALAPI_active_cell $cell]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI SN Q } \
       -delay delay_template \
       -power power_template \
       -constraint const_template \
       $cell
}

set cell TLATQX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -clock { G } \
       -input { D } \
       -output { Q } \
       -pinlist { D G Q } \
       -delay delay_template \
       -power power_template \
       -constraint const_template \
       $cell
}

set cell TLATSRX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -clock { G } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G RN SN Q QN } \
       -delay delay_template \
       -power power_template \
       -constraint const_template \
       $cell
}

set cell XOR2X1
if {[ALAPI_active_cell $cell]} {
    define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template \
       -power power_template \
       $cell
}

set cell DFF2QX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
        -clock { CK } \
        -input { D1 D2 } \
        -output { Q1 Q2 } \
        -pinlist { D1 D2 CK Q1 Q2 } \
        -delay delay_template \
        -power power_template \
        -constraint const_template \
        $cell

    define_bundle_pins $cell D  {D1 D2}
    define_bundle_pins $cell Q  {Q1 Q2}
    ## probe all outputs for common pin constraint and mpw arcs
    # set_constraint_criteria -cells $cell -pin CK -probe {Q1 Q2} ;
    
    # define_bundle_pins -use_pin D1  $cell D
    # define_bundle_pins -use_pin Q1  $cell Q
}

set cell SPDFF2RQX1
if {[ALAPI_active_cell $cell]} {
    define_cell \
	-clock { CK } \
	-async { RN } \
	-input { D1 D2 SE SI1 SI2 } \
	-output { Q1 Q2 } \
	-pinlist { D1 D2 SE SI1 SI2 RN CK Q1 Q2 } \
	-delay delay_template \
	-power power_template \
	-constraint const_template \
	$cell

    define_bundle_pins $cell D  {D1 D2}
    define_bundle_pins $cell SI {SI1 SI2}
    define_bundle_pins $cell Q  {Q1 Q2}
    ## probe all outputs for common pin constraint and mpw arcs
    # set_constraint_criteria -cells $cell -pin CK -probe {Q1 Q2} ;
    # set_constraint_criteria -cells $cell -pin RN -probe {Q1 Q2} ;
    # set_constraint_criteria -cells $cell -pin SE -probe {Q1 Q2} ;
    
    # define_bundle_pins -use_pin D1  $cell D  {D1 D2}
    # define_bundle_pins -use_pin SI1 $cell D  {SI1 SI2}
    # define_bundle_pins -use_pin Q1  $cell Q  {Q1 Q2}
}

