<stg><name>mlp_l1</name>


<trans_list>

<trans id="1451" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %l1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str57, i32 0, i32 0, [1 x i8]* @p_str58, [1 x i8]* @p_str59, [1 x i8]* @p_str60, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str61, [1 x i8]* @p_str62)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %l1_in_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str50, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str52, [1 x i8]* @p_str53, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str54, [1 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %l1_in_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([128 x i8]* @l1_biases, [1 x i8]* @p_str1, [12 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="7" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="7" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="7" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="7" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="7" op_43_bw="8" op_44_bw="7" op_45_bw="8" op_46_bw="7" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="7" op_62_bw="7" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="7" op_67_bw="8" op_68_bw="7" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="7" op_73_bw="7" op_74_bw="8" op_75_bw="8" op_76_bw="7" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="6" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="7" op_89_bw="7" op_90_bw="8" op_91_bw="7" op_92_bw="8" op_93_bw="7" op_94_bw="7" op_95_bw="8" op_96_bw="8" op_97_bw="7" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="7" op_111_bw="8" op_112_bw="7" op_113_bw="8" op_114_bw="7" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="7" op_119_bw="7" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="7" op_126_bw="8" op_127_bw="7" op_128_bw="8" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="32" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([784 x i8]* @l1_weights_0, [784 x i7]* @l1_weights_1, [784 x i8]* @l1_weights_2, [784 x i7]* @l1_weights_3, [784 x i8]* @l1_weights_4, [784 x i8]* @l1_weights_5, [784 x i8]* @l1_weights_6, [784 x i8]* @l1_weights_7, [784 x i8]* @l1_weights_8, [784 x i8]* @l1_weights_9, [784 x i8]* @l1_weights_10, [784 x i7]* @l1_weights_11, [784 x i8]* @l1_weights_12, [784 x i8]* @l1_weights_13, [784 x i7]* @l1_weights_14, [784 x i8]* @l1_weights_15, [784 x i8]* @l1_weights_16, [784 x i8]* @l1_weights_17, [784 x i8]* @l1_weights_18, [784 x i7]* @l1_weights_19, [784 x i8]* @l1_weights_20, [784 x i8]* @l1_weights_21, [784 x i8]* @l1_weights_22, [784 x i7]* @l1_weights_23, [784 x i8]* @l1_weights_24, [784 x i8]* @l1_weights_25, [784 x i8]* @l1_weights_26, [784 x i8]* @l1_weights_27, [784 x i8]* @l1_weights_28, [784 x i8]* @l1_weights_29, [784 x i8]* @l1_weights_30, [784 x i8]* @l1_weights_31, [784 x i8]* @l1_weights_32, [784 x i8]* @l1_weights_33, [784 x i8]* @l1_weights_34, [784 x i7]* @l1_weights_35, [784 x i8]* @l1_weights_36, [784 x i8]* @l1_weights_37, [784 x i8]* @l1_weights_38, [784 x i8]* @l1_weights_39, [784 x i8]* @l1_weights_40, [784 x i7]* @l1_weights_41, [784 x i8]* @l1_weights_42, [784 x i7]* @l1_weights_43, [784 x i8]* @l1_weights_44, [784 x i7]* @l1_weights_45, [784 x i8]* @l1_weights_46, [784 x i8]* @l1_weights_47, [784 x i8]* @l1_weights_48, [784 x i8]* @l1_weights_49, [784 x i8]* @l1_weights_50, [784 x i8]* @l1_weights_51, [784 x i8]* @l1_weights_52, [784 x i8]* @l1_weights_53, [784 x i8]* @l1_weights_54, [784 x i8]* @l1_weights_55, [784 x i8]* @l1_weights_56, [784 x i8]* @l1_weights_57, [784 x i8]* @l1_weights_58, [784 x i8]* @l1_weights_59, [784 x i7]* @l1_weights_60, [784 x i7]* @l1_weights_61, [784 x i8]* @l1_weights_62, [784 x i8]* @l1_weights_63, [784 x i8]* @l1_weights_64, [784 x i7]* @l1_weights_65, [784 x i8]* @l1_weights_66, [784 x i7]* @l1_weights_67, [784 x i8]* @l1_weights_68, [784 x i8]* @l1_weights_69, [784 x i8]* @l1_weights_70, [784 x i7]* @l1_weights_71, [784 x i7]* @l1_weights_72, [784 x i8]* @l1_weights_73, [784 x i8]* @l1_weights_74, [784 x i7]* @l1_weights_75, [784 x i8]* @l1_weights_76, [784 x i8]* @l1_weights_77, [784 x i8]* @l1_weights_78, [784 x i8]* @l1_weights_79, [784 x i8]* @l1_weights_80, [784 x i8]* @l1_weights_81, [784 x i6]* @l1_weights_82, [784 x i8]* @l1_weights_83, [784 x i8]* @l1_weights_84, [784 x i8]* @l1_weights_85, [784 x i8]* @l1_weights_86, [784 x i7]* @l1_weights_87, [784 x i7]* @l1_weights_88, [784 x i8]* @l1_weights_89, [784 x i7]* @l1_weights_90, [784 x i8]* @l1_weights_91, [784 x i7]* @l1_weights_92, [784 x i7]* @l1_weights_93, [784 x i8]* @l1_weights_94, [784 x i8]* @l1_weights_95, [784 x i7]* @l1_weights_96, [784 x i8]* @l1_weights_97, [784 x i8]* @l1_weights_98, [784 x i8]* @l1_weights_99, [784 x i8]* @l1_weights_152, [784 x i8]* @l1_weights_151, [784 x i8]* @l1_weights_150, [784 x i8]* @l1_weights_149, [784 x i8]* @l1_weights_148, [784 x i8]* @l1_weights_147, [784 x i8]* @l1_weights_146, [784 x i8]* @l1_weights_145, [784 x i8]* @l1_weights_144, [784 x i7]* @l1_weights_143, [784 x i8]* @l1_weights_142, [784 x i7]* @l1_weights_141, [784 x i8]* @l1_weights_140, [784 x i7]* @l1_weights_139, [784 x i8]* @l1_weights_138, [784 x i8]* @l1_weights_137, [784 x i8]* @l1_weights_136, [784 x i7]* @l1_weights_135, [784 x i7]* @l1_weights_134, [784 x i8]* @l1_weights_133, [784 x i8]* @l1_weights_132, [784 x i8]* @l1_weights_131, [784 x i8]* @l1_weights_130, [784 x i8]* @l1_weights_129, [784 x i7]* @l1_weights_128, [784 x i8]* @l1_weights_127, [784 x i7]* @l1_weights_126, [784 x i8]* @l1_weights, [1 x i8]* @p_str1, [12 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %l1_out_buffer_63_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_63_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %l1_out_buffer_62_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_62_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %l1_out_buffer_61_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_61_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %l1_out_buffer_60_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_60_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %l1_out_buffer_59_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_59_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %l1_out_buffer_58_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_58_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %l1_out_buffer_57_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_57_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %l1_out_buffer_56_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_56_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56_0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  %l1_out_buffer_55_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_55_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  %l1_out_buffer_54_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_54_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10  %l1_out_buffer_53_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_53_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11  %l1_out_buffer_52_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_52_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:12  %l1_out_buffer_51_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_51_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51_0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:13  %l1_out_buffer_50_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_50_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:14  %l1_out_buffer_49_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_49_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:15  %l1_out_buffer_48_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_48_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:16  %l1_out_buffer_47_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_47_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47_0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:17  %l1_out_buffer_46_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_46_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46_0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18  %l1_out_buffer_45_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_45_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %l1_out_buffer_44_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_44_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:20  %l1_out_buffer_43_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_43_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:21  %l1_out_buffer_42_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_42_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:22  %l1_out_buffer_41_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_41_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:23  %l1_out_buffer_40_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_40_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:24  %l1_out_buffer_39_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_39_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39_0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:25  %l1_out_buffer_38_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_38_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38_0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:26  %l1_out_buffer_37_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_37_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37_0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:27  %l1_out_buffer_36_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_36_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:28  %l1_out_buffer_35_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_35_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:29  %l1_out_buffer_34_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_34_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:30  %l1_out_buffer_33_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_33_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33_0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:31  %l1_out_buffer_32_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_32_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:32  %l1_out_buffer_31_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_31_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:33  %l1_out_buffer_30_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_30_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:34  %l1_out_buffer_29_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_29_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29_0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:35  %l1_out_buffer_28_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_28_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28_0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:36  %l1_out_buffer_27_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_27_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27_0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:37  %l1_out_buffer_26_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_26_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26_0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:38  %l1_out_buffer_25_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_25_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25_0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:39  %l1_out_buffer_24_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_24_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24_0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:40  %l1_out_buffer_23_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_23_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23_0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:41  %l1_out_buffer_22_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_22_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22_0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:42  %l1_out_buffer_21_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_21_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21_0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:43  %l1_out_buffer_20_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_20_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20_0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:44  %l1_out_buffer_19_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_19_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19_0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:45  %l1_out_buffer_18_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_18_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18_0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:46  %l1_out_buffer_17_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_17_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17_0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:47  %l1_out_buffer_16_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_16_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16_0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:48  %l1_out_buffer_15_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_15_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15_0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:49  %l1_out_buffer_14_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_14_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14_0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:50  %l1_out_buffer_13_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_13_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13_0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:51  %l1_out_buffer_12_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_12_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12_0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:52  %l1_out_buffer_11_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_11_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11_0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:53  %l1_out_buffer_10_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_10_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10_0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:54  %l1_out_buffer_9_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_9_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9_0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:55  %l1_out_buffer_8_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_8_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8_0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:56  %l1_out_buffer_7_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_7_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7_0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:57  %l1_out_buffer_6_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_6_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6_0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:58  %l1_out_buffer_5_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_5_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5_0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:59  %l1_out_buffer_4_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_4_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4_0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:60  %l1_out_buffer_3_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_3_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3_0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:61  %l1_out_buffer_2_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_2_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2_0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:62  %l1_out_buffer_1_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_1_4, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:63  %l1_out_buffer_0_0 = phi i32 [ undef, %0 ], [ %l1_out_buffer_0_42, %l1_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:64  %k_0 = phi i2 [ 0, %0 ], [ %k, %l1_end ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:65  %icmp_ln73 = icmp eq i2 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:66  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:67  %k = add i2 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:68  br i1 %icmp_ln73, label %3, label %l1_begin

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l1_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
l1_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %l1_out_buffer_63_1 = phi i32 [ %l1_out_buffer_63_0, %l1_begin ], [ %l1_out_buffer_63_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %l1_out_buffer_62_1 = phi i32 [ %l1_out_buffer_62_0, %l1_begin ], [ %l1_out_buffer_62_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %l1_out_buffer_61_1 = phi i32 [ %l1_out_buffer_61_0, %l1_begin ], [ %l1_out_buffer_61_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %l1_out_buffer_60_1 = phi i32 [ %l1_out_buffer_60_0, %l1_begin ], [ %l1_out_buffer_60_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %l1_out_buffer_59_1 = phi i32 [ %l1_out_buffer_59_0, %l1_begin ], [ %l1_out_buffer_59_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %l1_out_buffer_58_1 = phi i32 [ %l1_out_buffer_58_0, %l1_begin ], [ %l1_out_buffer_58_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %l1_out_buffer_57_1 = phi i32 [ %l1_out_buffer_57_0, %l1_begin ], [ %l1_out_buffer_57_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %l1_out_buffer_56_1 = phi i32 [ %l1_out_buffer_56_0, %l1_begin ], [ %l1_out_buffer_56_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  %l1_out_buffer_55_1 = phi i32 [ %l1_out_buffer_55_0, %l1_begin ], [ %l1_out_buffer_55_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  %l1_out_buffer_54_1 = phi i32 [ %l1_out_buffer_54_0, %l1_begin ], [ %l1_out_buffer_54_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10  %l1_out_buffer_53_1 = phi i32 [ %l1_out_buffer_53_0, %l1_begin ], [ %l1_out_buffer_53_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11  %l1_out_buffer_52_1 = phi i32 [ %l1_out_buffer_52_0, %l1_begin ], [ %l1_out_buffer_52_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:12  %l1_out_buffer_51_1 = phi i32 [ %l1_out_buffer_51_0, %l1_begin ], [ %l1_out_buffer_51_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:13  %l1_out_buffer_50_1 = phi i32 [ %l1_out_buffer_50_0, %l1_begin ], [ %l1_out_buffer_50_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:14  %l1_out_buffer_49_1 = phi i32 [ %l1_out_buffer_49_0, %l1_begin ], [ %l1_out_buffer_49_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:15  %l1_out_buffer_48_1 = phi i32 [ %l1_out_buffer_48_0, %l1_begin ], [ %l1_out_buffer_48_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:16  %l1_out_buffer_47_1 = phi i32 [ %l1_out_buffer_47_0, %l1_begin ], [ %l1_out_buffer_47_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:17  %l1_out_buffer_46_1 = phi i32 [ %l1_out_buffer_46_0, %l1_begin ], [ %l1_out_buffer_46_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18  %l1_out_buffer_45_1 = phi i32 [ %l1_out_buffer_45_0, %l1_begin ], [ %l1_out_buffer_45_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %l1_out_buffer_44_1 = phi i32 [ %l1_out_buffer_44_0, %l1_begin ], [ %l1_out_buffer_44_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:20  %l1_out_buffer_43_1 = phi i32 [ %l1_out_buffer_43_0, %l1_begin ], [ %l1_out_buffer_43_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:21  %l1_out_buffer_42_1 = phi i32 [ %l1_out_buffer_42_0, %l1_begin ], [ %l1_out_buffer_42_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:22  %l1_out_buffer_41_1 = phi i32 [ %l1_out_buffer_41_0, %l1_begin ], [ %l1_out_buffer_41_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:23  %l1_out_buffer_40_1 = phi i32 [ %l1_out_buffer_40_0, %l1_begin ], [ %l1_out_buffer_40_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:24  %l1_out_buffer_39_1 = phi i32 [ %l1_out_buffer_39_0, %l1_begin ], [ %l1_out_buffer_39_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:25  %l1_out_buffer_38_1 = phi i32 [ %l1_out_buffer_38_0, %l1_begin ], [ %l1_out_buffer_38_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:26  %l1_out_buffer_37_1 = phi i32 [ %l1_out_buffer_37_0, %l1_begin ], [ %l1_out_buffer_37_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:27  %l1_out_buffer_36_1 = phi i32 [ %l1_out_buffer_36_0, %l1_begin ], [ %l1_out_buffer_36_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:28  %l1_out_buffer_35_1 = phi i32 [ %l1_out_buffer_35_0, %l1_begin ], [ %l1_out_buffer_35_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:29  %l1_out_buffer_34_1 = phi i32 [ %l1_out_buffer_34_0, %l1_begin ], [ %l1_out_buffer_34_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:30  %l1_out_buffer_33_1 = phi i32 [ %l1_out_buffer_33_0, %l1_begin ], [ %l1_out_buffer_33_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:31  %l1_out_buffer_32_1 = phi i32 [ %l1_out_buffer_32_0, %l1_begin ], [ %l1_out_buffer_32_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:32  %l1_out_buffer_31_1 = phi i32 [ %l1_out_buffer_31_0, %l1_begin ], [ %l1_out_buffer_31_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:33  %l1_out_buffer_30_1 = phi i32 [ %l1_out_buffer_30_0, %l1_begin ], [ %l1_out_buffer_30_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:34  %l1_out_buffer_29_1 = phi i32 [ %l1_out_buffer_29_0, %l1_begin ], [ %l1_out_buffer_29_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:35  %l1_out_buffer_28_1 = phi i32 [ %l1_out_buffer_28_0, %l1_begin ], [ %l1_out_buffer_28_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:36  %l1_out_buffer_27_1 = phi i32 [ %l1_out_buffer_27_0, %l1_begin ], [ %l1_out_buffer_27_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:37  %l1_out_buffer_26_1 = phi i32 [ %l1_out_buffer_26_0, %l1_begin ], [ %l1_out_buffer_26_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:38  %l1_out_buffer_25_1 = phi i32 [ %l1_out_buffer_25_0, %l1_begin ], [ %l1_out_buffer_25_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:39  %l1_out_buffer_24_1 = phi i32 [ %l1_out_buffer_24_0, %l1_begin ], [ %l1_out_buffer_24_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:40  %l1_out_buffer_23_1 = phi i32 [ %l1_out_buffer_23_0, %l1_begin ], [ %l1_out_buffer_23_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:41  %l1_out_buffer_22_1 = phi i32 [ %l1_out_buffer_22_0, %l1_begin ], [ %l1_out_buffer_22_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:42  %l1_out_buffer_21_1 = phi i32 [ %l1_out_buffer_21_0, %l1_begin ], [ %l1_out_buffer_21_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:43  %l1_out_buffer_20_1 = phi i32 [ %l1_out_buffer_20_0, %l1_begin ], [ %l1_out_buffer_20_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:44  %l1_out_buffer_19_1 = phi i32 [ %l1_out_buffer_19_0, %l1_begin ], [ %l1_out_buffer_19_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:45  %l1_out_buffer_18_1 = phi i32 [ %l1_out_buffer_18_0, %l1_begin ], [ %l1_out_buffer_18_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:46  %l1_out_buffer_17_1 = phi i32 [ %l1_out_buffer_17_0, %l1_begin ], [ %l1_out_buffer_17_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:47  %l1_out_buffer_16_1 = phi i32 [ %l1_out_buffer_16_0, %l1_begin ], [ %l1_out_buffer_16_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:48  %l1_out_buffer_15_1 = phi i32 [ %l1_out_buffer_15_0, %l1_begin ], [ %l1_out_buffer_15_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:49  %l1_out_buffer_14_1 = phi i32 [ %l1_out_buffer_14_0, %l1_begin ], [ %l1_out_buffer_14_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:50  %l1_out_buffer_13_1 = phi i32 [ %l1_out_buffer_13_0, %l1_begin ], [ %l1_out_buffer_13_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:51  %l1_out_buffer_12_1 = phi i32 [ %l1_out_buffer_12_0, %l1_begin ], [ %l1_out_buffer_12_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:52  %l1_out_buffer_11_1 = phi i32 [ %l1_out_buffer_11_0, %l1_begin ], [ %l1_out_buffer_11_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:53  %l1_out_buffer_10_1 = phi i32 [ %l1_out_buffer_10_0, %l1_begin ], [ %l1_out_buffer_10_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:54  %l1_out_buffer_9_1 = phi i32 [ %l1_out_buffer_9_0, %l1_begin ], [ %l1_out_buffer_9_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:55  %l1_out_buffer_8_1 = phi i32 [ %l1_out_buffer_8_0, %l1_begin ], [ %l1_out_buffer_8_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:56  %l1_out_buffer_7_1 = phi i32 [ %l1_out_buffer_7_0, %l1_begin ], [ %l1_out_buffer_7_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:57  %l1_out_buffer_6_1 = phi i32 [ %l1_out_buffer_6_0, %l1_begin ], [ %l1_out_buffer_6_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:58  %l1_out_buffer_5_1 = phi i32 [ %l1_out_buffer_5_0, %l1_begin ], [ %l1_out_buffer_5_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:59  %l1_out_buffer_4_1 = phi i32 [ %l1_out_buffer_4_0, %l1_begin ], [ %l1_out_buffer_4_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:60  %l1_out_buffer_3_1 = phi i32 [ %l1_out_buffer_3_0, %l1_begin ], [ %l1_out_buffer_3_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:61  %l1_out_buffer_2_1 = phi i32 [ %l1_out_buffer_2_0, %l1_begin ], [ %l1_out_buffer_2_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:62  %l1_out_buffer_1_1 = phi i32 [ %l1_out_buffer_1_0, %l1_begin ], [ %l1_out_buffer_1_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:63  %l1_out_buffer_0_1 = phi i32 [ %l1_out_buffer_0_0, %l1_begin ], [ %l1_out_buffer_0_2, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:64  %i_0 = phi i7 [ 0, %l1_begin ], [ %i, %l1_output_reset_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:65  %icmp_ln76 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:66  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:67  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:68  br i1 %icmp_ln76, label %.preheader4.preheader, label %l1_output_reset_begin

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l1_output_reset_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l1_output_reset_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l1_output_reset_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="7">
<![CDATA[
l1_output_reset_begin:3  %trunc_ln79 = trunc i7 %i_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
l1_output_reset_begin:4  switch i6 %trunc_ln79, label %branch127 [
    i6 0, label %l1_output_reset_end
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
    i6 31, label %branch95
    i6 -32, label %branch96
    i6 -31, label %branch97
    i6 -30, label %branch98
    i6 -29, label %branch99
    i6 -28, label %branch100
    i6 -27, label %branch101
    i6 -26, label %branch102
    i6 -25, label %branch103
    i6 -24, label %branch104
    i6 -23, label %branch105
    i6 -22, label %branch106
    i6 -21, label %branch107
    i6 -20, label %branch108
    i6 -19, label %branch109
    i6 -18, label %branch110
    i6 -17, label %branch111
    i6 -16, label %branch112
    i6 -15, label %branch113
    i6 -14, label %branch114
    i6 -13, label %branch115
    i6 -12, label %branch116
    i6 -11, label %branch117
    i6 -10, label %branch118
    i6 -9, label %branch119
    i6 -8, label %branch120
    i6 -7, label %branch121
    i6 -6, label %branch122
    i6 -5, label %branch123
    i6 -4, label %branch124
    i6 -3, label %branch125
    i6 -2, label %branch126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch126:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch125:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch124:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch123:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch122:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch121:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch120:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch119:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch118:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch117:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch116:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch115:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch114:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch113:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch112:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch111:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch110:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch109:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch108:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch107:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch106:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch105:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch104:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch103:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch102:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch101:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch100:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch99:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch98:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch97:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch96:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch95:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch94:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch93:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch92:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch91:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch90:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch89:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch88:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch87:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch86:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch85:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch84:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch83:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch82:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch81:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch80:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch79:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch78:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch77:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch76:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch75:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch74:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch73:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch72:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch71:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch70:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch69:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch68:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch67:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch66:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch65:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="trunc_ln79" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch127:0  br label %l1_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:0  %l1_out_buffer_63_2 = phi i32 [ 0, %branch127 ], [ %l1_out_buffer_63_1, %branch126 ], [ %l1_out_buffer_63_1, %branch125 ], [ %l1_out_buffer_63_1, %branch124 ], [ %l1_out_buffer_63_1, %branch123 ], [ %l1_out_buffer_63_1, %branch122 ], [ %l1_out_buffer_63_1, %branch121 ], [ %l1_out_buffer_63_1, %branch120 ], [ %l1_out_buffer_63_1, %branch119 ], [ %l1_out_buffer_63_1, %branch118 ], [ %l1_out_buffer_63_1, %branch117 ], [ %l1_out_buffer_63_1, %branch116 ], [ %l1_out_buffer_63_1, %branch115 ], [ %l1_out_buffer_63_1, %branch114 ], [ %l1_out_buffer_63_1, %branch113 ], [ %l1_out_buffer_63_1, %branch112 ], [ %l1_out_buffer_63_1, %branch111 ], [ %l1_out_buffer_63_1, %branch110 ], [ %l1_out_buffer_63_1, %branch109 ], [ %l1_out_buffer_63_1, %branch108 ], [ %l1_out_buffer_63_1, %branch107 ], [ %l1_out_buffer_63_1, %branch106 ], [ %l1_out_buffer_63_1, %branch105 ], [ %l1_out_buffer_63_1, %branch104 ], [ %l1_out_buffer_63_1, %branch103 ], [ %l1_out_buffer_63_1, %branch102 ], [ %l1_out_buffer_63_1, %branch101 ], [ %l1_out_buffer_63_1, %branch100 ], [ %l1_out_buffer_63_1, %branch99 ], [ %l1_out_buffer_63_1, %branch98 ], [ %l1_out_buffer_63_1, %branch97 ], [ %l1_out_buffer_63_1, %branch96 ], [ %l1_out_buffer_63_1, %branch95 ], [ %l1_out_buffer_63_1, %branch94 ], [ %l1_out_buffer_63_1, %branch93 ], [ %l1_out_buffer_63_1, %branch92 ], [ %l1_out_buffer_63_1, %branch91 ], [ %l1_out_buffer_63_1, %branch90 ], [ %l1_out_buffer_63_1, %branch89 ], [ %l1_out_buffer_63_1, %branch88 ], [ %l1_out_buffer_63_1, %branch87 ], [ %l1_out_buffer_63_1, %branch86 ], [ %l1_out_buffer_63_1, %branch85 ], [ %l1_out_buffer_63_1, %branch84 ], [ %l1_out_buffer_63_1, %branch83 ], [ %l1_out_buffer_63_1, %branch82 ], [ %l1_out_buffer_63_1, %branch81 ], [ %l1_out_buffer_63_1, %branch80 ], [ %l1_out_buffer_63_1, %branch79 ], [ %l1_out_buffer_63_1, %branch78 ], [ %l1_out_buffer_63_1, %branch77 ], [ %l1_out_buffer_63_1, %branch76 ], [ %l1_out_buffer_63_1, %branch75 ], [ %l1_out_buffer_63_1, %branch74 ], [ %l1_out_buffer_63_1, %branch73 ], [ %l1_out_buffer_63_1, %branch72 ], [ %l1_out_buffer_63_1, %branch71 ], [ %l1_out_buffer_63_1, %branch70 ], [ %l1_out_buffer_63_1, %branch69 ], [ %l1_out_buffer_63_1, %branch68 ], [ %l1_out_buffer_63_1, %branch67 ], [ %l1_out_buffer_63_1, %branch66 ], [ %l1_out_buffer_63_1, %branch65 ], [ %l1_out_buffer_63_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:1  %l1_out_buffer_62_2 = phi i32 [ %l1_out_buffer_62_1, %branch127 ], [ 0, %branch126 ], [ %l1_out_buffer_62_1, %branch125 ], [ %l1_out_buffer_62_1, %branch124 ], [ %l1_out_buffer_62_1, %branch123 ], [ %l1_out_buffer_62_1, %branch122 ], [ %l1_out_buffer_62_1, %branch121 ], [ %l1_out_buffer_62_1, %branch120 ], [ %l1_out_buffer_62_1, %branch119 ], [ %l1_out_buffer_62_1, %branch118 ], [ %l1_out_buffer_62_1, %branch117 ], [ %l1_out_buffer_62_1, %branch116 ], [ %l1_out_buffer_62_1, %branch115 ], [ %l1_out_buffer_62_1, %branch114 ], [ %l1_out_buffer_62_1, %branch113 ], [ %l1_out_buffer_62_1, %branch112 ], [ %l1_out_buffer_62_1, %branch111 ], [ %l1_out_buffer_62_1, %branch110 ], [ %l1_out_buffer_62_1, %branch109 ], [ %l1_out_buffer_62_1, %branch108 ], [ %l1_out_buffer_62_1, %branch107 ], [ %l1_out_buffer_62_1, %branch106 ], [ %l1_out_buffer_62_1, %branch105 ], [ %l1_out_buffer_62_1, %branch104 ], [ %l1_out_buffer_62_1, %branch103 ], [ %l1_out_buffer_62_1, %branch102 ], [ %l1_out_buffer_62_1, %branch101 ], [ %l1_out_buffer_62_1, %branch100 ], [ %l1_out_buffer_62_1, %branch99 ], [ %l1_out_buffer_62_1, %branch98 ], [ %l1_out_buffer_62_1, %branch97 ], [ %l1_out_buffer_62_1, %branch96 ], [ %l1_out_buffer_62_1, %branch95 ], [ %l1_out_buffer_62_1, %branch94 ], [ %l1_out_buffer_62_1, %branch93 ], [ %l1_out_buffer_62_1, %branch92 ], [ %l1_out_buffer_62_1, %branch91 ], [ %l1_out_buffer_62_1, %branch90 ], [ %l1_out_buffer_62_1, %branch89 ], [ %l1_out_buffer_62_1, %branch88 ], [ %l1_out_buffer_62_1, %branch87 ], [ %l1_out_buffer_62_1, %branch86 ], [ %l1_out_buffer_62_1, %branch85 ], [ %l1_out_buffer_62_1, %branch84 ], [ %l1_out_buffer_62_1, %branch83 ], [ %l1_out_buffer_62_1, %branch82 ], [ %l1_out_buffer_62_1, %branch81 ], [ %l1_out_buffer_62_1, %branch80 ], [ %l1_out_buffer_62_1, %branch79 ], [ %l1_out_buffer_62_1, %branch78 ], [ %l1_out_buffer_62_1, %branch77 ], [ %l1_out_buffer_62_1, %branch76 ], [ %l1_out_buffer_62_1, %branch75 ], [ %l1_out_buffer_62_1, %branch74 ], [ %l1_out_buffer_62_1, %branch73 ], [ %l1_out_buffer_62_1, %branch72 ], [ %l1_out_buffer_62_1, %branch71 ], [ %l1_out_buffer_62_1, %branch70 ], [ %l1_out_buffer_62_1, %branch69 ], [ %l1_out_buffer_62_1, %branch68 ], [ %l1_out_buffer_62_1, %branch67 ], [ %l1_out_buffer_62_1, %branch66 ], [ %l1_out_buffer_62_1, %branch65 ], [ %l1_out_buffer_62_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:2  %l1_out_buffer_61_2 = phi i32 [ %l1_out_buffer_61_1, %branch127 ], [ %l1_out_buffer_61_1, %branch126 ], [ 0, %branch125 ], [ %l1_out_buffer_61_1, %branch124 ], [ %l1_out_buffer_61_1, %branch123 ], [ %l1_out_buffer_61_1, %branch122 ], [ %l1_out_buffer_61_1, %branch121 ], [ %l1_out_buffer_61_1, %branch120 ], [ %l1_out_buffer_61_1, %branch119 ], [ %l1_out_buffer_61_1, %branch118 ], [ %l1_out_buffer_61_1, %branch117 ], [ %l1_out_buffer_61_1, %branch116 ], [ %l1_out_buffer_61_1, %branch115 ], [ %l1_out_buffer_61_1, %branch114 ], [ %l1_out_buffer_61_1, %branch113 ], [ %l1_out_buffer_61_1, %branch112 ], [ %l1_out_buffer_61_1, %branch111 ], [ %l1_out_buffer_61_1, %branch110 ], [ %l1_out_buffer_61_1, %branch109 ], [ %l1_out_buffer_61_1, %branch108 ], [ %l1_out_buffer_61_1, %branch107 ], [ %l1_out_buffer_61_1, %branch106 ], [ %l1_out_buffer_61_1, %branch105 ], [ %l1_out_buffer_61_1, %branch104 ], [ %l1_out_buffer_61_1, %branch103 ], [ %l1_out_buffer_61_1, %branch102 ], [ %l1_out_buffer_61_1, %branch101 ], [ %l1_out_buffer_61_1, %branch100 ], [ %l1_out_buffer_61_1, %branch99 ], [ %l1_out_buffer_61_1, %branch98 ], [ %l1_out_buffer_61_1, %branch97 ], [ %l1_out_buffer_61_1, %branch96 ], [ %l1_out_buffer_61_1, %branch95 ], [ %l1_out_buffer_61_1, %branch94 ], [ %l1_out_buffer_61_1, %branch93 ], [ %l1_out_buffer_61_1, %branch92 ], [ %l1_out_buffer_61_1, %branch91 ], [ %l1_out_buffer_61_1, %branch90 ], [ %l1_out_buffer_61_1, %branch89 ], [ %l1_out_buffer_61_1, %branch88 ], [ %l1_out_buffer_61_1, %branch87 ], [ %l1_out_buffer_61_1, %branch86 ], [ %l1_out_buffer_61_1, %branch85 ], [ %l1_out_buffer_61_1, %branch84 ], [ %l1_out_buffer_61_1, %branch83 ], [ %l1_out_buffer_61_1, %branch82 ], [ %l1_out_buffer_61_1, %branch81 ], [ %l1_out_buffer_61_1, %branch80 ], [ %l1_out_buffer_61_1, %branch79 ], [ %l1_out_buffer_61_1, %branch78 ], [ %l1_out_buffer_61_1, %branch77 ], [ %l1_out_buffer_61_1, %branch76 ], [ %l1_out_buffer_61_1, %branch75 ], [ %l1_out_buffer_61_1, %branch74 ], [ %l1_out_buffer_61_1, %branch73 ], [ %l1_out_buffer_61_1, %branch72 ], [ %l1_out_buffer_61_1, %branch71 ], [ %l1_out_buffer_61_1, %branch70 ], [ %l1_out_buffer_61_1, %branch69 ], [ %l1_out_buffer_61_1, %branch68 ], [ %l1_out_buffer_61_1, %branch67 ], [ %l1_out_buffer_61_1, %branch66 ], [ %l1_out_buffer_61_1, %branch65 ], [ %l1_out_buffer_61_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61_2"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:3  %l1_out_buffer_60_2 = phi i32 [ %l1_out_buffer_60_1, %branch127 ], [ %l1_out_buffer_60_1, %branch126 ], [ %l1_out_buffer_60_1, %branch125 ], [ 0, %branch124 ], [ %l1_out_buffer_60_1, %branch123 ], [ %l1_out_buffer_60_1, %branch122 ], [ %l1_out_buffer_60_1, %branch121 ], [ %l1_out_buffer_60_1, %branch120 ], [ %l1_out_buffer_60_1, %branch119 ], [ %l1_out_buffer_60_1, %branch118 ], [ %l1_out_buffer_60_1, %branch117 ], [ %l1_out_buffer_60_1, %branch116 ], [ %l1_out_buffer_60_1, %branch115 ], [ %l1_out_buffer_60_1, %branch114 ], [ %l1_out_buffer_60_1, %branch113 ], [ %l1_out_buffer_60_1, %branch112 ], [ %l1_out_buffer_60_1, %branch111 ], [ %l1_out_buffer_60_1, %branch110 ], [ %l1_out_buffer_60_1, %branch109 ], [ %l1_out_buffer_60_1, %branch108 ], [ %l1_out_buffer_60_1, %branch107 ], [ %l1_out_buffer_60_1, %branch106 ], [ %l1_out_buffer_60_1, %branch105 ], [ %l1_out_buffer_60_1, %branch104 ], [ %l1_out_buffer_60_1, %branch103 ], [ %l1_out_buffer_60_1, %branch102 ], [ %l1_out_buffer_60_1, %branch101 ], [ %l1_out_buffer_60_1, %branch100 ], [ %l1_out_buffer_60_1, %branch99 ], [ %l1_out_buffer_60_1, %branch98 ], [ %l1_out_buffer_60_1, %branch97 ], [ %l1_out_buffer_60_1, %branch96 ], [ %l1_out_buffer_60_1, %branch95 ], [ %l1_out_buffer_60_1, %branch94 ], [ %l1_out_buffer_60_1, %branch93 ], [ %l1_out_buffer_60_1, %branch92 ], [ %l1_out_buffer_60_1, %branch91 ], [ %l1_out_buffer_60_1, %branch90 ], [ %l1_out_buffer_60_1, %branch89 ], [ %l1_out_buffer_60_1, %branch88 ], [ %l1_out_buffer_60_1, %branch87 ], [ %l1_out_buffer_60_1, %branch86 ], [ %l1_out_buffer_60_1, %branch85 ], [ %l1_out_buffer_60_1, %branch84 ], [ %l1_out_buffer_60_1, %branch83 ], [ %l1_out_buffer_60_1, %branch82 ], [ %l1_out_buffer_60_1, %branch81 ], [ %l1_out_buffer_60_1, %branch80 ], [ %l1_out_buffer_60_1, %branch79 ], [ %l1_out_buffer_60_1, %branch78 ], [ %l1_out_buffer_60_1, %branch77 ], [ %l1_out_buffer_60_1, %branch76 ], [ %l1_out_buffer_60_1, %branch75 ], [ %l1_out_buffer_60_1, %branch74 ], [ %l1_out_buffer_60_1, %branch73 ], [ %l1_out_buffer_60_1, %branch72 ], [ %l1_out_buffer_60_1, %branch71 ], [ %l1_out_buffer_60_1, %branch70 ], [ %l1_out_buffer_60_1, %branch69 ], [ %l1_out_buffer_60_1, %branch68 ], [ %l1_out_buffer_60_1, %branch67 ], [ %l1_out_buffer_60_1, %branch66 ], [ %l1_out_buffer_60_1, %branch65 ], [ %l1_out_buffer_60_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60_2"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:4  %l1_out_buffer_59_2 = phi i32 [ %l1_out_buffer_59_1, %branch127 ], [ %l1_out_buffer_59_1, %branch126 ], [ %l1_out_buffer_59_1, %branch125 ], [ %l1_out_buffer_59_1, %branch124 ], [ 0, %branch123 ], [ %l1_out_buffer_59_1, %branch122 ], [ %l1_out_buffer_59_1, %branch121 ], [ %l1_out_buffer_59_1, %branch120 ], [ %l1_out_buffer_59_1, %branch119 ], [ %l1_out_buffer_59_1, %branch118 ], [ %l1_out_buffer_59_1, %branch117 ], [ %l1_out_buffer_59_1, %branch116 ], [ %l1_out_buffer_59_1, %branch115 ], [ %l1_out_buffer_59_1, %branch114 ], [ %l1_out_buffer_59_1, %branch113 ], [ %l1_out_buffer_59_1, %branch112 ], [ %l1_out_buffer_59_1, %branch111 ], [ %l1_out_buffer_59_1, %branch110 ], [ %l1_out_buffer_59_1, %branch109 ], [ %l1_out_buffer_59_1, %branch108 ], [ %l1_out_buffer_59_1, %branch107 ], [ %l1_out_buffer_59_1, %branch106 ], [ %l1_out_buffer_59_1, %branch105 ], [ %l1_out_buffer_59_1, %branch104 ], [ %l1_out_buffer_59_1, %branch103 ], [ %l1_out_buffer_59_1, %branch102 ], [ %l1_out_buffer_59_1, %branch101 ], [ %l1_out_buffer_59_1, %branch100 ], [ %l1_out_buffer_59_1, %branch99 ], [ %l1_out_buffer_59_1, %branch98 ], [ %l1_out_buffer_59_1, %branch97 ], [ %l1_out_buffer_59_1, %branch96 ], [ %l1_out_buffer_59_1, %branch95 ], [ %l1_out_buffer_59_1, %branch94 ], [ %l1_out_buffer_59_1, %branch93 ], [ %l1_out_buffer_59_1, %branch92 ], [ %l1_out_buffer_59_1, %branch91 ], [ %l1_out_buffer_59_1, %branch90 ], [ %l1_out_buffer_59_1, %branch89 ], [ %l1_out_buffer_59_1, %branch88 ], [ %l1_out_buffer_59_1, %branch87 ], [ %l1_out_buffer_59_1, %branch86 ], [ %l1_out_buffer_59_1, %branch85 ], [ %l1_out_buffer_59_1, %branch84 ], [ %l1_out_buffer_59_1, %branch83 ], [ %l1_out_buffer_59_1, %branch82 ], [ %l1_out_buffer_59_1, %branch81 ], [ %l1_out_buffer_59_1, %branch80 ], [ %l1_out_buffer_59_1, %branch79 ], [ %l1_out_buffer_59_1, %branch78 ], [ %l1_out_buffer_59_1, %branch77 ], [ %l1_out_buffer_59_1, %branch76 ], [ %l1_out_buffer_59_1, %branch75 ], [ %l1_out_buffer_59_1, %branch74 ], [ %l1_out_buffer_59_1, %branch73 ], [ %l1_out_buffer_59_1, %branch72 ], [ %l1_out_buffer_59_1, %branch71 ], [ %l1_out_buffer_59_1, %branch70 ], [ %l1_out_buffer_59_1, %branch69 ], [ %l1_out_buffer_59_1, %branch68 ], [ %l1_out_buffer_59_1, %branch67 ], [ %l1_out_buffer_59_1, %branch66 ], [ %l1_out_buffer_59_1, %branch65 ], [ %l1_out_buffer_59_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59_2"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:5  %l1_out_buffer_58_2 = phi i32 [ %l1_out_buffer_58_1, %branch127 ], [ %l1_out_buffer_58_1, %branch126 ], [ %l1_out_buffer_58_1, %branch125 ], [ %l1_out_buffer_58_1, %branch124 ], [ %l1_out_buffer_58_1, %branch123 ], [ 0, %branch122 ], [ %l1_out_buffer_58_1, %branch121 ], [ %l1_out_buffer_58_1, %branch120 ], [ %l1_out_buffer_58_1, %branch119 ], [ %l1_out_buffer_58_1, %branch118 ], [ %l1_out_buffer_58_1, %branch117 ], [ %l1_out_buffer_58_1, %branch116 ], [ %l1_out_buffer_58_1, %branch115 ], [ %l1_out_buffer_58_1, %branch114 ], [ %l1_out_buffer_58_1, %branch113 ], [ %l1_out_buffer_58_1, %branch112 ], [ %l1_out_buffer_58_1, %branch111 ], [ %l1_out_buffer_58_1, %branch110 ], [ %l1_out_buffer_58_1, %branch109 ], [ %l1_out_buffer_58_1, %branch108 ], [ %l1_out_buffer_58_1, %branch107 ], [ %l1_out_buffer_58_1, %branch106 ], [ %l1_out_buffer_58_1, %branch105 ], [ %l1_out_buffer_58_1, %branch104 ], [ %l1_out_buffer_58_1, %branch103 ], [ %l1_out_buffer_58_1, %branch102 ], [ %l1_out_buffer_58_1, %branch101 ], [ %l1_out_buffer_58_1, %branch100 ], [ %l1_out_buffer_58_1, %branch99 ], [ %l1_out_buffer_58_1, %branch98 ], [ %l1_out_buffer_58_1, %branch97 ], [ %l1_out_buffer_58_1, %branch96 ], [ %l1_out_buffer_58_1, %branch95 ], [ %l1_out_buffer_58_1, %branch94 ], [ %l1_out_buffer_58_1, %branch93 ], [ %l1_out_buffer_58_1, %branch92 ], [ %l1_out_buffer_58_1, %branch91 ], [ %l1_out_buffer_58_1, %branch90 ], [ %l1_out_buffer_58_1, %branch89 ], [ %l1_out_buffer_58_1, %branch88 ], [ %l1_out_buffer_58_1, %branch87 ], [ %l1_out_buffer_58_1, %branch86 ], [ %l1_out_buffer_58_1, %branch85 ], [ %l1_out_buffer_58_1, %branch84 ], [ %l1_out_buffer_58_1, %branch83 ], [ %l1_out_buffer_58_1, %branch82 ], [ %l1_out_buffer_58_1, %branch81 ], [ %l1_out_buffer_58_1, %branch80 ], [ %l1_out_buffer_58_1, %branch79 ], [ %l1_out_buffer_58_1, %branch78 ], [ %l1_out_buffer_58_1, %branch77 ], [ %l1_out_buffer_58_1, %branch76 ], [ %l1_out_buffer_58_1, %branch75 ], [ %l1_out_buffer_58_1, %branch74 ], [ %l1_out_buffer_58_1, %branch73 ], [ %l1_out_buffer_58_1, %branch72 ], [ %l1_out_buffer_58_1, %branch71 ], [ %l1_out_buffer_58_1, %branch70 ], [ %l1_out_buffer_58_1, %branch69 ], [ %l1_out_buffer_58_1, %branch68 ], [ %l1_out_buffer_58_1, %branch67 ], [ %l1_out_buffer_58_1, %branch66 ], [ %l1_out_buffer_58_1, %branch65 ], [ %l1_out_buffer_58_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58_2"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:6  %l1_out_buffer_57_2 = phi i32 [ %l1_out_buffer_57_1, %branch127 ], [ %l1_out_buffer_57_1, %branch126 ], [ %l1_out_buffer_57_1, %branch125 ], [ %l1_out_buffer_57_1, %branch124 ], [ %l1_out_buffer_57_1, %branch123 ], [ %l1_out_buffer_57_1, %branch122 ], [ 0, %branch121 ], [ %l1_out_buffer_57_1, %branch120 ], [ %l1_out_buffer_57_1, %branch119 ], [ %l1_out_buffer_57_1, %branch118 ], [ %l1_out_buffer_57_1, %branch117 ], [ %l1_out_buffer_57_1, %branch116 ], [ %l1_out_buffer_57_1, %branch115 ], [ %l1_out_buffer_57_1, %branch114 ], [ %l1_out_buffer_57_1, %branch113 ], [ %l1_out_buffer_57_1, %branch112 ], [ %l1_out_buffer_57_1, %branch111 ], [ %l1_out_buffer_57_1, %branch110 ], [ %l1_out_buffer_57_1, %branch109 ], [ %l1_out_buffer_57_1, %branch108 ], [ %l1_out_buffer_57_1, %branch107 ], [ %l1_out_buffer_57_1, %branch106 ], [ %l1_out_buffer_57_1, %branch105 ], [ %l1_out_buffer_57_1, %branch104 ], [ %l1_out_buffer_57_1, %branch103 ], [ %l1_out_buffer_57_1, %branch102 ], [ %l1_out_buffer_57_1, %branch101 ], [ %l1_out_buffer_57_1, %branch100 ], [ %l1_out_buffer_57_1, %branch99 ], [ %l1_out_buffer_57_1, %branch98 ], [ %l1_out_buffer_57_1, %branch97 ], [ %l1_out_buffer_57_1, %branch96 ], [ %l1_out_buffer_57_1, %branch95 ], [ %l1_out_buffer_57_1, %branch94 ], [ %l1_out_buffer_57_1, %branch93 ], [ %l1_out_buffer_57_1, %branch92 ], [ %l1_out_buffer_57_1, %branch91 ], [ %l1_out_buffer_57_1, %branch90 ], [ %l1_out_buffer_57_1, %branch89 ], [ %l1_out_buffer_57_1, %branch88 ], [ %l1_out_buffer_57_1, %branch87 ], [ %l1_out_buffer_57_1, %branch86 ], [ %l1_out_buffer_57_1, %branch85 ], [ %l1_out_buffer_57_1, %branch84 ], [ %l1_out_buffer_57_1, %branch83 ], [ %l1_out_buffer_57_1, %branch82 ], [ %l1_out_buffer_57_1, %branch81 ], [ %l1_out_buffer_57_1, %branch80 ], [ %l1_out_buffer_57_1, %branch79 ], [ %l1_out_buffer_57_1, %branch78 ], [ %l1_out_buffer_57_1, %branch77 ], [ %l1_out_buffer_57_1, %branch76 ], [ %l1_out_buffer_57_1, %branch75 ], [ %l1_out_buffer_57_1, %branch74 ], [ %l1_out_buffer_57_1, %branch73 ], [ %l1_out_buffer_57_1, %branch72 ], [ %l1_out_buffer_57_1, %branch71 ], [ %l1_out_buffer_57_1, %branch70 ], [ %l1_out_buffer_57_1, %branch69 ], [ %l1_out_buffer_57_1, %branch68 ], [ %l1_out_buffer_57_1, %branch67 ], [ %l1_out_buffer_57_1, %branch66 ], [ %l1_out_buffer_57_1, %branch65 ], [ %l1_out_buffer_57_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57_2"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:7  %l1_out_buffer_56_2 = phi i32 [ %l1_out_buffer_56_1, %branch127 ], [ %l1_out_buffer_56_1, %branch126 ], [ %l1_out_buffer_56_1, %branch125 ], [ %l1_out_buffer_56_1, %branch124 ], [ %l1_out_buffer_56_1, %branch123 ], [ %l1_out_buffer_56_1, %branch122 ], [ %l1_out_buffer_56_1, %branch121 ], [ 0, %branch120 ], [ %l1_out_buffer_56_1, %branch119 ], [ %l1_out_buffer_56_1, %branch118 ], [ %l1_out_buffer_56_1, %branch117 ], [ %l1_out_buffer_56_1, %branch116 ], [ %l1_out_buffer_56_1, %branch115 ], [ %l1_out_buffer_56_1, %branch114 ], [ %l1_out_buffer_56_1, %branch113 ], [ %l1_out_buffer_56_1, %branch112 ], [ %l1_out_buffer_56_1, %branch111 ], [ %l1_out_buffer_56_1, %branch110 ], [ %l1_out_buffer_56_1, %branch109 ], [ %l1_out_buffer_56_1, %branch108 ], [ %l1_out_buffer_56_1, %branch107 ], [ %l1_out_buffer_56_1, %branch106 ], [ %l1_out_buffer_56_1, %branch105 ], [ %l1_out_buffer_56_1, %branch104 ], [ %l1_out_buffer_56_1, %branch103 ], [ %l1_out_buffer_56_1, %branch102 ], [ %l1_out_buffer_56_1, %branch101 ], [ %l1_out_buffer_56_1, %branch100 ], [ %l1_out_buffer_56_1, %branch99 ], [ %l1_out_buffer_56_1, %branch98 ], [ %l1_out_buffer_56_1, %branch97 ], [ %l1_out_buffer_56_1, %branch96 ], [ %l1_out_buffer_56_1, %branch95 ], [ %l1_out_buffer_56_1, %branch94 ], [ %l1_out_buffer_56_1, %branch93 ], [ %l1_out_buffer_56_1, %branch92 ], [ %l1_out_buffer_56_1, %branch91 ], [ %l1_out_buffer_56_1, %branch90 ], [ %l1_out_buffer_56_1, %branch89 ], [ %l1_out_buffer_56_1, %branch88 ], [ %l1_out_buffer_56_1, %branch87 ], [ %l1_out_buffer_56_1, %branch86 ], [ %l1_out_buffer_56_1, %branch85 ], [ %l1_out_buffer_56_1, %branch84 ], [ %l1_out_buffer_56_1, %branch83 ], [ %l1_out_buffer_56_1, %branch82 ], [ %l1_out_buffer_56_1, %branch81 ], [ %l1_out_buffer_56_1, %branch80 ], [ %l1_out_buffer_56_1, %branch79 ], [ %l1_out_buffer_56_1, %branch78 ], [ %l1_out_buffer_56_1, %branch77 ], [ %l1_out_buffer_56_1, %branch76 ], [ %l1_out_buffer_56_1, %branch75 ], [ %l1_out_buffer_56_1, %branch74 ], [ %l1_out_buffer_56_1, %branch73 ], [ %l1_out_buffer_56_1, %branch72 ], [ %l1_out_buffer_56_1, %branch71 ], [ %l1_out_buffer_56_1, %branch70 ], [ %l1_out_buffer_56_1, %branch69 ], [ %l1_out_buffer_56_1, %branch68 ], [ %l1_out_buffer_56_1, %branch67 ], [ %l1_out_buffer_56_1, %branch66 ], [ %l1_out_buffer_56_1, %branch65 ], [ %l1_out_buffer_56_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56_2"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:8  %l1_out_buffer_55_2 = phi i32 [ %l1_out_buffer_55_1, %branch127 ], [ %l1_out_buffer_55_1, %branch126 ], [ %l1_out_buffer_55_1, %branch125 ], [ %l1_out_buffer_55_1, %branch124 ], [ %l1_out_buffer_55_1, %branch123 ], [ %l1_out_buffer_55_1, %branch122 ], [ %l1_out_buffer_55_1, %branch121 ], [ %l1_out_buffer_55_1, %branch120 ], [ 0, %branch119 ], [ %l1_out_buffer_55_1, %branch118 ], [ %l1_out_buffer_55_1, %branch117 ], [ %l1_out_buffer_55_1, %branch116 ], [ %l1_out_buffer_55_1, %branch115 ], [ %l1_out_buffer_55_1, %branch114 ], [ %l1_out_buffer_55_1, %branch113 ], [ %l1_out_buffer_55_1, %branch112 ], [ %l1_out_buffer_55_1, %branch111 ], [ %l1_out_buffer_55_1, %branch110 ], [ %l1_out_buffer_55_1, %branch109 ], [ %l1_out_buffer_55_1, %branch108 ], [ %l1_out_buffer_55_1, %branch107 ], [ %l1_out_buffer_55_1, %branch106 ], [ %l1_out_buffer_55_1, %branch105 ], [ %l1_out_buffer_55_1, %branch104 ], [ %l1_out_buffer_55_1, %branch103 ], [ %l1_out_buffer_55_1, %branch102 ], [ %l1_out_buffer_55_1, %branch101 ], [ %l1_out_buffer_55_1, %branch100 ], [ %l1_out_buffer_55_1, %branch99 ], [ %l1_out_buffer_55_1, %branch98 ], [ %l1_out_buffer_55_1, %branch97 ], [ %l1_out_buffer_55_1, %branch96 ], [ %l1_out_buffer_55_1, %branch95 ], [ %l1_out_buffer_55_1, %branch94 ], [ %l1_out_buffer_55_1, %branch93 ], [ %l1_out_buffer_55_1, %branch92 ], [ %l1_out_buffer_55_1, %branch91 ], [ %l1_out_buffer_55_1, %branch90 ], [ %l1_out_buffer_55_1, %branch89 ], [ %l1_out_buffer_55_1, %branch88 ], [ %l1_out_buffer_55_1, %branch87 ], [ %l1_out_buffer_55_1, %branch86 ], [ %l1_out_buffer_55_1, %branch85 ], [ %l1_out_buffer_55_1, %branch84 ], [ %l1_out_buffer_55_1, %branch83 ], [ %l1_out_buffer_55_1, %branch82 ], [ %l1_out_buffer_55_1, %branch81 ], [ %l1_out_buffer_55_1, %branch80 ], [ %l1_out_buffer_55_1, %branch79 ], [ %l1_out_buffer_55_1, %branch78 ], [ %l1_out_buffer_55_1, %branch77 ], [ %l1_out_buffer_55_1, %branch76 ], [ %l1_out_buffer_55_1, %branch75 ], [ %l1_out_buffer_55_1, %branch74 ], [ %l1_out_buffer_55_1, %branch73 ], [ %l1_out_buffer_55_1, %branch72 ], [ %l1_out_buffer_55_1, %branch71 ], [ %l1_out_buffer_55_1, %branch70 ], [ %l1_out_buffer_55_1, %branch69 ], [ %l1_out_buffer_55_1, %branch68 ], [ %l1_out_buffer_55_1, %branch67 ], [ %l1_out_buffer_55_1, %branch66 ], [ %l1_out_buffer_55_1, %branch65 ], [ %l1_out_buffer_55_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55_2"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:9  %l1_out_buffer_54_2 = phi i32 [ %l1_out_buffer_54_1, %branch127 ], [ %l1_out_buffer_54_1, %branch126 ], [ %l1_out_buffer_54_1, %branch125 ], [ %l1_out_buffer_54_1, %branch124 ], [ %l1_out_buffer_54_1, %branch123 ], [ %l1_out_buffer_54_1, %branch122 ], [ %l1_out_buffer_54_1, %branch121 ], [ %l1_out_buffer_54_1, %branch120 ], [ %l1_out_buffer_54_1, %branch119 ], [ 0, %branch118 ], [ %l1_out_buffer_54_1, %branch117 ], [ %l1_out_buffer_54_1, %branch116 ], [ %l1_out_buffer_54_1, %branch115 ], [ %l1_out_buffer_54_1, %branch114 ], [ %l1_out_buffer_54_1, %branch113 ], [ %l1_out_buffer_54_1, %branch112 ], [ %l1_out_buffer_54_1, %branch111 ], [ %l1_out_buffer_54_1, %branch110 ], [ %l1_out_buffer_54_1, %branch109 ], [ %l1_out_buffer_54_1, %branch108 ], [ %l1_out_buffer_54_1, %branch107 ], [ %l1_out_buffer_54_1, %branch106 ], [ %l1_out_buffer_54_1, %branch105 ], [ %l1_out_buffer_54_1, %branch104 ], [ %l1_out_buffer_54_1, %branch103 ], [ %l1_out_buffer_54_1, %branch102 ], [ %l1_out_buffer_54_1, %branch101 ], [ %l1_out_buffer_54_1, %branch100 ], [ %l1_out_buffer_54_1, %branch99 ], [ %l1_out_buffer_54_1, %branch98 ], [ %l1_out_buffer_54_1, %branch97 ], [ %l1_out_buffer_54_1, %branch96 ], [ %l1_out_buffer_54_1, %branch95 ], [ %l1_out_buffer_54_1, %branch94 ], [ %l1_out_buffer_54_1, %branch93 ], [ %l1_out_buffer_54_1, %branch92 ], [ %l1_out_buffer_54_1, %branch91 ], [ %l1_out_buffer_54_1, %branch90 ], [ %l1_out_buffer_54_1, %branch89 ], [ %l1_out_buffer_54_1, %branch88 ], [ %l1_out_buffer_54_1, %branch87 ], [ %l1_out_buffer_54_1, %branch86 ], [ %l1_out_buffer_54_1, %branch85 ], [ %l1_out_buffer_54_1, %branch84 ], [ %l1_out_buffer_54_1, %branch83 ], [ %l1_out_buffer_54_1, %branch82 ], [ %l1_out_buffer_54_1, %branch81 ], [ %l1_out_buffer_54_1, %branch80 ], [ %l1_out_buffer_54_1, %branch79 ], [ %l1_out_buffer_54_1, %branch78 ], [ %l1_out_buffer_54_1, %branch77 ], [ %l1_out_buffer_54_1, %branch76 ], [ %l1_out_buffer_54_1, %branch75 ], [ %l1_out_buffer_54_1, %branch74 ], [ %l1_out_buffer_54_1, %branch73 ], [ %l1_out_buffer_54_1, %branch72 ], [ %l1_out_buffer_54_1, %branch71 ], [ %l1_out_buffer_54_1, %branch70 ], [ %l1_out_buffer_54_1, %branch69 ], [ %l1_out_buffer_54_1, %branch68 ], [ %l1_out_buffer_54_1, %branch67 ], [ %l1_out_buffer_54_1, %branch66 ], [ %l1_out_buffer_54_1, %branch65 ], [ %l1_out_buffer_54_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54_2"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:10  %l1_out_buffer_53_2 = phi i32 [ %l1_out_buffer_53_1, %branch127 ], [ %l1_out_buffer_53_1, %branch126 ], [ %l1_out_buffer_53_1, %branch125 ], [ %l1_out_buffer_53_1, %branch124 ], [ %l1_out_buffer_53_1, %branch123 ], [ %l1_out_buffer_53_1, %branch122 ], [ %l1_out_buffer_53_1, %branch121 ], [ %l1_out_buffer_53_1, %branch120 ], [ %l1_out_buffer_53_1, %branch119 ], [ %l1_out_buffer_53_1, %branch118 ], [ 0, %branch117 ], [ %l1_out_buffer_53_1, %branch116 ], [ %l1_out_buffer_53_1, %branch115 ], [ %l1_out_buffer_53_1, %branch114 ], [ %l1_out_buffer_53_1, %branch113 ], [ %l1_out_buffer_53_1, %branch112 ], [ %l1_out_buffer_53_1, %branch111 ], [ %l1_out_buffer_53_1, %branch110 ], [ %l1_out_buffer_53_1, %branch109 ], [ %l1_out_buffer_53_1, %branch108 ], [ %l1_out_buffer_53_1, %branch107 ], [ %l1_out_buffer_53_1, %branch106 ], [ %l1_out_buffer_53_1, %branch105 ], [ %l1_out_buffer_53_1, %branch104 ], [ %l1_out_buffer_53_1, %branch103 ], [ %l1_out_buffer_53_1, %branch102 ], [ %l1_out_buffer_53_1, %branch101 ], [ %l1_out_buffer_53_1, %branch100 ], [ %l1_out_buffer_53_1, %branch99 ], [ %l1_out_buffer_53_1, %branch98 ], [ %l1_out_buffer_53_1, %branch97 ], [ %l1_out_buffer_53_1, %branch96 ], [ %l1_out_buffer_53_1, %branch95 ], [ %l1_out_buffer_53_1, %branch94 ], [ %l1_out_buffer_53_1, %branch93 ], [ %l1_out_buffer_53_1, %branch92 ], [ %l1_out_buffer_53_1, %branch91 ], [ %l1_out_buffer_53_1, %branch90 ], [ %l1_out_buffer_53_1, %branch89 ], [ %l1_out_buffer_53_1, %branch88 ], [ %l1_out_buffer_53_1, %branch87 ], [ %l1_out_buffer_53_1, %branch86 ], [ %l1_out_buffer_53_1, %branch85 ], [ %l1_out_buffer_53_1, %branch84 ], [ %l1_out_buffer_53_1, %branch83 ], [ %l1_out_buffer_53_1, %branch82 ], [ %l1_out_buffer_53_1, %branch81 ], [ %l1_out_buffer_53_1, %branch80 ], [ %l1_out_buffer_53_1, %branch79 ], [ %l1_out_buffer_53_1, %branch78 ], [ %l1_out_buffer_53_1, %branch77 ], [ %l1_out_buffer_53_1, %branch76 ], [ %l1_out_buffer_53_1, %branch75 ], [ %l1_out_buffer_53_1, %branch74 ], [ %l1_out_buffer_53_1, %branch73 ], [ %l1_out_buffer_53_1, %branch72 ], [ %l1_out_buffer_53_1, %branch71 ], [ %l1_out_buffer_53_1, %branch70 ], [ %l1_out_buffer_53_1, %branch69 ], [ %l1_out_buffer_53_1, %branch68 ], [ %l1_out_buffer_53_1, %branch67 ], [ %l1_out_buffer_53_1, %branch66 ], [ %l1_out_buffer_53_1, %branch65 ], [ %l1_out_buffer_53_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53_2"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:11  %l1_out_buffer_52_2 = phi i32 [ %l1_out_buffer_52_1, %branch127 ], [ %l1_out_buffer_52_1, %branch126 ], [ %l1_out_buffer_52_1, %branch125 ], [ %l1_out_buffer_52_1, %branch124 ], [ %l1_out_buffer_52_1, %branch123 ], [ %l1_out_buffer_52_1, %branch122 ], [ %l1_out_buffer_52_1, %branch121 ], [ %l1_out_buffer_52_1, %branch120 ], [ %l1_out_buffer_52_1, %branch119 ], [ %l1_out_buffer_52_1, %branch118 ], [ %l1_out_buffer_52_1, %branch117 ], [ 0, %branch116 ], [ %l1_out_buffer_52_1, %branch115 ], [ %l1_out_buffer_52_1, %branch114 ], [ %l1_out_buffer_52_1, %branch113 ], [ %l1_out_buffer_52_1, %branch112 ], [ %l1_out_buffer_52_1, %branch111 ], [ %l1_out_buffer_52_1, %branch110 ], [ %l1_out_buffer_52_1, %branch109 ], [ %l1_out_buffer_52_1, %branch108 ], [ %l1_out_buffer_52_1, %branch107 ], [ %l1_out_buffer_52_1, %branch106 ], [ %l1_out_buffer_52_1, %branch105 ], [ %l1_out_buffer_52_1, %branch104 ], [ %l1_out_buffer_52_1, %branch103 ], [ %l1_out_buffer_52_1, %branch102 ], [ %l1_out_buffer_52_1, %branch101 ], [ %l1_out_buffer_52_1, %branch100 ], [ %l1_out_buffer_52_1, %branch99 ], [ %l1_out_buffer_52_1, %branch98 ], [ %l1_out_buffer_52_1, %branch97 ], [ %l1_out_buffer_52_1, %branch96 ], [ %l1_out_buffer_52_1, %branch95 ], [ %l1_out_buffer_52_1, %branch94 ], [ %l1_out_buffer_52_1, %branch93 ], [ %l1_out_buffer_52_1, %branch92 ], [ %l1_out_buffer_52_1, %branch91 ], [ %l1_out_buffer_52_1, %branch90 ], [ %l1_out_buffer_52_1, %branch89 ], [ %l1_out_buffer_52_1, %branch88 ], [ %l1_out_buffer_52_1, %branch87 ], [ %l1_out_buffer_52_1, %branch86 ], [ %l1_out_buffer_52_1, %branch85 ], [ %l1_out_buffer_52_1, %branch84 ], [ %l1_out_buffer_52_1, %branch83 ], [ %l1_out_buffer_52_1, %branch82 ], [ %l1_out_buffer_52_1, %branch81 ], [ %l1_out_buffer_52_1, %branch80 ], [ %l1_out_buffer_52_1, %branch79 ], [ %l1_out_buffer_52_1, %branch78 ], [ %l1_out_buffer_52_1, %branch77 ], [ %l1_out_buffer_52_1, %branch76 ], [ %l1_out_buffer_52_1, %branch75 ], [ %l1_out_buffer_52_1, %branch74 ], [ %l1_out_buffer_52_1, %branch73 ], [ %l1_out_buffer_52_1, %branch72 ], [ %l1_out_buffer_52_1, %branch71 ], [ %l1_out_buffer_52_1, %branch70 ], [ %l1_out_buffer_52_1, %branch69 ], [ %l1_out_buffer_52_1, %branch68 ], [ %l1_out_buffer_52_1, %branch67 ], [ %l1_out_buffer_52_1, %branch66 ], [ %l1_out_buffer_52_1, %branch65 ], [ %l1_out_buffer_52_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52_2"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:12  %l1_out_buffer_51_2 = phi i32 [ %l1_out_buffer_51_1, %branch127 ], [ %l1_out_buffer_51_1, %branch126 ], [ %l1_out_buffer_51_1, %branch125 ], [ %l1_out_buffer_51_1, %branch124 ], [ %l1_out_buffer_51_1, %branch123 ], [ %l1_out_buffer_51_1, %branch122 ], [ %l1_out_buffer_51_1, %branch121 ], [ %l1_out_buffer_51_1, %branch120 ], [ %l1_out_buffer_51_1, %branch119 ], [ %l1_out_buffer_51_1, %branch118 ], [ %l1_out_buffer_51_1, %branch117 ], [ %l1_out_buffer_51_1, %branch116 ], [ 0, %branch115 ], [ %l1_out_buffer_51_1, %branch114 ], [ %l1_out_buffer_51_1, %branch113 ], [ %l1_out_buffer_51_1, %branch112 ], [ %l1_out_buffer_51_1, %branch111 ], [ %l1_out_buffer_51_1, %branch110 ], [ %l1_out_buffer_51_1, %branch109 ], [ %l1_out_buffer_51_1, %branch108 ], [ %l1_out_buffer_51_1, %branch107 ], [ %l1_out_buffer_51_1, %branch106 ], [ %l1_out_buffer_51_1, %branch105 ], [ %l1_out_buffer_51_1, %branch104 ], [ %l1_out_buffer_51_1, %branch103 ], [ %l1_out_buffer_51_1, %branch102 ], [ %l1_out_buffer_51_1, %branch101 ], [ %l1_out_buffer_51_1, %branch100 ], [ %l1_out_buffer_51_1, %branch99 ], [ %l1_out_buffer_51_1, %branch98 ], [ %l1_out_buffer_51_1, %branch97 ], [ %l1_out_buffer_51_1, %branch96 ], [ %l1_out_buffer_51_1, %branch95 ], [ %l1_out_buffer_51_1, %branch94 ], [ %l1_out_buffer_51_1, %branch93 ], [ %l1_out_buffer_51_1, %branch92 ], [ %l1_out_buffer_51_1, %branch91 ], [ %l1_out_buffer_51_1, %branch90 ], [ %l1_out_buffer_51_1, %branch89 ], [ %l1_out_buffer_51_1, %branch88 ], [ %l1_out_buffer_51_1, %branch87 ], [ %l1_out_buffer_51_1, %branch86 ], [ %l1_out_buffer_51_1, %branch85 ], [ %l1_out_buffer_51_1, %branch84 ], [ %l1_out_buffer_51_1, %branch83 ], [ %l1_out_buffer_51_1, %branch82 ], [ %l1_out_buffer_51_1, %branch81 ], [ %l1_out_buffer_51_1, %branch80 ], [ %l1_out_buffer_51_1, %branch79 ], [ %l1_out_buffer_51_1, %branch78 ], [ %l1_out_buffer_51_1, %branch77 ], [ %l1_out_buffer_51_1, %branch76 ], [ %l1_out_buffer_51_1, %branch75 ], [ %l1_out_buffer_51_1, %branch74 ], [ %l1_out_buffer_51_1, %branch73 ], [ %l1_out_buffer_51_1, %branch72 ], [ %l1_out_buffer_51_1, %branch71 ], [ %l1_out_buffer_51_1, %branch70 ], [ %l1_out_buffer_51_1, %branch69 ], [ %l1_out_buffer_51_1, %branch68 ], [ %l1_out_buffer_51_1, %branch67 ], [ %l1_out_buffer_51_1, %branch66 ], [ %l1_out_buffer_51_1, %branch65 ], [ %l1_out_buffer_51_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51_2"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:13  %l1_out_buffer_50_2 = phi i32 [ %l1_out_buffer_50_1, %branch127 ], [ %l1_out_buffer_50_1, %branch126 ], [ %l1_out_buffer_50_1, %branch125 ], [ %l1_out_buffer_50_1, %branch124 ], [ %l1_out_buffer_50_1, %branch123 ], [ %l1_out_buffer_50_1, %branch122 ], [ %l1_out_buffer_50_1, %branch121 ], [ %l1_out_buffer_50_1, %branch120 ], [ %l1_out_buffer_50_1, %branch119 ], [ %l1_out_buffer_50_1, %branch118 ], [ %l1_out_buffer_50_1, %branch117 ], [ %l1_out_buffer_50_1, %branch116 ], [ %l1_out_buffer_50_1, %branch115 ], [ 0, %branch114 ], [ %l1_out_buffer_50_1, %branch113 ], [ %l1_out_buffer_50_1, %branch112 ], [ %l1_out_buffer_50_1, %branch111 ], [ %l1_out_buffer_50_1, %branch110 ], [ %l1_out_buffer_50_1, %branch109 ], [ %l1_out_buffer_50_1, %branch108 ], [ %l1_out_buffer_50_1, %branch107 ], [ %l1_out_buffer_50_1, %branch106 ], [ %l1_out_buffer_50_1, %branch105 ], [ %l1_out_buffer_50_1, %branch104 ], [ %l1_out_buffer_50_1, %branch103 ], [ %l1_out_buffer_50_1, %branch102 ], [ %l1_out_buffer_50_1, %branch101 ], [ %l1_out_buffer_50_1, %branch100 ], [ %l1_out_buffer_50_1, %branch99 ], [ %l1_out_buffer_50_1, %branch98 ], [ %l1_out_buffer_50_1, %branch97 ], [ %l1_out_buffer_50_1, %branch96 ], [ %l1_out_buffer_50_1, %branch95 ], [ %l1_out_buffer_50_1, %branch94 ], [ %l1_out_buffer_50_1, %branch93 ], [ %l1_out_buffer_50_1, %branch92 ], [ %l1_out_buffer_50_1, %branch91 ], [ %l1_out_buffer_50_1, %branch90 ], [ %l1_out_buffer_50_1, %branch89 ], [ %l1_out_buffer_50_1, %branch88 ], [ %l1_out_buffer_50_1, %branch87 ], [ %l1_out_buffer_50_1, %branch86 ], [ %l1_out_buffer_50_1, %branch85 ], [ %l1_out_buffer_50_1, %branch84 ], [ %l1_out_buffer_50_1, %branch83 ], [ %l1_out_buffer_50_1, %branch82 ], [ %l1_out_buffer_50_1, %branch81 ], [ %l1_out_buffer_50_1, %branch80 ], [ %l1_out_buffer_50_1, %branch79 ], [ %l1_out_buffer_50_1, %branch78 ], [ %l1_out_buffer_50_1, %branch77 ], [ %l1_out_buffer_50_1, %branch76 ], [ %l1_out_buffer_50_1, %branch75 ], [ %l1_out_buffer_50_1, %branch74 ], [ %l1_out_buffer_50_1, %branch73 ], [ %l1_out_buffer_50_1, %branch72 ], [ %l1_out_buffer_50_1, %branch71 ], [ %l1_out_buffer_50_1, %branch70 ], [ %l1_out_buffer_50_1, %branch69 ], [ %l1_out_buffer_50_1, %branch68 ], [ %l1_out_buffer_50_1, %branch67 ], [ %l1_out_buffer_50_1, %branch66 ], [ %l1_out_buffer_50_1, %branch65 ], [ %l1_out_buffer_50_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50_2"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:14  %l1_out_buffer_49_2 = phi i32 [ %l1_out_buffer_49_1, %branch127 ], [ %l1_out_buffer_49_1, %branch126 ], [ %l1_out_buffer_49_1, %branch125 ], [ %l1_out_buffer_49_1, %branch124 ], [ %l1_out_buffer_49_1, %branch123 ], [ %l1_out_buffer_49_1, %branch122 ], [ %l1_out_buffer_49_1, %branch121 ], [ %l1_out_buffer_49_1, %branch120 ], [ %l1_out_buffer_49_1, %branch119 ], [ %l1_out_buffer_49_1, %branch118 ], [ %l1_out_buffer_49_1, %branch117 ], [ %l1_out_buffer_49_1, %branch116 ], [ %l1_out_buffer_49_1, %branch115 ], [ %l1_out_buffer_49_1, %branch114 ], [ 0, %branch113 ], [ %l1_out_buffer_49_1, %branch112 ], [ %l1_out_buffer_49_1, %branch111 ], [ %l1_out_buffer_49_1, %branch110 ], [ %l1_out_buffer_49_1, %branch109 ], [ %l1_out_buffer_49_1, %branch108 ], [ %l1_out_buffer_49_1, %branch107 ], [ %l1_out_buffer_49_1, %branch106 ], [ %l1_out_buffer_49_1, %branch105 ], [ %l1_out_buffer_49_1, %branch104 ], [ %l1_out_buffer_49_1, %branch103 ], [ %l1_out_buffer_49_1, %branch102 ], [ %l1_out_buffer_49_1, %branch101 ], [ %l1_out_buffer_49_1, %branch100 ], [ %l1_out_buffer_49_1, %branch99 ], [ %l1_out_buffer_49_1, %branch98 ], [ %l1_out_buffer_49_1, %branch97 ], [ %l1_out_buffer_49_1, %branch96 ], [ %l1_out_buffer_49_1, %branch95 ], [ %l1_out_buffer_49_1, %branch94 ], [ %l1_out_buffer_49_1, %branch93 ], [ %l1_out_buffer_49_1, %branch92 ], [ %l1_out_buffer_49_1, %branch91 ], [ %l1_out_buffer_49_1, %branch90 ], [ %l1_out_buffer_49_1, %branch89 ], [ %l1_out_buffer_49_1, %branch88 ], [ %l1_out_buffer_49_1, %branch87 ], [ %l1_out_buffer_49_1, %branch86 ], [ %l1_out_buffer_49_1, %branch85 ], [ %l1_out_buffer_49_1, %branch84 ], [ %l1_out_buffer_49_1, %branch83 ], [ %l1_out_buffer_49_1, %branch82 ], [ %l1_out_buffer_49_1, %branch81 ], [ %l1_out_buffer_49_1, %branch80 ], [ %l1_out_buffer_49_1, %branch79 ], [ %l1_out_buffer_49_1, %branch78 ], [ %l1_out_buffer_49_1, %branch77 ], [ %l1_out_buffer_49_1, %branch76 ], [ %l1_out_buffer_49_1, %branch75 ], [ %l1_out_buffer_49_1, %branch74 ], [ %l1_out_buffer_49_1, %branch73 ], [ %l1_out_buffer_49_1, %branch72 ], [ %l1_out_buffer_49_1, %branch71 ], [ %l1_out_buffer_49_1, %branch70 ], [ %l1_out_buffer_49_1, %branch69 ], [ %l1_out_buffer_49_1, %branch68 ], [ %l1_out_buffer_49_1, %branch67 ], [ %l1_out_buffer_49_1, %branch66 ], [ %l1_out_buffer_49_1, %branch65 ], [ %l1_out_buffer_49_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49_2"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:15  %l1_out_buffer_48_2 = phi i32 [ %l1_out_buffer_48_1, %branch127 ], [ %l1_out_buffer_48_1, %branch126 ], [ %l1_out_buffer_48_1, %branch125 ], [ %l1_out_buffer_48_1, %branch124 ], [ %l1_out_buffer_48_1, %branch123 ], [ %l1_out_buffer_48_1, %branch122 ], [ %l1_out_buffer_48_1, %branch121 ], [ %l1_out_buffer_48_1, %branch120 ], [ %l1_out_buffer_48_1, %branch119 ], [ %l1_out_buffer_48_1, %branch118 ], [ %l1_out_buffer_48_1, %branch117 ], [ %l1_out_buffer_48_1, %branch116 ], [ %l1_out_buffer_48_1, %branch115 ], [ %l1_out_buffer_48_1, %branch114 ], [ %l1_out_buffer_48_1, %branch113 ], [ 0, %branch112 ], [ %l1_out_buffer_48_1, %branch111 ], [ %l1_out_buffer_48_1, %branch110 ], [ %l1_out_buffer_48_1, %branch109 ], [ %l1_out_buffer_48_1, %branch108 ], [ %l1_out_buffer_48_1, %branch107 ], [ %l1_out_buffer_48_1, %branch106 ], [ %l1_out_buffer_48_1, %branch105 ], [ %l1_out_buffer_48_1, %branch104 ], [ %l1_out_buffer_48_1, %branch103 ], [ %l1_out_buffer_48_1, %branch102 ], [ %l1_out_buffer_48_1, %branch101 ], [ %l1_out_buffer_48_1, %branch100 ], [ %l1_out_buffer_48_1, %branch99 ], [ %l1_out_buffer_48_1, %branch98 ], [ %l1_out_buffer_48_1, %branch97 ], [ %l1_out_buffer_48_1, %branch96 ], [ %l1_out_buffer_48_1, %branch95 ], [ %l1_out_buffer_48_1, %branch94 ], [ %l1_out_buffer_48_1, %branch93 ], [ %l1_out_buffer_48_1, %branch92 ], [ %l1_out_buffer_48_1, %branch91 ], [ %l1_out_buffer_48_1, %branch90 ], [ %l1_out_buffer_48_1, %branch89 ], [ %l1_out_buffer_48_1, %branch88 ], [ %l1_out_buffer_48_1, %branch87 ], [ %l1_out_buffer_48_1, %branch86 ], [ %l1_out_buffer_48_1, %branch85 ], [ %l1_out_buffer_48_1, %branch84 ], [ %l1_out_buffer_48_1, %branch83 ], [ %l1_out_buffer_48_1, %branch82 ], [ %l1_out_buffer_48_1, %branch81 ], [ %l1_out_buffer_48_1, %branch80 ], [ %l1_out_buffer_48_1, %branch79 ], [ %l1_out_buffer_48_1, %branch78 ], [ %l1_out_buffer_48_1, %branch77 ], [ %l1_out_buffer_48_1, %branch76 ], [ %l1_out_buffer_48_1, %branch75 ], [ %l1_out_buffer_48_1, %branch74 ], [ %l1_out_buffer_48_1, %branch73 ], [ %l1_out_buffer_48_1, %branch72 ], [ %l1_out_buffer_48_1, %branch71 ], [ %l1_out_buffer_48_1, %branch70 ], [ %l1_out_buffer_48_1, %branch69 ], [ %l1_out_buffer_48_1, %branch68 ], [ %l1_out_buffer_48_1, %branch67 ], [ %l1_out_buffer_48_1, %branch66 ], [ %l1_out_buffer_48_1, %branch65 ], [ %l1_out_buffer_48_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48_2"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:16  %l1_out_buffer_47_2 = phi i32 [ %l1_out_buffer_47_1, %branch127 ], [ %l1_out_buffer_47_1, %branch126 ], [ %l1_out_buffer_47_1, %branch125 ], [ %l1_out_buffer_47_1, %branch124 ], [ %l1_out_buffer_47_1, %branch123 ], [ %l1_out_buffer_47_1, %branch122 ], [ %l1_out_buffer_47_1, %branch121 ], [ %l1_out_buffer_47_1, %branch120 ], [ %l1_out_buffer_47_1, %branch119 ], [ %l1_out_buffer_47_1, %branch118 ], [ %l1_out_buffer_47_1, %branch117 ], [ %l1_out_buffer_47_1, %branch116 ], [ %l1_out_buffer_47_1, %branch115 ], [ %l1_out_buffer_47_1, %branch114 ], [ %l1_out_buffer_47_1, %branch113 ], [ %l1_out_buffer_47_1, %branch112 ], [ 0, %branch111 ], [ %l1_out_buffer_47_1, %branch110 ], [ %l1_out_buffer_47_1, %branch109 ], [ %l1_out_buffer_47_1, %branch108 ], [ %l1_out_buffer_47_1, %branch107 ], [ %l1_out_buffer_47_1, %branch106 ], [ %l1_out_buffer_47_1, %branch105 ], [ %l1_out_buffer_47_1, %branch104 ], [ %l1_out_buffer_47_1, %branch103 ], [ %l1_out_buffer_47_1, %branch102 ], [ %l1_out_buffer_47_1, %branch101 ], [ %l1_out_buffer_47_1, %branch100 ], [ %l1_out_buffer_47_1, %branch99 ], [ %l1_out_buffer_47_1, %branch98 ], [ %l1_out_buffer_47_1, %branch97 ], [ %l1_out_buffer_47_1, %branch96 ], [ %l1_out_buffer_47_1, %branch95 ], [ %l1_out_buffer_47_1, %branch94 ], [ %l1_out_buffer_47_1, %branch93 ], [ %l1_out_buffer_47_1, %branch92 ], [ %l1_out_buffer_47_1, %branch91 ], [ %l1_out_buffer_47_1, %branch90 ], [ %l1_out_buffer_47_1, %branch89 ], [ %l1_out_buffer_47_1, %branch88 ], [ %l1_out_buffer_47_1, %branch87 ], [ %l1_out_buffer_47_1, %branch86 ], [ %l1_out_buffer_47_1, %branch85 ], [ %l1_out_buffer_47_1, %branch84 ], [ %l1_out_buffer_47_1, %branch83 ], [ %l1_out_buffer_47_1, %branch82 ], [ %l1_out_buffer_47_1, %branch81 ], [ %l1_out_buffer_47_1, %branch80 ], [ %l1_out_buffer_47_1, %branch79 ], [ %l1_out_buffer_47_1, %branch78 ], [ %l1_out_buffer_47_1, %branch77 ], [ %l1_out_buffer_47_1, %branch76 ], [ %l1_out_buffer_47_1, %branch75 ], [ %l1_out_buffer_47_1, %branch74 ], [ %l1_out_buffer_47_1, %branch73 ], [ %l1_out_buffer_47_1, %branch72 ], [ %l1_out_buffer_47_1, %branch71 ], [ %l1_out_buffer_47_1, %branch70 ], [ %l1_out_buffer_47_1, %branch69 ], [ %l1_out_buffer_47_1, %branch68 ], [ %l1_out_buffer_47_1, %branch67 ], [ %l1_out_buffer_47_1, %branch66 ], [ %l1_out_buffer_47_1, %branch65 ], [ %l1_out_buffer_47_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:17  %l1_out_buffer_46_2 = phi i32 [ %l1_out_buffer_46_1, %branch127 ], [ %l1_out_buffer_46_1, %branch126 ], [ %l1_out_buffer_46_1, %branch125 ], [ %l1_out_buffer_46_1, %branch124 ], [ %l1_out_buffer_46_1, %branch123 ], [ %l1_out_buffer_46_1, %branch122 ], [ %l1_out_buffer_46_1, %branch121 ], [ %l1_out_buffer_46_1, %branch120 ], [ %l1_out_buffer_46_1, %branch119 ], [ %l1_out_buffer_46_1, %branch118 ], [ %l1_out_buffer_46_1, %branch117 ], [ %l1_out_buffer_46_1, %branch116 ], [ %l1_out_buffer_46_1, %branch115 ], [ %l1_out_buffer_46_1, %branch114 ], [ %l1_out_buffer_46_1, %branch113 ], [ %l1_out_buffer_46_1, %branch112 ], [ %l1_out_buffer_46_1, %branch111 ], [ 0, %branch110 ], [ %l1_out_buffer_46_1, %branch109 ], [ %l1_out_buffer_46_1, %branch108 ], [ %l1_out_buffer_46_1, %branch107 ], [ %l1_out_buffer_46_1, %branch106 ], [ %l1_out_buffer_46_1, %branch105 ], [ %l1_out_buffer_46_1, %branch104 ], [ %l1_out_buffer_46_1, %branch103 ], [ %l1_out_buffer_46_1, %branch102 ], [ %l1_out_buffer_46_1, %branch101 ], [ %l1_out_buffer_46_1, %branch100 ], [ %l1_out_buffer_46_1, %branch99 ], [ %l1_out_buffer_46_1, %branch98 ], [ %l1_out_buffer_46_1, %branch97 ], [ %l1_out_buffer_46_1, %branch96 ], [ %l1_out_buffer_46_1, %branch95 ], [ %l1_out_buffer_46_1, %branch94 ], [ %l1_out_buffer_46_1, %branch93 ], [ %l1_out_buffer_46_1, %branch92 ], [ %l1_out_buffer_46_1, %branch91 ], [ %l1_out_buffer_46_1, %branch90 ], [ %l1_out_buffer_46_1, %branch89 ], [ %l1_out_buffer_46_1, %branch88 ], [ %l1_out_buffer_46_1, %branch87 ], [ %l1_out_buffer_46_1, %branch86 ], [ %l1_out_buffer_46_1, %branch85 ], [ %l1_out_buffer_46_1, %branch84 ], [ %l1_out_buffer_46_1, %branch83 ], [ %l1_out_buffer_46_1, %branch82 ], [ %l1_out_buffer_46_1, %branch81 ], [ %l1_out_buffer_46_1, %branch80 ], [ %l1_out_buffer_46_1, %branch79 ], [ %l1_out_buffer_46_1, %branch78 ], [ %l1_out_buffer_46_1, %branch77 ], [ %l1_out_buffer_46_1, %branch76 ], [ %l1_out_buffer_46_1, %branch75 ], [ %l1_out_buffer_46_1, %branch74 ], [ %l1_out_buffer_46_1, %branch73 ], [ %l1_out_buffer_46_1, %branch72 ], [ %l1_out_buffer_46_1, %branch71 ], [ %l1_out_buffer_46_1, %branch70 ], [ %l1_out_buffer_46_1, %branch69 ], [ %l1_out_buffer_46_1, %branch68 ], [ %l1_out_buffer_46_1, %branch67 ], [ %l1_out_buffer_46_1, %branch66 ], [ %l1_out_buffer_46_1, %branch65 ], [ %l1_out_buffer_46_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46_2"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:18  %l1_out_buffer_45_2 = phi i32 [ %l1_out_buffer_45_1, %branch127 ], [ %l1_out_buffer_45_1, %branch126 ], [ %l1_out_buffer_45_1, %branch125 ], [ %l1_out_buffer_45_1, %branch124 ], [ %l1_out_buffer_45_1, %branch123 ], [ %l1_out_buffer_45_1, %branch122 ], [ %l1_out_buffer_45_1, %branch121 ], [ %l1_out_buffer_45_1, %branch120 ], [ %l1_out_buffer_45_1, %branch119 ], [ %l1_out_buffer_45_1, %branch118 ], [ %l1_out_buffer_45_1, %branch117 ], [ %l1_out_buffer_45_1, %branch116 ], [ %l1_out_buffer_45_1, %branch115 ], [ %l1_out_buffer_45_1, %branch114 ], [ %l1_out_buffer_45_1, %branch113 ], [ %l1_out_buffer_45_1, %branch112 ], [ %l1_out_buffer_45_1, %branch111 ], [ %l1_out_buffer_45_1, %branch110 ], [ 0, %branch109 ], [ %l1_out_buffer_45_1, %branch108 ], [ %l1_out_buffer_45_1, %branch107 ], [ %l1_out_buffer_45_1, %branch106 ], [ %l1_out_buffer_45_1, %branch105 ], [ %l1_out_buffer_45_1, %branch104 ], [ %l1_out_buffer_45_1, %branch103 ], [ %l1_out_buffer_45_1, %branch102 ], [ %l1_out_buffer_45_1, %branch101 ], [ %l1_out_buffer_45_1, %branch100 ], [ %l1_out_buffer_45_1, %branch99 ], [ %l1_out_buffer_45_1, %branch98 ], [ %l1_out_buffer_45_1, %branch97 ], [ %l1_out_buffer_45_1, %branch96 ], [ %l1_out_buffer_45_1, %branch95 ], [ %l1_out_buffer_45_1, %branch94 ], [ %l1_out_buffer_45_1, %branch93 ], [ %l1_out_buffer_45_1, %branch92 ], [ %l1_out_buffer_45_1, %branch91 ], [ %l1_out_buffer_45_1, %branch90 ], [ %l1_out_buffer_45_1, %branch89 ], [ %l1_out_buffer_45_1, %branch88 ], [ %l1_out_buffer_45_1, %branch87 ], [ %l1_out_buffer_45_1, %branch86 ], [ %l1_out_buffer_45_1, %branch85 ], [ %l1_out_buffer_45_1, %branch84 ], [ %l1_out_buffer_45_1, %branch83 ], [ %l1_out_buffer_45_1, %branch82 ], [ %l1_out_buffer_45_1, %branch81 ], [ %l1_out_buffer_45_1, %branch80 ], [ %l1_out_buffer_45_1, %branch79 ], [ %l1_out_buffer_45_1, %branch78 ], [ %l1_out_buffer_45_1, %branch77 ], [ %l1_out_buffer_45_1, %branch76 ], [ %l1_out_buffer_45_1, %branch75 ], [ %l1_out_buffer_45_1, %branch74 ], [ %l1_out_buffer_45_1, %branch73 ], [ %l1_out_buffer_45_1, %branch72 ], [ %l1_out_buffer_45_1, %branch71 ], [ %l1_out_buffer_45_1, %branch70 ], [ %l1_out_buffer_45_1, %branch69 ], [ %l1_out_buffer_45_1, %branch68 ], [ %l1_out_buffer_45_1, %branch67 ], [ %l1_out_buffer_45_1, %branch66 ], [ %l1_out_buffer_45_1, %branch65 ], [ %l1_out_buffer_45_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:19  %l1_out_buffer_44_2 = phi i32 [ %l1_out_buffer_44_1, %branch127 ], [ %l1_out_buffer_44_1, %branch126 ], [ %l1_out_buffer_44_1, %branch125 ], [ %l1_out_buffer_44_1, %branch124 ], [ %l1_out_buffer_44_1, %branch123 ], [ %l1_out_buffer_44_1, %branch122 ], [ %l1_out_buffer_44_1, %branch121 ], [ %l1_out_buffer_44_1, %branch120 ], [ %l1_out_buffer_44_1, %branch119 ], [ %l1_out_buffer_44_1, %branch118 ], [ %l1_out_buffer_44_1, %branch117 ], [ %l1_out_buffer_44_1, %branch116 ], [ %l1_out_buffer_44_1, %branch115 ], [ %l1_out_buffer_44_1, %branch114 ], [ %l1_out_buffer_44_1, %branch113 ], [ %l1_out_buffer_44_1, %branch112 ], [ %l1_out_buffer_44_1, %branch111 ], [ %l1_out_buffer_44_1, %branch110 ], [ %l1_out_buffer_44_1, %branch109 ], [ 0, %branch108 ], [ %l1_out_buffer_44_1, %branch107 ], [ %l1_out_buffer_44_1, %branch106 ], [ %l1_out_buffer_44_1, %branch105 ], [ %l1_out_buffer_44_1, %branch104 ], [ %l1_out_buffer_44_1, %branch103 ], [ %l1_out_buffer_44_1, %branch102 ], [ %l1_out_buffer_44_1, %branch101 ], [ %l1_out_buffer_44_1, %branch100 ], [ %l1_out_buffer_44_1, %branch99 ], [ %l1_out_buffer_44_1, %branch98 ], [ %l1_out_buffer_44_1, %branch97 ], [ %l1_out_buffer_44_1, %branch96 ], [ %l1_out_buffer_44_1, %branch95 ], [ %l1_out_buffer_44_1, %branch94 ], [ %l1_out_buffer_44_1, %branch93 ], [ %l1_out_buffer_44_1, %branch92 ], [ %l1_out_buffer_44_1, %branch91 ], [ %l1_out_buffer_44_1, %branch90 ], [ %l1_out_buffer_44_1, %branch89 ], [ %l1_out_buffer_44_1, %branch88 ], [ %l1_out_buffer_44_1, %branch87 ], [ %l1_out_buffer_44_1, %branch86 ], [ %l1_out_buffer_44_1, %branch85 ], [ %l1_out_buffer_44_1, %branch84 ], [ %l1_out_buffer_44_1, %branch83 ], [ %l1_out_buffer_44_1, %branch82 ], [ %l1_out_buffer_44_1, %branch81 ], [ %l1_out_buffer_44_1, %branch80 ], [ %l1_out_buffer_44_1, %branch79 ], [ %l1_out_buffer_44_1, %branch78 ], [ %l1_out_buffer_44_1, %branch77 ], [ %l1_out_buffer_44_1, %branch76 ], [ %l1_out_buffer_44_1, %branch75 ], [ %l1_out_buffer_44_1, %branch74 ], [ %l1_out_buffer_44_1, %branch73 ], [ %l1_out_buffer_44_1, %branch72 ], [ %l1_out_buffer_44_1, %branch71 ], [ %l1_out_buffer_44_1, %branch70 ], [ %l1_out_buffer_44_1, %branch69 ], [ %l1_out_buffer_44_1, %branch68 ], [ %l1_out_buffer_44_1, %branch67 ], [ %l1_out_buffer_44_1, %branch66 ], [ %l1_out_buffer_44_1, %branch65 ], [ %l1_out_buffer_44_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:20  %l1_out_buffer_43_2 = phi i32 [ %l1_out_buffer_43_1, %branch127 ], [ %l1_out_buffer_43_1, %branch126 ], [ %l1_out_buffer_43_1, %branch125 ], [ %l1_out_buffer_43_1, %branch124 ], [ %l1_out_buffer_43_1, %branch123 ], [ %l1_out_buffer_43_1, %branch122 ], [ %l1_out_buffer_43_1, %branch121 ], [ %l1_out_buffer_43_1, %branch120 ], [ %l1_out_buffer_43_1, %branch119 ], [ %l1_out_buffer_43_1, %branch118 ], [ %l1_out_buffer_43_1, %branch117 ], [ %l1_out_buffer_43_1, %branch116 ], [ %l1_out_buffer_43_1, %branch115 ], [ %l1_out_buffer_43_1, %branch114 ], [ %l1_out_buffer_43_1, %branch113 ], [ %l1_out_buffer_43_1, %branch112 ], [ %l1_out_buffer_43_1, %branch111 ], [ %l1_out_buffer_43_1, %branch110 ], [ %l1_out_buffer_43_1, %branch109 ], [ %l1_out_buffer_43_1, %branch108 ], [ 0, %branch107 ], [ %l1_out_buffer_43_1, %branch106 ], [ %l1_out_buffer_43_1, %branch105 ], [ %l1_out_buffer_43_1, %branch104 ], [ %l1_out_buffer_43_1, %branch103 ], [ %l1_out_buffer_43_1, %branch102 ], [ %l1_out_buffer_43_1, %branch101 ], [ %l1_out_buffer_43_1, %branch100 ], [ %l1_out_buffer_43_1, %branch99 ], [ %l1_out_buffer_43_1, %branch98 ], [ %l1_out_buffer_43_1, %branch97 ], [ %l1_out_buffer_43_1, %branch96 ], [ %l1_out_buffer_43_1, %branch95 ], [ %l1_out_buffer_43_1, %branch94 ], [ %l1_out_buffer_43_1, %branch93 ], [ %l1_out_buffer_43_1, %branch92 ], [ %l1_out_buffer_43_1, %branch91 ], [ %l1_out_buffer_43_1, %branch90 ], [ %l1_out_buffer_43_1, %branch89 ], [ %l1_out_buffer_43_1, %branch88 ], [ %l1_out_buffer_43_1, %branch87 ], [ %l1_out_buffer_43_1, %branch86 ], [ %l1_out_buffer_43_1, %branch85 ], [ %l1_out_buffer_43_1, %branch84 ], [ %l1_out_buffer_43_1, %branch83 ], [ %l1_out_buffer_43_1, %branch82 ], [ %l1_out_buffer_43_1, %branch81 ], [ %l1_out_buffer_43_1, %branch80 ], [ %l1_out_buffer_43_1, %branch79 ], [ %l1_out_buffer_43_1, %branch78 ], [ %l1_out_buffer_43_1, %branch77 ], [ %l1_out_buffer_43_1, %branch76 ], [ %l1_out_buffer_43_1, %branch75 ], [ %l1_out_buffer_43_1, %branch74 ], [ %l1_out_buffer_43_1, %branch73 ], [ %l1_out_buffer_43_1, %branch72 ], [ %l1_out_buffer_43_1, %branch71 ], [ %l1_out_buffer_43_1, %branch70 ], [ %l1_out_buffer_43_1, %branch69 ], [ %l1_out_buffer_43_1, %branch68 ], [ %l1_out_buffer_43_1, %branch67 ], [ %l1_out_buffer_43_1, %branch66 ], [ %l1_out_buffer_43_1, %branch65 ], [ %l1_out_buffer_43_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:21  %l1_out_buffer_42_2 = phi i32 [ %l1_out_buffer_42_1, %branch127 ], [ %l1_out_buffer_42_1, %branch126 ], [ %l1_out_buffer_42_1, %branch125 ], [ %l1_out_buffer_42_1, %branch124 ], [ %l1_out_buffer_42_1, %branch123 ], [ %l1_out_buffer_42_1, %branch122 ], [ %l1_out_buffer_42_1, %branch121 ], [ %l1_out_buffer_42_1, %branch120 ], [ %l1_out_buffer_42_1, %branch119 ], [ %l1_out_buffer_42_1, %branch118 ], [ %l1_out_buffer_42_1, %branch117 ], [ %l1_out_buffer_42_1, %branch116 ], [ %l1_out_buffer_42_1, %branch115 ], [ %l1_out_buffer_42_1, %branch114 ], [ %l1_out_buffer_42_1, %branch113 ], [ %l1_out_buffer_42_1, %branch112 ], [ %l1_out_buffer_42_1, %branch111 ], [ %l1_out_buffer_42_1, %branch110 ], [ %l1_out_buffer_42_1, %branch109 ], [ %l1_out_buffer_42_1, %branch108 ], [ %l1_out_buffer_42_1, %branch107 ], [ 0, %branch106 ], [ %l1_out_buffer_42_1, %branch105 ], [ %l1_out_buffer_42_1, %branch104 ], [ %l1_out_buffer_42_1, %branch103 ], [ %l1_out_buffer_42_1, %branch102 ], [ %l1_out_buffer_42_1, %branch101 ], [ %l1_out_buffer_42_1, %branch100 ], [ %l1_out_buffer_42_1, %branch99 ], [ %l1_out_buffer_42_1, %branch98 ], [ %l1_out_buffer_42_1, %branch97 ], [ %l1_out_buffer_42_1, %branch96 ], [ %l1_out_buffer_42_1, %branch95 ], [ %l1_out_buffer_42_1, %branch94 ], [ %l1_out_buffer_42_1, %branch93 ], [ %l1_out_buffer_42_1, %branch92 ], [ %l1_out_buffer_42_1, %branch91 ], [ %l1_out_buffer_42_1, %branch90 ], [ %l1_out_buffer_42_1, %branch89 ], [ %l1_out_buffer_42_1, %branch88 ], [ %l1_out_buffer_42_1, %branch87 ], [ %l1_out_buffer_42_1, %branch86 ], [ %l1_out_buffer_42_1, %branch85 ], [ %l1_out_buffer_42_1, %branch84 ], [ %l1_out_buffer_42_1, %branch83 ], [ %l1_out_buffer_42_1, %branch82 ], [ %l1_out_buffer_42_1, %branch81 ], [ %l1_out_buffer_42_1, %branch80 ], [ %l1_out_buffer_42_1, %branch79 ], [ %l1_out_buffer_42_1, %branch78 ], [ %l1_out_buffer_42_1, %branch77 ], [ %l1_out_buffer_42_1, %branch76 ], [ %l1_out_buffer_42_1, %branch75 ], [ %l1_out_buffer_42_1, %branch74 ], [ %l1_out_buffer_42_1, %branch73 ], [ %l1_out_buffer_42_1, %branch72 ], [ %l1_out_buffer_42_1, %branch71 ], [ %l1_out_buffer_42_1, %branch70 ], [ %l1_out_buffer_42_1, %branch69 ], [ %l1_out_buffer_42_1, %branch68 ], [ %l1_out_buffer_42_1, %branch67 ], [ %l1_out_buffer_42_1, %branch66 ], [ %l1_out_buffer_42_1, %branch65 ], [ %l1_out_buffer_42_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:22  %l1_out_buffer_41_2 = phi i32 [ %l1_out_buffer_41_1, %branch127 ], [ %l1_out_buffer_41_1, %branch126 ], [ %l1_out_buffer_41_1, %branch125 ], [ %l1_out_buffer_41_1, %branch124 ], [ %l1_out_buffer_41_1, %branch123 ], [ %l1_out_buffer_41_1, %branch122 ], [ %l1_out_buffer_41_1, %branch121 ], [ %l1_out_buffer_41_1, %branch120 ], [ %l1_out_buffer_41_1, %branch119 ], [ %l1_out_buffer_41_1, %branch118 ], [ %l1_out_buffer_41_1, %branch117 ], [ %l1_out_buffer_41_1, %branch116 ], [ %l1_out_buffer_41_1, %branch115 ], [ %l1_out_buffer_41_1, %branch114 ], [ %l1_out_buffer_41_1, %branch113 ], [ %l1_out_buffer_41_1, %branch112 ], [ %l1_out_buffer_41_1, %branch111 ], [ %l1_out_buffer_41_1, %branch110 ], [ %l1_out_buffer_41_1, %branch109 ], [ %l1_out_buffer_41_1, %branch108 ], [ %l1_out_buffer_41_1, %branch107 ], [ %l1_out_buffer_41_1, %branch106 ], [ 0, %branch105 ], [ %l1_out_buffer_41_1, %branch104 ], [ %l1_out_buffer_41_1, %branch103 ], [ %l1_out_buffer_41_1, %branch102 ], [ %l1_out_buffer_41_1, %branch101 ], [ %l1_out_buffer_41_1, %branch100 ], [ %l1_out_buffer_41_1, %branch99 ], [ %l1_out_buffer_41_1, %branch98 ], [ %l1_out_buffer_41_1, %branch97 ], [ %l1_out_buffer_41_1, %branch96 ], [ %l1_out_buffer_41_1, %branch95 ], [ %l1_out_buffer_41_1, %branch94 ], [ %l1_out_buffer_41_1, %branch93 ], [ %l1_out_buffer_41_1, %branch92 ], [ %l1_out_buffer_41_1, %branch91 ], [ %l1_out_buffer_41_1, %branch90 ], [ %l1_out_buffer_41_1, %branch89 ], [ %l1_out_buffer_41_1, %branch88 ], [ %l1_out_buffer_41_1, %branch87 ], [ %l1_out_buffer_41_1, %branch86 ], [ %l1_out_buffer_41_1, %branch85 ], [ %l1_out_buffer_41_1, %branch84 ], [ %l1_out_buffer_41_1, %branch83 ], [ %l1_out_buffer_41_1, %branch82 ], [ %l1_out_buffer_41_1, %branch81 ], [ %l1_out_buffer_41_1, %branch80 ], [ %l1_out_buffer_41_1, %branch79 ], [ %l1_out_buffer_41_1, %branch78 ], [ %l1_out_buffer_41_1, %branch77 ], [ %l1_out_buffer_41_1, %branch76 ], [ %l1_out_buffer_41_1, %branch75 ], [ %l1_out_buffer_41_1, %branch74 ], [ %l1_out_buffer_41_1, %branch73 ], [ %l1_out_buffer_41_1, %branch72 ], [ %l1_out_buffer_41_1, %branch71 ], [ %l1_out_buffer_41_1, %branch70 ], [ %l1_out_buffer_41_1, %branch69 ], [ %l1_out_buffer_41_1, %branch68 ], [ %l1_out_buffer_41_1, %branch67 ], [ %l1_out_buffer_41_1, %branch66 ], [ %l1_out_buffer_41_1, %branch65 ], [ %l1_out_buffer_41_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41_2"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:23  %l1_out_buffer_40_2 = phi i32 [ %l1_out_buffer_40_1, %branch127 ], [ %l1_out_buffer_40_1, %branch126 ], [ %l1_out_buffer_40_1, %branch125 ], [ %l1_out_buffer_40_1, %branch124 ], [ %l1_out_buffer_40_1, %branch123 ], [ %l1_out_buffer_40_1, %branch122 ], [ %l1_out_buffer_40_1, %branch121 ], [ %l1_out_buffer_40_1, %branch120 ], [ %l1_out_buffer_40_1, %branch119 ], [ %l1_out_buffer_40_1, %branch118 ], [ %l1_out_buffer_40_1, %branch117 ], [ %l1_out_buffer_40_1, %branch116 ], [ %l1_out_buffer_40_1, %branch115 ], [ %l1_out_buffer_40_1, %branch114 ], [ %l1_out_buffer_40_1, %branch113 ], [ %l1_out_buffer_40_1, %branch112 ], [ %l1_out_buffer_40_1, %branch111 ], [ %l1_out_buffer_40_1, %branch110 ], [ %l1_out_buffer_40_1, %branch109 ], [ %l1_out_buffer_40_1, %branch108 ], [ %l1_out_buffer_40_1, %branch107 ], [ %l1_out_buffer_40_1, %branch106 ], [ %l1_out_buffer_40_1, %branch105 ], [ 0, %branch104 ], [ %l1_out_buffer_40_1, %branch103 ], [ %l1_out_buffer_40_1, %branch102 ], [ %l1_out_buffer_40_1, %branch101 ], [ %l1_out_buffer_40_1, %branch100 ], [ %l1_out_buffer_40_1, %branch99 ], [ %l1_out_buffer_40_1, %branch98 ], [ %l1_out_buffer_40_1, %branch97 ], [ %l1_out_buffer_40_1, %branch96 ], [ %l1_out_buffer_40_1, %branch95 ], [ %l1_out_buffer_40_1, %branch94 ], [ %l1_out_buffer_40_1, %branch93 ], [ %l1_out_buffer_40_1, %branch92 ], [ %l1_out_buffer_40_1, %branch91 ], [ %l1_out_buffer_40_1, %branch90 ], [ %l1_out_buffer_40_1, %branch89 ], [ %l1_out_buffer_40_1, %branch88 ], [ %l1_out_buffer_40_1, %branch87 ], [ %l1_out_buffer_40_1, %branch86 ], [ %l1_out_buffer_40_1, %branch85 ], [ %l1_out_buffer_40_1, %branch84 ], [ %l1_out_buffer_40_1, %branch83 ], [ %l1_out_buffer_40_1, %branch82 ], [ %l1_out_buffer_40_1, %branch81 ], [ %l1_out_buffer_40_1, %branch80 ], [ %l1_out_buffer_40_1, %branch79 ], [ %l1_out_buffer_40_1, %branch78 ], [ %l1_out_buffer_40_1, %branch77 ], [ %l1_out_buffer_40_1, %branch76 ], [ %l1_out_buffer_40_1, %branch75 ], [ %l1_out_buffer_40_1, %branch74 ], [ %l1_out_buffer_40_1, %branch73 ], [ %l1_out_buffer_40_1, %branch72 ], [ %l1_out_buffer_40_1, %branch71 ], [ %l1_out_buffer_40_1, %branch70 ], [ %l1_out_buffer_40_1, %branch69 ], [ %l1_out_buffer_40_1, %branch68 ], [ %l1_out_buffer_40_1, %branch67 ], [ %l1_out_buffer_40_1, %branch66 ], [ %l1_out_buffer_40_1, %branch65 ], [ %l1_out_buffer_40_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:24  %l1_out_buffer_39_2 = phi i32 [ %l1_out_buffer_39_1, %branch127 ], [ %l1_out_buffer_39_1, %branch126 ], [ %l1_out_buffer_39_1, %branch125 ], [ %l1_out_buffer_39_1, %branch124 ], [ %l1_out_buffer_39_1, %branch123 ], [ %l1_out_buffer_39_1, %branch122 ], [ %l1_out_buffer_39_1, %branch121 ], [ %l1_out_buffer_39_1, %branch120 ], [ %l1_out_buffer_39_1, %branch119 ], [ %l1_out_buffer_39_1, %branch118 ], [ %l1_out_buffer_39_1, %branch117 ], [ %l1_out_buffer_39_1, %branch116 ], [ %l1_out_buffer_39_1, %branch115 ], [ %l1_out_buffer_39_1, %branch114 ], [ %l1_out_buffer_39_1, %branch113 ], [ %l1_out_buffer_39_1, %branch112 ], [ %l1_out_buffer_39_1, %branch111 ], [ %l1_out_buffer_39_1, %branch110 ], [ %l1_out_buffer_39_1, %branch109 ], [ %l1_out_buffer_39_1, %branch108 ], [ %l1_out_buffer_39_1, %branch107 ], [ %l1_out_buffer_39_1, %branch106 ], [ %l1_out_buffer_39_1, %branch105 ], [ %l1_out_buffer_39_1, %branch104 ], [ 0, %branch103 ], [ %l1_out_buffer_39_1, %branch102 ], [ %l1_out_buffer_39_1, %branch101 ], [ %l1_out_buffer_39_1, %branch100 ], [ %l1_out_buffer_39_1, %branch99 ], [ %l1_out_buffer_39_1, %branch98 ], [ %l1_out_buffer_39_1, %branch97 ], [ %l1_out_buffer_39_1, %branch96 ], [ %l1_out_buffer_39_1, %branch95 ], [ %l1_out_buffer_39_1, %branch94 ], [ %l1_out_buffer_39_1, %branch93 ], [ %l1_out_buffer_39_1, %branch92 ], [ %l1_out_buffer_39_1, %branch91 ], [ %l1_out_buffer_39_1, %branch90 ], [ %l1_out_buffer_39_1, %branch89 ], [ %l1_out_buffer_39_1, %branch88 ], [ %l1_out_buffer_39_1, %branch87 ], [ %l1_out_buffer_39_1, %branch86 ], [ %l1_out_buffer_39_1, %branch85 ], [ %l1_out_buffer_39_1, %branch84 ], [ %l1_out_buffer_39_1, %branch83 ], [ %l1_out_buffer_39_1, %branch82 ], [ %l1_out_buffer_39_1, %branch81 ], [ %l1_out_buffer_39_1, %branch80 ], [ %l1_out_buffer_39_1, %branch79 ], [ %l1_out_buffer_39_1, %branch78 ], [ %l1_out_buffer_39_1, %branch77 ], [ %l1_out_buffer_39_1, %branch76 ], [ %l1_out_buffer_39_1, %branch75 ], [ %l1_out_buffer_39_1, %branch74 ], [ %l1_out_buffer_39_1, %branch73 ], [ %l1_out_buffer_39_1, %branch72 ], [ %l1_out_buffer_39_1, %branch71 ], [ %l1_out_buffer_39_1, %branch70 ], [ %l1_out_buffer_39_1, %branch69 ], [ %l1_out_buffer_39_1, %branch68 ], [ %l1_out_buffer_39_1, %branch67 ], [ %l1_out_buffer_39_1, %branch66 ], [ %l1_out_buffer_39_1, %branch65 ], [ %l1_out_buffer_39_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:25  %l1_out_buffer_38_2 = phi i32 [ %l1_out_buffer_38_1, %branch127 ], [ %l1_out_buffer_38_1, %branch126 ], [ %l1_out_buffer_38_1, %branch125 ], [ %l1_out_buffer_38_1, %branch124 ], [ %l1_out_buffer_38_1, %branch123 ], [ %l1_out_buffer_38_1, %branch122 ], [ %l1_out_buffer_38_1, %branch121 ], [ %l1_out_buffer_38_1, %branch120 ], [ %l1_out_buffer_38_1, %branch119 ], [ %l1_out_buffer_38_1, %branch118 ], [ %l1_out_buffer_38_1, %branch117 ], [ %l1_out_buffer_38_1, %branch116 ], [ %l1_out_buffer_38_1, %branch115 ], [ %l1_out_buffer_38_1, %branch114 ], [ %l1_out_buffer_38_1, %branch113 ], [ %l1_out_buffer_38_1, %branch112 ], [ %l1_out_buffer_38_1, %branch111 ], [ %l1_out_buffer_38_1, %branch110 ], [ %l1_out_buffer_38_1, %branch109 ], [ %l1_out_buffer_38_1, %branch108 ], [ %l1_out_buffer_38_1, %branch107 ], [ %l1_out_buffer_38_1, %branch106 ], [ %l1_out_buffer_38_1, %branch105 ], [ %l1_out_buffer_38_1, %branch104 ], [ %l1_out_buffer_38_1, %branch103 ], [ 0, %branch102 ], [ %l1_out_buffer_38_1, %branch101 ], [ %l1_out_buffer_38_1, %branch100 ], [ %l1_out_buffer_38_1, %branch99 ], [ %l1_out_buffer_38_1, %branch98 ], [ %l1_out_buffer_38_1, %branch97 ], [ %l1_out_buffer_38_1, %branch96 ], [ %l1_out_buffer_38_1, %branch95 ], [ %l1_out_buffer_38_1, %branch94 ], [ %l1_out_buffer_38_1, %branch93 ], [ %l1_out_buffer_38_1, %branch92 ], [ %l1_out_buffer_38_1, %branch91 ], [ %l1_out_buffer_38_1, %branch90 ], [ %l1_out_buffer_38_1, %branch89 ], [ %l1_out_buffer_38_1, %branch88 ], [ %l1_out_buffer_38_1, %branch87 ], [ %l1_out_buffer_38_1, %branch86 ], [ %l1_out_buffer_38_1, %branch85 ], [ %l1_out_buffer_38_1, %branch84 ], [ %l1_out_buffer_38_1, %branch83 ], [ %l1_out_buffer_38_1, %branch82 ], [ %l1_out_buffer_38_1, %branch81 ], [ %l1_out_buffer_38_1, %branch80 ], [ %l1_out_buffer_38_1, %branch79 ], [ %l1_out_buffer_38_1, %branch78 ], [ %l1_out_buffer_38_1, %branch77 ], [ %l1_out_buffer_38_1, %branch76 ], [ %l1_out_buffer_38_1, %branch75 ], [ %l1_out_buffer_38_1, %branch74 ], [ %l1_out_buffer_38_1, %branch73 ], [ %l1_out_buffer_38_1, %branch72 ], [ %l1_out_buffer_38_1, %branch71 ], [ %l1_out_buffer_38_1, %branch70 ], [ %l1_out_buffer_38_1, %branch69 ], [ %l1_out_buffer_38_1, %branch68 ], [ %l1_out_buffer_38_1, %branch67 ], [ %l1_out_buffer_38_1, %branch66 ], [ %l1_out_buffer_38_1, %branch65 ], [ %l1_out_buffer_38_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:26  %l1_out_buffer_37_2 = phi i32 [ %l1_out_buffer_37_1, %branch127 ], [ %l1_out_buffer_37_1, %branch126 ], [ %l1_out_buffer_37_1, %branch125 ], [ %l1_out_buffer_37_1, %branch124 ], [ %l1_out_buffer_37_1, %branch123 ], [ %l1_out_buffer_37_1, %branch122 ], [ %l1_out_buffer_37_1, %branch121 ], [ %l1_out_buffer_37_1, %branch120 ], [ %l1_out_buffer_37_1, %branch119 ], [ %l1_out_buffer_37_1, %branch118 ], [ %l1_out_buffer_37_1, %branch117 ], [ %l1_out_buffer_37_1, %branch116 ], [ %l1_out_buffer_37_1, %branch115 ], [ %l1_out_buffer_37_1, %branch114 ], [ %l1_out_buffer_37_1, %branch113 ], [ %l1_out_buffer_37_1, %branch112 ], [ %l1_out_buffer_37_1, %branch111 ], [ %l1_out_buffer_37_1, %branch110 ], [ %l1_out_buffer_37_1, %branch109 ], [ %l1_out_buffer_37_1, %branch108 ], [ %l1_out_buffer_37_1, %branch107 ], [ %l1_out_buffer_37_1, %branch106 ], [ %l1_out_buffer_37_1, %branch105 ], [ %l1_out_buffer_37_1, %branch104 ], [ %l1_out_buffer_37_1, %branch103 ], [ %l1_out_buffer_37_1, %branch102 ], [ 0, %branch101 ], [ %l1_out_buffer_37_1, %branch100 ], [ %l1_out_buffer_37_1, %branch99 ], [ %l1_out_buffer_37_1, %branch98 ], [ %l1_out_buffer_37_1, %branch97 ], [ %l1_out_buffer_37_1, %branch96 ], [ %l1_out_buffer_37_1, %branch95 ], [ %l1_out_buffer_37_1, %branch94 ], [ %l1_out_buffer_37_1, %branch93 ], [ %l1_out_buffer_37_1, %branch92 ], [ %l1_out_buffer_37_1, %branch91 ], [ %l1_out_buffer_37_1, %branch90 ], [ %l1_out_buffer_37_1, %branch89 ], [ %l1_out_buffer_37_1, %branch88 ], [ %l1_out_buffer_37_1, %branch87 ], [ %l1_out_buffer_37_1, %branch86 ], [ %l1_out_buffer_37_1, %branch85 ], [ %l1_out_buffer_37_1, %branch84 ], [ %l1_out_buffer_37_1, %branch83 ], [ %l1_out_buffer_37_1, %branch82 ], [ %l1_out_buffer_37_1, %branch81 ], [ %l1_out_buffer_37_1, %branch80 ], [ %l1_out_buffer_37_1, %branch79 ], [ %l1_out_buffer_37_1, %branch78 ], [ %l1_out_buffer_37_1, %branch77 ], [ %l1_out_buffer_37_1, %branch76 ], [ %l1_out_buffer_37_1, %branch75 ], [ %l1_out_buffer_37_1, %branch74 ], [ %l1_out_buffer_37_1, %branch73 ], [ %l1_out_buffer_37_1, %branch72 ], [ %l1_out_buffer_37_1, %branch71 ], [ %l1_out_buffer_37_1, %branch70 ], [ %l1_out_buffer_37_1, %branch69 ], [ %l1_out_buffer_37_1, %branch68 ], [ %l1_out_buffer_37_1, %branch67 ], [ %l1_out_buffer_37_1, %branch66 ], [ %l1_out_buffer_37_1, %branch65 ], [ %l1_out_buffer_37_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:27  %l1_out_buffer_36_2 = phi i32 [ %l1_out_buffer_36_1, %branch127 ], [ %l1_out_buffer_36_1, %branch126 ], [ %l1_out_buffer_36_1, %branch125 ], [ %l1_out_buffer_36_1, %branch124 ], [ %l1_out_buffer_36_1, %branch123 ], [ %l1_out_buffer_36_1, %branch122 ], [ %l1_out_buffer_36_1, %branch121 ], [ %l1_out_buffer_36_1, %branch120 ], [ %l1_out_buffer_36_1, %branch119 ], [ %l1_out_buffer_36_1, %branch118 ], [ %l1_out_buffer_36_1, %branch117 ], [ %l1_out_buffer_36_1, %branch116 ], [ %l1_out_buffer_36_1, %branch115 ], [ %l1_out_buffer_36_1, %branch114 ], [ %l1_out_buffer_36_1, %branch113 ], [ %l1_out_buffer_36_1, %branch112 ], [ %l1_out_buffer_36_1, %branch111 ], [ %l1_out_buffer_36_1, %branch110 ], [ %l1_out_buffer_36_1, %branch109 ], [ %l1_out_buffer_36_1, %branch108 ], [ %l1_out_buffer_36_1, %branch107 ], [ %l1_out_buffer_36_1, %branch106 ], [ %l1_out_buffer_36_1, %branch105 ], [ %l1_out_buffer_36_1, %branch104 ], [ %l1_out_buffer_36_1, %branch103 ], [ %l1_out_buffer_36_1, %branch102 ], [ %l1_out_buffer_36_1, %branch101 ], [ 0, %branch100 ], [ %l1_out_buffer_36_1, %branch99 ], [ %l1_out_buffer_36_1, %branch98 ], [ %l1_out_buffer_36_1, %branch97 ], [ %l1_out_buffer_36_1, %branch96 ], [ %l1_out_buffer_36_1, %branch95 ], [ %l1_out_buffer_36_1, %branch94 ], [ %l1_out_buffer_36_1, %branch93 ], [ %l1_out_buffer_36_1, %branch92 ], [ %l1_out_buffer_36_1, %branch91 ], [ %l1_out_buffer_36_1, %branch90 ], [ %l1_out_buffer_36_1, %branch89 ], [ %l1_out_buffer_36_1, %branch88 ], [ %l1_out_buffer_36_1, %branch87 ], [ %l1_out_buffer_36_1, %branch86 ], [ %l1_out_buffer_36_1, %branch85 ], [ %l1_out_buffer_36_1, %branch84 ], [ %l1_out_buffer_36_1, %branch83 ], [ %l1_out_buffer_36_1, %branch82 ], [ %l1_out_buffer_36_1, %branch81 ], [ %l1_out_buffer_36_1, %branch80 ], [ %l1_out_buffer_36_1, %branch79 ], [ %l1_out_buffer_36_1, %branch78 ], [ %l1_out_buffer_36_1, %branch77 ], [ %l1_out_buffer_36_1, %branch76 ], [ %l1_out_buffer_36_1, %branch75 ], [ %l1_out_buffer_36_1, %branch74 ], [ %l1_out_buffer_36_1, %branch73 ], [ %l1_out_buffer_36_1, %branch72 ], [ %l1_out_buffer_36_1, %branch71 ], [ %l1_out_buffer_36_1, %branch70 ], [ %l1_out_buffer_36_1, %branch69 ], [ %l1_out_buffer_36_1, %branch68 ], [ %l1_out_buffer_36_1, %branch67 ], [ %l1_out_buffer_36_1, %branch66 ], [ %l1_out_buffer_36_1, %branch65 ], [ %l1_out_buffer_36_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:28  %l1_out_buffer_35_2 = phi i32 [ %l1_out_buffer_35_1, %branch127 ], [ %l1_out_buffer_35_1, %branch126 ], [ %l1_out_buffer_35_1, %branch125 ], [ %l1_out_buffer_35_1, %branch124 ], [ %l1_out_buffer_35_1, %branch123 ], [ %l1_out_buffer_35_1, %branch122 ], [ %l1_out_buffer_35_1, %branch121 ], [ %l1_out_buffer_35_1, %branch120 ], [ %l1_out_buffer_35_1, %branch119 ], [ %l1_out_buffer_35_1, %branch118 ], [ %l1_out_buffer_35_1, %branch117 ], [ %l1_out_buffer_35_1, %branch116 ], [ %l1_out_buffer_35_1, %branch115 ], [ %l1_out_buffer_35_1, %branch114 ], [ %l1_out_buffer_35_1, %branch113 ], [ %l1_out_buffer_35_1, %branch112 ], [ %l1_out_buffer_35_1, %branch111 ], [ %l1_out_buffer_35_1, %branch110 ], [ %l1_out_buffer_35_1, %branch109 ], [ %l1_out_buffer_35_1, %branch108 ], [ %l1_out_buffer_35_1, %branch107 ], [ %l1_out_buffer_35_1, %branch106 ], [ %l1_out_buffer_35_1, %branch105 ], [ %l1_out_buffer_35_1, %branch104 ], [ %l1_out_buffer_35_1, %branch103 ], [ %l1_out_buffer_35_1, %branch102 ], [ %l1_out_buffer_35_1, %branch101 ], [ %l1_out_buffer_35_1, %branch100 ], [ 0, %branch99 ], [ %l1_out_buffer_35_1, %branch98 ], [ %l1_out_buffer_35_1, %branch97 ], [ %l1_out_buffer_35_1, %branch96 ], [ %l1_out_buffer_35_1, %branch95 ], [ %l1_out_buffer_35_1, %branch94 ], [ %l1_out_buffer_35_1, %branch93 ], [ %l1_out_buffer_35_1, %branch92 ], [ %l1_out_buffer_35_1, %branch91 ], [ %l1_out_buffer_35_1, %branch90 ], [ %l1_out_buffer_35_1, %branch89 ], [ %l1_out_buffer_35_1, %branch88 ], [ %l1_out_buffer_35_1, %branch87 ], [ %l1_out_buffer_35_1, %branch86 ], [ %l1_out_buffer_35_1, %branch85 ], [ %l1_out_buffer_35_1, %branch84 ], [ %l1_out_buffer_35_1, %branch83 ], [ %l1_out_buffer_35_1, %branch82 ], [ %l1_out_buffer_35_1, %branch81 ], [ %l1_out_buffer_35_1, %branch80 ], [ %l1_out_buffer_35_1, %branch79 ], [ %l1_out_buffer_35_1, %branch78 ], [ %l1_out_buffer_35_1, %branch77 ], [ %l1_out_buffer_35_1, %branch76 ], [ %l1_out_buffer_35_1, %branch75 ], [ %l1_out_buffer_35_1, %branch74 ], [ %l1_out_buffer_35_1, %branch73 ], [ %l1_out_buffer_35_1, %branch72 ], [ %l1_out_buffer_35_1, %branch71 ], [ %l1_out_buffer_35_1, %branch70 ], [ %l1_out_buffer_35_1, %branch69 ], [ %l1_out_buffer_35_1, %branch68 ], [ %l1_out_buffer_35_1, %branch67 ], [ %l1_out_buffer_35_1, %branch66 ], [ %l1_out_buffer_35_1, %branch65 ], [ %l1_out_buffer_35_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:29  %l1_out_buffer_34_2 = phi i32 [ %l1_out_buffer_34_1, %branch127 ], [ %l1_out_buffer_34_1, %branch126 ], [ %l1_out_buffer_34_1, %branch125 ], [ %l1_out_buffer_34_1, %branch124 ], [ %l1_out_buffer_34_1, %branch123 ], [ %l1_out_buffer_34_1, %branch122 ], [ %l1_out_buffer_34_1, %branch121 ], [ %l1_out_buffer_34_1, %branch120 ], [ %l1_out_buffer_34_1, %branch119 ], [ %l1_out_buffer_34_1, %branch118 ], [ %l1_out_buffer_34_1, %branch117 ], [ %l1_out_buffer_34_1, %branch116 ], [ %l1_out_buffer_34_1, %branch115 ], [ %l1_out_buffer_34_1, %branch114 ], [ %l1_out_buffer_34_1, %branch113 ], [ %l1_out_buffer_34_1, %branch112 ], [ %l1_out_buffer_34_1, %branch111 ], [ %l1_out_buffer_34_1, %branch110 ], [ %l1_out_buffer_34_1, %branch109 ], [ %l1_out_buffer_34_1, %branch108 ], [ %l1_out_buffer_34_1, %branch107 ], [ %l1_out_buffer_34_1, %branch106 ], [ %l1_out_buffer_34_1, %branch105 ], [ %l1_out_buffer_34_1, %branch104 ], [ %l1_out_buffer_34_1, %branch103 ], [ %l1_out_buffer_34_1, %branch102 ], [ %l1_out_buffer_34_1, %branch101 ], [ %l1_out_buffer_34_1, %branch100 ], [ %l1_out_buffer_34_1, %branch99 ], [ 0, %branch98 ], [ %l1_out_buffer_34_1, %branch97 ], [ %l1_out_buffer_34_1, %branch96 ], [ %l1_out_buffer_34_1, %branch95 ], [ %l1_out_buffer_34_1, %branch94 ], [ %l1_out_buffer_34_1, %branch93 ], [ %l1_out_buffer_34_1, %branch92 ], [ %l1_out_buffer_34_1, %branch91 ], [ %l1_out_buffer_34_1, %branch90 ], [ %l1_out_buffer_34_1, %branch89 ], [ %l1_out_buffer_34_1, %branch88 ], [ %l1_out_buffer_34_1, %branch87 ], [ %l1_out_buffer_34_1, %branch86 ], [ %l1_out_buffer_34_1, %branch85 ], [ %l1_out_buffer_34_1, %branch84 ], [ %l1_out_buffer_34_1, %branch83 ], [ %l1_out_buffer_34_1, %branch82 ], [ %l1_out_buffer_34_1, %branch81 ], [ %l1_out_buffer_34_1, %branch80 ], [ %l1_out_buffer_34_1, %branch79 ], [ %l1_out_buffer_34_1, %branch78 ], [ %l1_out_buffer_34_1, %branch77 ], [ %l1_out_buffer_34_1, %branch76 ], [ %l1_out_buffer_34_1, %branch75 ], [ %l1_out_buffer_34_1, %branch74 ], [ %l1_out_buffer_34_1, %branch73 ], [ %l1_out_buffer_34_1, %branch72 ], [ %l1_out_buffer_34_1, %branch71 ], [ %l1_out_buffer_34_1, %branch70 ], [ %l1_out_buffer_34_1, %branch69 ], [ %l1_out_buffer_34_1, %branch68 ], [ %l1_out_buffer_34_1, %branch67 ], [ %l1_out_buffer_34_1, %branch66 ], [ %l1_out_buffer_34_1, %branch65 ], [ %l1_out_buffer_34_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:30  %l1_out_buffer_33_2 = phi i32 [ %l1_out_buffer_33_1, %branch127 ], [ %l1_out_buffer_33_1, %branch126 ], [ %l1_out_buffer_33_1, %branch125 ], [ %l1_out_buffer_33_1, %branch124 ], [ %l1_out_buffer_33_1, %branch123 ], [ %l1_out_buffer_33_1, %branch122 ], [ %l1_out_buffer_33_1, %branch121 ], [ %l1_out_buffer_33_1, %branch120 ], [ %l1_out_buffer_33_1, %branch119 ], [ %l1_out_buffer_33_1, %branch118 ], [ %l1_out_buffer_33_1, %branch117 ], [ %l1_out_buffer_33_1, %branch116 ], [ %l1_out_buffer_33_1, %branch115 ], [ %l1_out_buffer_33_1, %branch114 ], [ %l1_out_buffer_33_1, %branch113 ], [ %l1_out_buffer_33_1, %branch112 ], [ %l1_out_buffer_33_1, %branch111 ], [ %l1_out_buffer_33_1, %branch110 ], [ %l1_out_buffer_33_1, %branch109 ], [ %l1_out_buffer_33_1, %branch108 ], [ %l1_out_buffer_33_1, %branch107 ], [ %l1_out_buffer_33_1, %branch106 ], [ %l1_out_buffer_33_1, %branch105 ], [ %l1_out_buffer_33_1, %branch104 ], [ %l1_out_buffer_33_1, %branch103 ], [ %l1_out_buffer_33_1, %branch102 ], [ %l1_out_buffer_33_1, %branch101 ], [ %l1_out_buffer_33_1, %branch100 ], [ %l1_out_buffer_33_1, %branch99 ], [ %l1_out_buffer_33_1, %branch98 ], [ 0, %branch97 ], [ %l1_out_buffer_33_1, %branch96 ], [ %l1_out_buffer_33_1, %branch95 ], [ %l1_out_buffer_33_1, %branch94 ], [ %l1_out_buffer_33_1, %branch93 ], [ %l1_out_buffer_33_1, %branch92 ], [ %l1_out_buffer_33_1, %branch91 ], [ %l1_out_buffer_33_1, %branch90 ], [ %l1_out_buffer_33_1, %branch89 ], [ %l1_out_buffer_33_1, %branch88 ], [ %l1_out_buffer_33_1, %branch87 ], [ %l1_out_buffer_33_1, %branch86 ], [ %l1_out_buffer_33_1, %branch85 ], [ %l1_out_buffer_33_1, %branch84 ], [ %l1_out_buffer_33_1, %branch83 ], [ %l1_out_buffer_33_1, %branch82 ], [ %l1_out_buffer_33_1, %branch81 ], [ %l1_out_buffer_33_1, %branch80 ], [ %l1_out_buffer_33_1, %branch79 ], [ %l1_out_buffer_33_1, %branch78 ], [ %l1_out_buffer_33_1, %branch77 ], [ %l1_out_buffer_33_1, %branch76 ], [ %l1_out_buffer_33_1, %branch75 ], [ %l1_out_buffer_33_1, %branch74 ], [ %l1_out_buffer_33_1, %branch73 ], [ %l1_out_buffer_33_1, %branch72 ], [ %l1_out_buffer_33_1, %branch71 ], [ %l1_out_buffer_33_1, %branch70 ], [ %l1_out_buffer_33_1, %branch69 ], [ %l1_out_buffer_33_1, %branch68 ], [ %l1_out_buffer_33_1, %branch67 ], [ %l1_out_buffer_33_1, %branch66 ], [ %l1_out_buffer_33_1, %branch65 ], [ %l1_out_buffer_33_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:31  %l1_out_buffer_32_2 = phi i32 [ %l1_out_buffer_32_1, %branch127 ], [ %l1_out_buffer_32_1, %branch126 ], [ %l1_out_buffer_32_1, %branch125 ], [ %l1_out_buffer_32_1, %branch124 ], [ %l1_out_buffer_32_1, %branch123 ], [ %l1_out_buffer_32_1, %branch122 ], [ %l1_out_buffer_32_1, %branch121 ], [ %l1_out_buffer_32_1, %branch120 ], [ %l1_out_buffer_32_1, %branch119 ], [ %l1_out_buffer_32_1, %branch118 ], [ %l1_out_buffer_32_1, %branch117 ], [ %l1_out_buffer_32_1, %branch116 ], [ %l1_out_buffer_32_1, %branch115 ], [ %l1_out_buffer_32_1, %branch114 ], [ %l1_out_buffer_32_1, %branch113 ], [ %l1_out_buffer_32_1, %branch112 ], [ %l1_out_buffer_32_1, %branch111 ], [ %l1_out_buffer_32_1, %branch110 ], [ %l1_out_buffer_32_1, %branch109 ], [ %l1_out_buffer_32_1, %branch108 ], [ %l1_out_buffer_32_1, %branch107 ], [ %l1_out_buffer_32_1, %branch106 ], [ %l1_out_buffer_32_1, %branch105 ], [ %l1_out_buffer_32_1, %branch104 ], [ %l1_out_buffer_32_1, %branch103 ], [ %l1_out_buffer_32_1, %branch102 ], [ %l1_out_buffer_32_1, %branch101 ], [ %l1_out_buffer_32_1, %branch100 ], [ %l1_out_buffer_32_1, %branch99 ], [ %l1_out_buffer_32_1, %branch98 ], [ %l1_out_buffer_32_1, %branch97 ], [ 0, %branch96 ], [ %l1_out_buffer_32_1, %branch95 ], [ %l1_out_buffer_32_1, %branch94 ], [ %l1_out_buffer_32_1, %branch93 ], [ %l1_out_buffer_32_1, %branch92 ], [ %l1_out_buffer_32_1, %branch91 ], [ %l1_out_buffer_32_1, %branch90 ], [ %l1_out_buffer_32_1, %branch89 ], [ %l1_out_buffer_32_1, %branch88 ], [ %l1_out_buffer_32_1, %branch87 ], [ %l1_out_buffer_32_1, %branch86 ], [ %l1_out_buffer_32_1, %branch85 ], [ %l1_out_buffer_32_1, %branch84 ], [ %l1_out_buffer_32_1, %branch83 ], [ %l1_out_buffer_32_1, %branch82 ], [ %l1_out_buffer_32_1, %branch81 ], [ %l1_out_buffer_32_1, %branch80 ], [ %l1_out_buffer_32_1, %branch79 ], [ %l1_out_buffer_32_1, %branch78 ], [ %l1_out_buffer_32_1, %branch77 ], [ %l1_out_buffer_32_1, %branch76 ], [ %l1_out_buffer_32_1, %branch75 ], [ %l1_out_buffer_32_1, %branch74 ], [ %l1_out_buffer_32_1, %branch73 ], [ %l1_out_buffer_32_1, %branch72 ], [ %l1_out_buffer_32_1, %branch71 ], [ %l1_out_buffer_32_1, %branch70 ], [ %l1_out_buffer_32_1, %branch69 ], [ %l1_out_buffer_32_1, %branch68 ], [ %l1_out_buffer_32_1, %branch67 ], [ %l1_out_buffer_32_1, %branch66 ], [ %l1_out_buffer_32_1, %branch65 ], [ %l1_out_buffer_32_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:32  %l1_out_buffer_31_2 = phi i32 [ %l1_out_buffer_31_1, %branch127 ], [ %l1_out_buffer_31_1, %branch126 ], [ %l1_out_buffer_31_1, %branch125 ], [ %l1_out_buffer_31_1, %branch124 ], [ %l1_out_buffer_31_1, %branch123 ], [ %l1_out_buffer_31_1, %branch122 ], [ %l1_out_buffer_31_1, %branch121 ], [ %l1_out_buffer_31_1, %branch120 ], [ %l1_out_buffer_31_1, %branch119 ], [ %l1_out_buffer_31_1, %branch118 ], [ %l1_out_buffer_31_1, %branch117 ], [ %l1_out_buffer_31_1, %branch116 ], [ %l1_out_buffer_31_1, %branch115 ], [ %l1_out_buffer_31_1, %branch114 ], [ %l1_out_buffer_31_1, %branch113 ], [ %l1_out_buffer_31_1, %branch112 ], [ %l1_out_buffer_31_1, %branch111 ], [ %l1_out_buffer_31_1, %branch110 ], [ %l1_out_buffer_31_1, %branch109 ], [ %l1_out_buffer_31_1, %branch108 ], [ %l1_out_buffer_31_1, %branch107 ], [ %l1_out_buffer_31_1, %branch106 ], [ %l1_out_buffer_31_1, %branch105 ], [ %l1_out_buffer_31_1, %branch104 ], [ %l1_out_buffer_31_1, %branch103 ], [ %l1_out_buffer_31_1, %branch102 ], [ %l1_out_buffer_31_1, %branch101 ], [ %l1_out_buffer_31_1, %branch100 ], [ %l1_out_buffer_31_1, %branch99 ], [ %l1_out_buffer_31_1, %branch98 ], [ %l1_out_buffer_31_1, %branch97 ], [ %l1_out_buffer_31_1, %branch96 ], [ 0, %branch95 ], [ %l1_out_buffer_31_1, %branch94 ], [ %l1_out_buffer_31_1, %branch93 ], [ %l1_out_buffer_31_1, %branch92 ], [ %l1_out_buffer_31_1, %branch91 ], [ %l1_out_buffer_31_1, %branch90 ], [ %l1_out_buffer_31_1, %branch89 ], [ %l1_out_buffer_31_1, %branch88 ], [ %l1_out_buffer_31_1, %branch87 ], [ %l1_out_buffer_31_1, %branch86 ], [ %l1_out_buffer_31_1, %branch85 ], [ %l1_out_buffer_31_1, %branch84 ], [ %l1_out_buffer_31_1, %branch83 ], [ %l1_out_buffer_31_1, %branch82 ], [ %l1_out_buffer_31_1, %branch81 ], [ %l1_out_buffer_31_1, %branch80 ], [ %l1_out_buffer_31_1, %branch79 ], [ %l1_out_buffer_31_1, %branch78 ], [ %l1_out_buffer_31_1, %branch77 ], [ %l1_out_buffer_31_1, %branch76 ], [ %l1_out_buffer_31_1, %branch75 ], [ %l1_out_buffer_31_1, %branch74 ], [ %l1_out_buffer_31_1, %branch73 ], [ %l1_out_buffer_31_1, %branch72 ], [ %l1_out_buffer_31_1, %branch71 ], [ %l1_out_buffer_31_1, %branch70 ], [ %l1_out_buffer_31_1, %branch69 ], [ %l1_out_buffer_31_1, %branch68 ], [ %l1_out_buffer_31_1, %branch67 ], [ %l1_out_buffer_31_1, %branch66 ], [ %l1_out_buffer_31_1, %branch65 ], [ %l1_out_buffer_31_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:33  %l1_out_buffer_30_2 = phi i32 [ %l1_out_buffer_30_1, %branch127 ], [ %l1_out_buffer_30_1, %branch126 ], [ %l1_out_buffer_30_1, %branch125 ], [ %l1_out_buffer_30_1, %branch124 ], [ %l1_out_buffer_30_1, %branch123 ], [ %l1_out_buffer_30_1, %branch122 ], [ %l1_out_buffer_30_1, %branch121 ], [ %l1_out_buffer_30_1, %branch120 ], [ %l1_out_buffer_30_1, %branch119 ], [ %l1_out_buffer_30_1, %branch118 ], [ %l1_out_buffer_30_1, %branch117 ], [ %l1_out_buffer_30_1, %branch116 ], [ %l1_out_buffer_30_1, %branch115 ], [ %l1_out_buffer_30_1, %branch114 ], [ %l1_out_buffer_30_1, %branch113 ], [ %l1_out_buffer_30_1, %branch112 ], [ %l1_out_buffer_30_1, %branch111 ], [ %l1_out_buffer_30_1, %branch110 ], [ %l1_out_buffer_30_1, %branch109 ], [ %l1_out_buffer_30_1, %branch108 ], [ %l1_out_buffer_30_1, %branch107 ], [ %l1_out_buffer_30_1, %branch106 ], [ %l1_out_buffer_30_1, %branch105 ], [ %l1_out_buffer_30_1, %branch104 ], [ %l1_out_buffer_30_1, %branch103 ], [ %l1_out_buffer_30_1, %branch102 ], [ %l1_out_buffer_30_1, %branch101 ], [ %l1_out_buffer_30_1, %branch100 ], [ %l1_out_buffer_30_1, %branch99 ], [ %l1_out_buffer_30_1, %branch98 ], [ %l1_out_buffer_30_1, %branch97 ], [ %l1_out_buffer_30_1, %branch96 ], [ %l1_out_buffer_30_1, %branch95 ], [ 0, %branch94 ], [ %l1_out_buffer_30_1, %branch93 ], [ %l1_out_buffer_30_1, %branch92 ], [ %l1_out_buffer_30_1, %branch91 ], [ %l1_out_buffer_30_1, %branch90 ], [ %l1_out_buffer_30_1, %branch89 ], [ %l1_out_buffer_30_1, %branch88 ], [ %l1_out_buffer_30_1, %branch87 ], [ %l1_out_buffer_30_1, %branch86 ], [ %l1_out_buffer_30_1, %branch85 ], [ %l1_out_buffer_30_1, %branch84 ], [ %l1_out_buffer_30_1, %branch83 ], [ %l1_out_buffer_30_1, %branch82 ], [ %l1_out_buffer_30_1, %branch81 ], [ %l1_out_buffer_30_1, %branch80 ], [ %l1_out_buffer_30_1, %branch79 ], [ %l1_out_buffer_30_1, %branch78 ], [ %l1_out_buffer_30_1, %branch77 ], [ %l1_out_buffer_30_1, %branch76 ], [ %l1_out_buffer_30_1, %branch75 ], [ %l1_out_buffer_30_1, %branch74 ], [ %l1_out_buffer_30_1, %branch73 ], [ %l1_out_buffer_30_1, %branch72 ], [ %l1_out_buffer_30_1, %branch71 ], [ %l1_out_buffer_30_1, %branch70 ], [ %l1_out_buffer_30_1, %branch69 ], [ %l1_out_buffer_30_1, %branch68 ], [ %l1_out_buffer_30_1, %branch67 ], [ %l1_out_buffer_30_1, %branch66 ], [ %l1_out_buffer_30_1, %branch65 ], [ %l1_out_buffer_30_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:34  %l1_out_buffer_29_2 = phi i32 [ %l1_out_buffer_29_1, %branch127 ], [ %l1_out_buffer_29_1, %branch126 ], [ %l1_out_buffer_29_1, %branch125 ], [ %l1_out_buffer_29_1, %branch124 ], [ %l1_out_buffer_29_1, %branch123 ], [ %l1_out_buffer_29_1, %branch122 ], [ %l1_out_buffer_29_1, %branch121 ], [ %l1_out_buffer_29_1, %branch120 ], [ %l1_out_buffer_29_1, %branch119 ], [ %l1_out_buffer_29_1, %branch118 ], [ %l1_out_buffer_29_1, %branch117 ], [ %l1_out_buffer_29_1, %branch116 ], [ %l1_out_buffer_29_1, %branch115 ], [ %l1_out_buffer_29_1, %branch114 ], [ %l1_out_buffer_29_1, %branch113 ], [ %l1_out_buffer_29_1, %branch112 ], [ %l1_out_buffer_29_1, %branch111 ], [ %l1_out_buffer_29_1, %branch110 ], [ %l1_out_buffer_29_1, %branch109 ], [ %l1_out_buffer_29_1, %branch108 ], [ %l1_out_buffer_29_1, %branch107 ], [ %l1_out_buffer_29_1, %branch106 ], [ %l1_out_buffer_29_1, %branch105 ], [ %l1_out_buffer_29_1, %branch104 ], [ %l1_out_buffer_29_1, %branch103 ], [ %l1_out_buffer_29_1, %branch102 ], [ %l1_out_buffer_29_1, %branch101 ], [ %l1_out_buffer_29_1, %branch100 ], [ %l1_out_buffer_29_1, %branch99 ], [ %l1_out_buffer_29_1, %branch98 ], [ %l1_out_buffer_29_1, %branch97 ], [ %l1_out_buffer_29_1, %branch96 ], [ %l1_out_buffer_29_1, %branch95 ], [ %l1_out_buffer_29_1, %branch94 ], [ 0, %branch93 ], [ %l1_out_buffer_29_1, %branch92 ], [ %l1_out_buffer_29_1, %branch91 ], [ %l1_out_buffer_29_1, %branch90 ], [ %l1_out_buffer_29_1, %branch89 ], [ %l1_out_buffer_29_1, %branch88 ], [ %l1_out_buffer_29_1, %branch87 ], [ %l1_out_buffer_29_1, %branch86 ], [ %l1_out_buffer_29_1, %branch85 ], [ %l1_out_buffer_29_1, %branch84 ], [ %l1_out_buffer_29_1, %branch83 ], [ %l1_out_buffer_29_1, %branch82 ], [ %l1_out_buffer_29_1, %branch81 ], [ %l1_out_buffer_29_1, %branch80 ], [ %l1_out_buffer_29_1, %branch79 ], [ %l1_out_buffer_29_1, %branch78 ], [ %l1_out_buffer_29_1, %branch77 ], [ %l1_out_buffer_29_1, %branch76 ], [ %l1_out_buffer_29_1, %branch75 ], [ %l1_out_buffer_29_1, %branch74 ], [ %l1_out_buffer_29_1, %branch73 ], [ %l1_out_buffer_29_1, %branch72 ], [ %l1_out_buffer_29_1, %branch71 ], [ %l1_out_buffer_29_1, %branch70 ], [ %l1_out_buffer_29_1, %branch69 ], [ %l1_out_buffer_29_1, %branch68 ], [ %l1_out_buffer_29_1, %branch67 ], [ %l1_out_buffer_29_1, %branch66 ], [ %l1_out_buffer_29_1, %branch65 ], [ %l1_out_buffer_29_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:35  %l1_out_buffer_28_2 = phi i32 [ %l1_out_buffer_28_1, %branch127 ], [ %l1_out_buffer_28_1, %branch126 ], [ %l1_out_buffer_28_1, %branch125 ], [ %l1_out_buffer_28_1, %branch124 ], [ %l1_out_buffer_28_1, %branch123 ], [ %l1_out_buffer_28_1, %branch122 ], [ %l1_out_buffer_28_1, %branch121 ], [ %l1_out_buffer_28_1, %branch120 ], [ %l1_out_buffer_28_1, %branch119 ], [ %l1_out_buffer_28_1, %branch118 ], [ %l1_out_buffer_28_1, %branch117 ], [ %l1_out_buffer_28_1, %branch116 ], [ %l1_out_buffer_28_1, %branch115 ], [ %l1_out_buffer_28_1, %branch114 ], [ %l1_out_buffer_28_1, %branch113 ], [ %l1_out_buffer_28_1, %branch112 ], [ %l1_out_buffer_28_1, %branch111 ], [ %l1_out_buffer_28_1, %branch110 ], [ %l1_out_buffer_28_1, %branch109 ], [ %l1_out_buffer_28_1, %branch108 ], [ %l1_out_buffer_28_1, %branch107 ], [ %l1_out_buffer_28_1, %branch106 ], [ %l1_out_buffer_28_1, %branch105 ], [ %l1_out_buffer_28_1, %branch104 ], [ %l1_out_buffer_28_1, %branch103 ], [ %l1_out_buffer_28_1, %branch102 ], [ %l1_out_buffer_28_1, %branch101 ], [ %l1_out_buffer_28_1, %branch100 ], [ %l1_out_buffer_28_1, %branch99 ], [ %l1_out_buffer_28_1, %branch98 ], [ %l1_out_buffer_28_1, %branch97 ], [ %l1_out_buffer_28_1, %branch96 ], [ %l1_out_buffer_28_1, %branch95 ], [ %l1_out_buffer_28_1, %branch94 ], [ %l1_out_buffer_28_1, %branch93 ], [ 0, %branch92 ], [ %l1_out_buffer_28_1, %branch91 ], [ %l1_out_buffer_28_1, %branch90 ], [ %l1_out_buffer_28_1, %branch89 ], [ %l1_out_buffer_28_1, %branch88 ], [ %l1_out_buffer_28_1, %branch87 ], [ %l1_out_buffer_28_1, %branch86 ], [ %l1_out_buffer_28_1, %branch85 ], [ %l1_out_buffer_28_1, %branch84 ], [ %l1_out_buffer_28_1, %branch83 ], [ %l1_out_buffer_28_1, %branch82 ], [ %l1_out_buffer_28_1, %branch81 ], [ %l1_out_buffer_28_1, %branch80 ], [ %l1_out_buffer_28_1, %branch79 ], [ %l1_out_buffer_28_1, %branch78 ], [ %l1_out_buffer_28_1, %branch77 ], [ %l1_out_buffer_28_1, %branch76 ], [ %l1_out_buffer_28_1, %branch75 ], [ %l1_out_buffer_28_1, %branch74 ], [ %l1_out_buffer_28_1, %branch73 ], [ %l1_out_buffer_28_1, %branch72 ], [ %l1_out_buffer_28_1, %branch71 ], [ %l1_out_buffer_28_1, %branch70 ], [ %l1_out_buffer_28_1, %branch69 ], [ %l1_out_buffer_28_1, %branch68 ], [ %l1_out_buffer_28_1, %branch67 ], [ %l1_out_buffer_28_1, %branch66 ], [ %l1_out_buffer_28_1, %branch65 ], [ %l1_out_buffer_28_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:36  %l1_out_buffer_27_2 = phi i32 [ %l1_out_buffer_27_1, %branch127 ], [ %l1_out_buffer_27_1, %branch126 ], [ %l1_out_buffer_27_1, %branch125 ], [ %l1_out_buffer_27_1, %branch124 ], [ %l1_out_buffer_27_1, %branch123 ], [ %l1_out_buffer_27_1, %branch122 ], [ %l1_out_buffer_27_1, %branch121 ], [ %l1_out_buffer_27_1, %branch120 ], [ %l1_out_buffer_27_1, %branch119 ], [ %l1_out_buffer_27_1, %branch118 ], [ %l1_out_buffer_27_1, %branch117 ], [ %l1_out_buffer_27_1, %branch116 ], [ %l1_out_buffer_27_1, %branch115 ], [ %l1_out_buffer_27_1, %branch114 ], [ %l1_out_buffer_27_1, %branch113 ], [ %l1_out_buffer_27_1, %branch112 ], [ %l1_out_buffer_27_1, %branch111 ], [ %l1_out_buffer_27_1, %branch110 ], [ %l1_out_buffer_27_1, %branch109 ], [ %l1_out_buffer_27_1, %branch108 ], [ %l1_out_buffer_27_1, %branch107 ], [ %l1_out_buffer_27_1, %branch106 ], [ %l1_out_buffer_27_1, %branch105 ], [ %l1_out_buffer_27_1, %branch104 ], [ %l1_out_buffer_27_1, %branch103 ], [ %l1_out_buffer_27_1, %branch102 ], [ %l1_out_buffer_27_1, %branch101 ], [ %l1_out_buffer_27_1, %branch100 ], [ %l1_out_buffer_27_1, %branch99 ], [ %l1_out_buffer_27_1, %branch98 ], [ %l1_out_buffer_27_1, %branch97 ], [ %l1_out_buffer_27_1, %branch96 ], [ %l1_out_buffer_27_1, %branch95 ], [ %l1_out_buffer_27_1, %branch94 ], [ %l1_out_buffer_27_1, %branch93 ], [ %l1_out_buffer_27_1, %branch92 ], [ 0, %branch91 ], [ %l1_out_buffer_27_1, %branch90 ], [ %l1_out_buffer_27_1, %branch89 ], [ %l1_out_buffer_27_1, %branch88 ], [ %l1_out_buffer_27_1, %branch87 ], [ %l1_out_buffer_27_1, %branch86 ], [ %l1_out_buffer_27_1, %branch85 ], [ %l1_out_buffer_27_1, %branch84 ], [ %l1_out_buffer_27_1, %branch83 ], [ %l1_out_buffer_27_1, %branch82 ], [ %l1_out_buffer_27_1, %branch81 ], [ %l1_out_buffer_27_1, %branch80 ], [ %l1_out_buffer_27_1, %branch79 ], [ %l1_out_buffer_27_1, %branch78 ], [ %l1_out_buffer_27_1, %branch77 ], [ %l1_out_buffer_27_1, %branch76 ], [ %l1_out_buffer_27_1, %branch75 ], [ %l1_out_buffer_27_1, %branch74 ], [ %l1_out_buffer_27_1, %branch73 ], [ %l1_out_buffer_27_1, %branch72 ], [ %l1_out_buffer_27_1, %branch71 ], [ %l1_out_buffer_27_1, %branch70 ], [ %l1_out_buffer_27_1, %branch69 ], [ %l1_out_buffer_27_1, %branch68 ], [ %l1_out_buffer_27_1, %branch67 ], [ %l1_out_buffer_27_1, %branch66 ], [ %l1_out_buffer_27_1, %branch65 ], [ %l1_out_buffer_27_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27_2"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:37  %l1_out_buffer_26_2 = phi i32 [ %l1_out_buffer_26_1, %branch127 ], [ %l1_out_buffer_26_1, %branch126 ], [ %l1_out_buffer_26_1, %branch125 ], [ %l1_out_buffer_26_1, %branch124 ], [ %l1_out_buffer_26_1, %branch123 ], [ %l1_out_buffer_26_1, %branch122 ], [ %l1_out_buffer_26_1, %branch121 ], [ %l1_out_buffer_26_1, %branch120 ], [ %l1_out_buffer_26_1, %branch119 ], [ %l1_out_buffer_26_1, %branch118 ], [ %l1_out_buffer_26_1, %branch117 ], [ %l1_out_buffer_26_1, %branch116 ], [ %l1_out_buffer_26_1, %branch115 ], [ %l1_out_buffer_26_1, %branch114 ], [ %l1_out_buffer_26_1, %branch113 ], [ %l1_out_buffer_26_1, %branch112 ], [ %l1_out_buffer_26_1, %branch111 ], [ %l1_out_buffer_26_1, %branch110 ], [ %l1_out_buffer_26_1, %branch109 ], [ %l1_out_buffer_26_1, %branch108 ], [ %l1_out_buffer_26_1, %branch107 ], [ %l1_out_buffer_26_1, %branch106 ], [ %l1_out_buffer_26_1, %branch105 ], [ %l1_out_buffer_26_1, %branch104 ], [ %l1_out_buffer_26_1, %branch103 ], [ %l1_out_buffer_26_1, %branch102 ], [ %l1_out_buffer_26_1, %branch101 ], [ %l1_out_buffer_26_1, %branch100 ], [ %l1_out_buffer_26_1, %branch99 ], [ %l1_out_buffer_26_1, %branch98 ], [ %l1_out_buffer_26_1, %branch97 ], [ %l1_out_buffer_26_1, %branch96 ], [ %l1_out_buffer_26_1, %branch95 ], [ %l1_out_buffer_26_1, %branch94 ], [ %l1_out_buffer_26_1, %branch93 ], [ %l1_out_buffer_26_1, %branch92 ], [ %l1_out_buffer_26_1, %branch91 ], [ 0, %branch90 ], [ %l1_out_buffer_26_1, %branch89 ], [ %l1_out_buffer_26_1, %branch88 ], [ %l1_out_buffer_26_1, %branch87 ], [ %l1_out_buffer_26_1, %branch86 ], [ %l1_out_buffer_26_1, %branch85 ], [ %l1_out_buffer_26_1, %branch84 ], [ %l1_out_buffer_26_1, %branch83 ], [ %l1_out_buffer_26_1, %branch82 ], [ %l1_out_buffer_26_1, %branch81 ], [ %l1_out_buffer_26_1, %branch80 ], [ %l1_out_buffer_26_1, %branch79 ], [ %l1_out_buffer_26_1, %branch78 ], [ %l1_out_buffer_26_1, %branch77 ], [ %l1_out_buffer_26_1, %branch76 ], [ %l1_out_buffer_26_1, %branch75 ], [ %l1_out_buffer_26_1, %branch74 ], [ %l1_out_buffer_26_1, %branch73 ], [ %l1_out_buffer_26_1, %branch72 ], [ %l1_out_buffer_26_1, %branch71 ], [ %l1_out_buffer_26_1, %branch70 ], [ %l1_out_buffer_26_1, %branch69 ], [ %l1_out_buffer_26_1, %branch68 ], [ %l1_out_buffer_26_1, %branch67 ], [ %l1_out_buffer_26_1, %branch66 ], [ %l1_out_buffer_26_1, %branch65 ], [ %l1_out_buffer_26_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:38  %l1_out_buffer_25_2 = phi i32 [ %l1_out_buffer_25_1, %branch127 ], [ %l1_out_buffer_25_1, %branch126 ], [ %l1_out_buffer_25_1, %branch125 ], [ %l1_out_buffer_25_1, %branch124 ], [ %l1_out_buffer_25_1, %branch123 ], [ %l1_out_buffer_25_1, %branch122 ], [ %l1_out_buffer_25_1, %branch121 ], [ %l1_out_buffer_25_1, %branch120 ], [ %l1_out_buffer_25_1, %branch119 ], [ %l1_out_buffer_25_1, %branch118 ], [ %l1_out_buffer_25_1, %branch117 ], [ %l1_out_buffer_25_1, %branch116 ], [ %l1_out_buffer_25_1, %branch115 ], [ %l1_out_buffer_25_1, %branch114 ], [ %l1_out_buffer_25_1, %branch113 ], [ %l1_out_buffer_25_1, %branch112 ], [ %l1_out_buffer_25_1, %branch111 ], [ %l1_out_buffer_25_1, %branch110 ], [ %l1_out_buffer_25_1, %branch109 ], [ %l1_out_buffer_25_1, %branch108 ], [ %l1_out_buffer_25_1, %branch107 ], [ %l1_out_buffer_25_1, %branch106 ], [ %l1_out_buffer_25_1, %branch105 ], [ %l1_out_buffer_25_1, %branch104 ], [ %l1_out_buffer_25_1, %branch103 ], [ %l1_out_buffer_25_1, %branch102 ], [ %l1_out_buffer_25_1, %branch101 ], [ %l1_out_buffer_25_1, %branch100 ], [ %l1_out_buffer_25_1, %branch99 ], [ %l1_out_buffer_25_1, %branch98 ], [ %l1_out_buffer_25_1, %branch97 ], [ %l1_out_buffer_25_1, %branch96 ], [ %l1_out_buffer_25_1, %branch95 ], [ %l1_out_buffer_25_1, %branch94 ], [ %l1_out_buffer_25_1, %branch93 ], [ %l1_out_buffer_25_1, %branch92 ], [ %l1_out_buffer_25_1, %branch91 ], [ %l1_out_buffer_25_1, %branch90 ], [ 0, %branch89 ], [ %l1_out_buffer_25_1, %branch88 ], [ %l1_out_buffer_25_1, %branch87 ], [ %l1_out_buffer_25_1, %branch86 ], [ %l1_out_buffer_25_1, %branch85 ], [ %l1_out_buffer_25_1, %branch84 ], [ %l1_out_buffer_25_1, %branch83 ], [ %l1_out_buffer_25_1, %branch82 ], [ %l1_out_buffer_25_1, %branch81 ], [ %l1_out_buffer_25_1, %branch80 ], [ %l1_out_buffer_25_1, %branch79 ], [ %l1_out_buffer_25_1, %branch78 ], [ %l1_out_buffer_25_1, %branch77 ], [ %l1_out_buffer_25_1, %branch76 ], [ %l1_out_buffer_25_1, %branch75 ], [ %l1_out_buffer_25_1, %branch74 ], [ %l1_out_buffer_25_1, %branch73 ], [ %l1_out_buffer_25_1, %branch72 ], [ %l1_out_buffer_25_1, %branch71 ], [ %l1_out_buffer_25_1, %branch70 ], [ %l1_out_buffer_25_1, %branch69 ], [ %l1_out_buffer_25_1, %branch68 ], [ %l1_out_buffer_25_1, %branch67 ], [ %l1_out_buffer_25_1, %branch66 ], [ %l1_out_buffer_25_1, %branch65 ], [ %l1_out_buffer_25_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:39  %l1_out_buffer_24_2 = phi i32 [ %l1_out_buffer_24_1, %branch127 ], [ %l1_out_buffer_24_1, %branch126 ], [ %l1_out_buffer_24_1, %branch125 ], [ %l1_out_buffer_24_1, %branch124 ], [ %l1_out_buffer_24_1, %branch123 ], [ %l1_out_buffer_24_1, %branch122 ], [ %l1_out_buffer_24_1, %branch121 ], [ %l1_out_buffer_24_1, %branch120 ], [ %l1_out_buffer_24_1, %branch119 ], [ %l1_out_buffer_24_1, %branch118 ], [ %l1_out_buffer_24_1, %branch117 ], [ %l1_out_buffer_24_1, %branch116 ], [ %l1_out_buffer_24_1, %branch115 ], [ %l1_out_buffer_24_1, %branch114 ], [ %l1_out_buffer_24_1, %branch113 ], [ %l1_out_buffer_24_1, %branch112 ], [ %l1_out_buffer_24_1, %branch111 ], [ %l1_out_buffer_24_1, %branch110 ], [ %l1_out_buffer_24_1, %branch109 ], [ %l1_out_buffer_24_1, %branch108 ], [ %l1_out_buffer_24_1, %branch107 ], [ %l1_out_buffer_24_1, %branch106 ], [ %l1_out_buffer_24_1, %branch105 ], [ %l1_out_buffer_24_1, %branch104 ], [ %l1_out_buffer_24_1, %branch103 ], [ %l1_out_buffer_24_1, %branch102 ], [ %l1_out_buffer_24_1, %branch101 ], [ %l1_out_buffer_24_1, %branch100 ], [ %l1_out_buffer_24_1, %branch99 ], [ %l1_out_buffer_24_1, %branch98 ], [ %l1_out_buffer_24_1, %branch97 ], [ %l1_out_buffer_24_1, %branch96 ], [ %l1_out_buffer_24_1, %branch95 ], [ %l1_out_buffer_24_1, %branch94 ], [ %l1_out_buffer_24_1, %branch93 ], [ %l1_out_buffer_24_1, %branch92 ], [ %l1_out_buffer_24_1, %branch91 ], [ %l1_out_buffer_24_1, %branch90 ], [ %l1_out_buffer_24_1, %branch89 ], [ 0, %branch88 ], [ %l1_out_buffer_24_1, %branch87 ], [ %l1_out_buffer_24_1, %branch86 ], [ %l1_out_buffer_24_1, %branch85 ], [ %l1_out_buffer_24_1, %branch84 ], [ %l1_out_buffer_24_1, %branch83 ], [ %l1_out_buffer_24_1, %branch82 ], [ %l1_out_buffer_24_1, %branch81 ], [ %l1_out_buffer_24_1, %branch80 ], [ %l1_out_buffer_24_1, %branch79 ], [ %l1_out_buffer_24_1, %branch78 ], [ %l1_out_buffer_24_1, %branch77 ], [ %l1_out_buffer_24_1, %branch76 ], [ %l1_out_buffer_24_1, %branch75 ], [ %l1_out_buffer_24_1, %branch74 ], [ %l1_out_buffer_24_1, %branch73 ], [ %l1_out_buffer_24_1, %branch72 ], [ %l1_out_buffer_24_1, %branch71 ], [ %l1_out_buffer_24_1, %branch70 ], [ %l1_out_buffer_24_1, %branch69 ], [ %l1_out_buffer_24_1, %branch68 ], [ %l1_out_buffer_24_1, %branch67 ], [ %l1_out_buffer_24_1, %branch66 ], [ %l1_out_buffer_24_1, %branch65 ], [ %l1_out_buffer_24_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:40  %l1_out_buffer_23_2 = phi i32 [ %l1_out_buffer_23_1, %branch127 ], [ %l1_out_buffer_23_1, %branch126 ], [ %l1_out_buffer_23_1, %branch125 ], [ %l1_out_buffer_23_1, %branch124 ], [ %l1_out_buffer_23_1, %branch123 ], [ %l1_out_buffer_23_1, %branch122 ], [ %l1_out_buffer_23_1, %branch121 ], [ %l1_out_buffer_23_1, %branch120 ], [ %l1_out_buffer_23_1, %branch119 ], [ %l1_out_buffer_23_1, %branch118 ], [ %l1_out_buffer_23_1, %branch117 ], [ %l1_out_buffer_23_1, %branch116 ], [ %l1_out_buffer_23_1, %branch115 ], [ %l1_out_buffer_23_1, %branch114 ], [ %l1_out_buffer_23_1, %branch113 ], [ %l1_out_buffer_23_1, %branch112 ], [ %l1_out_buffer_23_1, %branch111 ], [ %l1_out_buffer_23_1, %branch110 ], [ %l1_out_buffer_23_1, %branch109 ], [ %l1_out_buffer_23_1, %branch108 ], [ %l1_out_buffer_23_1, %branch107 ], [ %l1_out_buffer_23_1, %branch106 ], [ %l1_out_buffer_23_1, %branch105 ], [ %l1_out_buffer_23_1, %branch104 ], [ %l1_out_buffer_23_1, %branch103 ], [ %l1_out_buffer_23_1, %branch102 ], [ %l1_out_buffer_23_1, %branch101 ], [ %l1_out_buffer_23_1, %branch100 ], [ %l1_out_buffer_23_1, %branch99 ], [ %l1_out_buffer_23_1, %branch98 ], [ %l1_out_buffer_23_1, %branch97 ], [ %l1_out_buffer_23_1, %branch96 ], [ %l1_out_buffer_23_1, %branch95 ], [ %l1_out_buffer_23_1, %branch94 ], [ %l1_out_buffer_23_1, %branch93 ], [ %l1_out_buffer_23_1, %branch92 ], [ %l1_out_buffer_23_1, %branch91 ], [ %l1_out_buffer_23_1, %branch90 ], [ %l1_out_buffer_23_1, %branch89 ], [ %l1_out_buffer_23_1, %branch88 ], [ 0, %branch87 ], [ %l1_out_buffer_23_1, %branch86 ], [ %l1_out_buffer_23_1, %branch85 ], [ %l1_out_buffer_23_1, %branch84 ], [ %l1_out_buffer_23_1, %branch83 ], [ %l1_out_buffer_23_1, %branch82 ], [ %l1_out_buffer_23_1, %branch81 ], [ %l1_out_buffer_23_1, %branch80 ], [ %l1_out_buffer_23_1, %branch79 ], [ %l1_out_buffer_23_1, %branch78 ], [ %l1_out_buffer_23_1, %branch77 ], [ %l1_out_buffer_23_1, %branch76 ], [ %l1_out_buffer_23_1, %branch75 ], [ %l1_out_buffer_23_1, %branch74 ], [ %l1_out_buffer_23_1, %branch73 ], [ %l1_out_buffer_23_1, %branch72 ], [ %l1_out_buffer_23_1, %branch71 ], [ %l1_out_buffer_23_1, %branch70 ], [ %l1_out_buffer_23_1, %branch69 ], [ %l1_out_buffer_23_1, %branch68 ], [ %l1_out_buffer_23_1, %branch67 ], [ %l1_out_buffer_23_1, %branch66 ], [ %l1_out_buffer_23_1, %branch65 ], [ %l1_out_buffer_23_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23_2"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:41  %l1_out_buffer_22_2 = phi i32 [ %l1_out_buffer_22_1, %branch127 ], [ %l1_out_buffer_22_1, %branch126 ], [ %l1_out_buffer_22_1, %branch125 ], [ %l1_out_buffer_22_1, %branch124 ], [ %l1_out_buffer_22_1, %branch123 ], [ %l1_out_buffer_22_1, %branch122 ], [ %l1_out_buffer_22_1, %branch121 ], [ %l1_out_buffer_22_1, %branch120 ], [ %l1_out_buffer_22_1, %branch119 ], [ %l1_out_buffer_22_1, %branch118 ], [ %l1_out_buffer_22_1, %branch117 ], [ %l1_out_buffer_22_1, %branch116 ], [ %l1_out_buffer_22_1, %branch115 ], [ %l1_out_buffer_22_1, %branch114 ], [ %l1_out_buffer_22_1, %branch113 ], [ %l1_out_buffer_22_1, %branch112 ], [ %l1_out_buffer_22_1, %branch111 ], [ %l1_out_buffer_22_1, %branch110 ], [ %l1_out_buffer_22_1, %branch109 ], [ %l1_out_buffer_22_1, %branch108 ], [ %l1_out_buffer_22_1, %branch107 ], [ %l1_out_buffer_22_1, %branch106 ], [ %l1_out_buffer_22_1, %branch105 ], [ %l1_out_buffer_22_1, %branch104 ], [ %l1_out_buffer_22_1, %branch103 ], [ %l1_out_buffer_22_1, %branch102 ], [ %l1_out_buffer_22_1, %branch101 ], [ %l1_out_buffer_22_1, %branch100 ], [ %l1_out_buffer_22_1, %branch99 ], [ %l1_out_buffer_22_1, %branch98 ], [ %l1_out_buffer_22_1, %branch97 ], [ %l1_out_buffer_22_1, %branch96 ], [ %l1_out_buffer_22_1, %branch95 ], [ %l1_out_buffer_22_1, %branch94 ], [ %l1_out_buffer_22_1, %branch93 ], [ %l1_out_buffer_22_1, %branch92 ], [ %l1_out_buffer_22_1, %branch91 ], [ %l1_out_buffer_22_1, %branch90 ], [ %l1_out_buffer_22_1, %branch89 ], [ %l1_out_buffer_22_1, %branch88 ], [ %l1_out_buffer_22_1, %branch87 ], [ 0, %branch86 ], [ %l1_out_buffer_22_1, %branch85 ], [ %l1_out_buffer_22_1, %branch84 ], [ %l1_out_buffer_22_1, %branch83 ], [ %l1_out_buffer_22_1, %branch82 ], [ %l1_out_buffer_22_1, %branch81 ], [ %l1_out_buffer_22_1, %branch80 ], [ %l1_out_buffer_22_1, %branch79 ], [ %l1_out_buffer_22_1, %branch78 ], [ %l1_out_buffer_22_1, %branch77 ], [ %l1_out_buffer_22_1, %branch76 ], [ %l1_out_buffer_22_1, %branch75 ], [ %l1_out_buffer_22_1, %branch74 ], [ %l1_out_buffer_22_1, %branch73 ], [ %l1_out_buffer_22_1, %branch72 ], [ %l1_out_buffer_22_1, %branch71 ], [ %l1_out_buffer_22_1, %branch70 ], [ %l1_out_buffer_22_1, %branch69 ], [ %l1_out_buffer_22_1, %branch68 ], [ %l1_out_buffer_22_1, %branch67 ], [ %l1_out_buffer_22_1, %branch66 ], [ %l1_out_buffer_22_1, %branch65 ], [ %l1_out_buffer_22_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22_2"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:42  %l1_out_buffer_21_2 = phi i32 [ %l1_out_buffer_21_1, %branch127 ], [ %l1_out_buffer_21_1, %branch126 ], [ %l1_out_buffer_21_1, %branch125 ], [ %l1_out_buffer_21_1, %branch124 ], [ %l1_out_buffer_21_1, %branch123 ], [ %l1_out_buffer_21_1, %branch122 ], [ %l1_out_buffer_21_1, %branch121 ], [ %l1_out_buffer_21_1, %branch120 ], [ %l1_out_buffer_21_1, %branch119 ], [ %l1_out_buffer_21_1, %branch118 ], [ %l1_out_buffer_21_1, %branch117 ], [ %l1_out_buffer_21_1, %branch116 ], [ %l1_out_buffer_21_1, %branch115 ], [ %l1_out_buffer_21_1, %branch114 ], [ %l1_out_buffer_21_1, %branch113 ], [ %l1_out_buffer_21_1, %branch112 ], [ %l1_out_buffer_21_1, %branch111 ], [ %l1_out_buffer_21_1, %branch110 ], [ %l1_out_buffer_21_1, %branch109 ], [ %l1_out_buffer_21_1, %branch108 ], [ %l1_out_buffer_21_1, %branch107 ], [ %l1_out_buffer_21_1, %branch106 ], [ %l1_out_buffer_21_1, %branch105 ], [ %l1_out_buffer_21_1, %branch104 ], [ %l1_out_buffer_21_1, %branch103 ], [ %l1_out_buffer_21_1, %branch102 ], [ %l1_out_buffer_21_1, %branch101 ], [ %l1_out_buffer_21_1, %branch100 ], [ %l1_out_buffer_21_1, %branch99 ], [ %l1_out_buffer_21_1, %branch98 ], [ %l1_out_buffer_21_1, %branch97 ], [ %l1_out_buffer_21_1, %branch96 ], [ %l1_out_buffer_21_1, %branch95 ], [ %l1_out_buffer_21_1, %branch94 ], [ %l1_out_buffer_21_1, %branch93 ], [ %l1_out_buffer_21_1, %branch92 ], [ %l1_out_buffer_21_1, %branch91 ], [ %l1_out_buffer_21_1, %branch90 ], [ %l1_out_buffer_21_1, %branch89 ], [ %l1_out_buffer_21_1, %branch88 ], [ %l1_out_buffer_21_1, %branch87 ], [ %l1_out_buffer_21_1, %branch86 ], [ 0, %branch85 ], [ %l1_out_buffer_21_1, %branch84 ], [ %l1_out_buffer_21_1, %branch83 ], [ %l1_out_buffer_21_1, %branch82 ], [ %l1_out_buffer_21_1, %branch81 ], [ %l1_out_buffer_21_1, %branch80 ], [ %l1_out_buffer_21_1, %branch79 ], [ %l1_out_buffer_21_1, %branch78 ], [ %l1_out_buffer_21_1, %branch77 ], [ %l1_out_buffer_21_1, %branch76 ], [ %l1_out_buffer_21_1, %branch75 ], [ %l1_out_buffer_21_1, %branch74 ], [ %l1_out_buffer_21_1, %branch73 ], [ %l1_out_buffer_21_1, %branch72 ], [ %l1_out_buffer_21_1, %branch71 ], [ %l1_out_buffer_21_1, %branch70 ], [ %l1_out_buffer_21_1, %branch69 ], [ %l1_out_buffer_21_1, %branch68 ], [ %l1_out_buffer_21_1, %branch67 ], [ %l1_out_buffer_21_1, %branch66 ], [ %l1_out_buffer_21_1, %branch65 ], [ %l1_out_buffer_21_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21_2"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:43  %l1_out_buffer_20_2 = phi i32 [ %l1_out_buffer_20_1, %branch127 ], [ %l1_out_buffer_20_1, %branch126 ], [ %l1_out_buffer_20_1, %branch125 ], [ %l1_out_buffer_20_1, %branch124 ], [ %l1_out_buffer_20_1, %branch123 ], [ %l1_out_buffer_20_1, %branch122 ], [ %l1_out_buffer_20_1, %branch121 ], [ %l1_out_buffer_20_1, %branch120 ], [ %l1_out_buffer_20_1, %branch119 ], [ %l1_out_buffer_20_1, %branch118 ], [ %l1_out_buffer_20_1, %branch117 ], [ %l1_out_buffer_20_1, %branch116 ], [ %l1_out_buffer_20_1, %branch115 ], [ %l1_out_buffer_20_1, %branch114 ], [ %l1_out_buffer_20_1, %branch113 ], [ %l1_out_buffer_20_1, %branch112 ], [ %l1_out_buffer_20_1, %branch111 ], [ %l1_out_buffer_20_1, %branch110 ], [ %l1_out_buffer_20_1, %branch109 ], [ %l1_out_buffer_20_1, %branch108 ], [ %l1_out_buffer_20_1, %branch107 ], [ %l1_out_buffer_20_1, %branch106 ], [ %l1_out_buffer_20_1, %branch105 ], [ %l1_out_buffer_20_1, %branch104 ], [ %l1_out_buffer_20_1, %branch103 ], [ %l1_out_buffer_20_1, %branch102 ], [ %l1_out_buffer_20_1, %branch101 ], [ %l1_out_buffer_20_1, %branch100 ], [ %l1_out_buffer_20_1, %branch99 ], [ %l1_out_buffer_20_1, %branch98 ], [ %l1_out_buffer_20_1, %branch97 ], [ %l1_out_buffer_20_1, %branch96 ], [ %l1_out_buffer_20_1, %branch95 ], [ %l1_out_buffer_20_1, %branch94 ], [ %l1_out_buffer_20_1, %branch93 ], [ %l1_out_buffer_20_1, %branch92 ], [ %l1_out_buffer_20_1, %branch91 ], [ %l1_out_buffer_20_1, %branch90 ], [ %l1_out_buffer_20_1, %branch89 ], [ %l1_out_buffer_20_1, %branch88 ], [ %l1_out_buffer_20_1, %branch87 ], [ %l1_out_buffer_20_1, %branch86 ], [ %l1_out_buffer_20_1, %branch85 ], [ 0, %branch84 ], [ %l1_out_buffer_20_1, %branch83 ], [ %l1_out_buffer_20_1, %branch82 ], [ %l1_out_buffer_20_1, %branch81 ], [ %l1_out_buffer_20_1, %branch80 ], [ %l1_out_buffer_20_1, %branch79 ], [ %l1_out_buffer_20_1, %branch78 ], [ %l1_out_buffer_20_1, %branch77 ], [ %l1_out_buffer_20_1, %branch76 ], [ %l1_out_buffer_20_1, %branch75 ], [ %l1_out_buffer_20_1, %branch74 ], [ %l1_out_buffer_20_1, %branch73 ], [ %l1_out_buffer_20_1, %branch72 ], [ %l1_out_buffer_20_1, %branch71 ], [ %l1_out_buffer_20_1, %branch70 ], [ %l1_out_buffer_20_1, %branch69 ], [ %l1_out_buffer_20_1, %branch68 ], [ %l1_out_buffer_20_1, %branch67 ], [ %l1_out_buffer_20_1, %branch66 ], [ %l1_out_buffer_20_1, %branch65 ], [ %l1_out_buffer_20_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20_2"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:44  %l1_out_buffer_19_2 = phi i32 [ %l1_out_buffer_19_1, %branch127 ], [ %l1_out_buffer_19_1, %branch126 ], [ %l1_out_buffer_19_1, %branch125 ], [ %l1_out_buffer_19_1, %branch124 ], [ %l1_out_buffer_19_1, %branch123 ], [ %l1_out_buffer_19_1, %branch122 ], [ %l1_out_buffer_19_1, %branch121 ], [ %l1_out_buffer_19_1, %branch120 ], [ %l1_out_buffer_19_1, %branch119 ], [ %l1_out_buffer_19_1, %branch118 ], [ %l1_out_buffer_19_1, %branch117 ], [ %l1_out_buffer_19_1, %branch116 ], [ %l1_out_buffer_19_1, %branch115 ], [ %l1_out_buffer_19_1, %branch114 ], [ %l1_out_buffer_19_1, %branch113 ], [ %l1_out_buffer_19_1, %branch112 ], [ %l1_out_buffer_19_1, %branch111 ], [ %l1_out_buffer_19_1, %branch110 ], [ %l1_out_buffer_19_1, %branch109 ], [ %l1_out_buffer_19_1, %branch108 ], [ %l1_out_buffer_19_1, %branch107 ], [ %l1_out_buffer_19_1, %branch106 ], [ %l1_out_buffer_19_1, %branch105 ], [ %l1_out_buffer_19_1, %branch104 ], [ %l1_out_buffer_19_1, %branch103 ], [ %l1_out_buffer_19_1, %branch102 ], [ %l1_out_buffer_19_1, %branch101 ], [ %l1_out_buffer_19_1, %branch100 ], [ %l1_out_buffer_19_1, %branch99 ], [ %l1_out_buffer_19_1, %branch98 ], [ %l1_out_buffer_19_1, %branch97 ], [ %l1_out_buffer_19_1, %branch96 ], [ %l1_out_buffer_19_1, %branch95 ], [ %l1_out_buffer_19_1, %branch94 ], [ %l1_out_buffer_19_1, %branch93 ], [ %l1_out_buffer_19_1, %branch92 ], [ %l1_out_buffer_19_1, %branch91 ], [ %l1_out_buffer_19_1, %branch90 ], [ %l1_out_buffer_19_1, %branch89 ], [ %l1_out_buffer_19_1, %branch88 ], [ %l1_out_buffer_19_1, %branch87 ], [ %l1_out_buffer_19_1, %branch86 ], [ %l1_out_buffer_19_1, %branch85 ], [ %l1_out_buffer_19_1, %branch84 ], [ 0, %branch83 ], [ %l1_out_buffer_19_1, %branch82 ], [ %l1_out_buffer_19_1, %branch81 ], [ %l1_out_buffer_19_1, %branch80 ], [ %l1_out_buffer_19_1, %branch79 ], [ %l1_out_buffer_19_1, %branch78 ], [ %l1_out_buffer_19_1, %branch77 ], [ %l1_out_buffer_19_1, %branch76 ], [ %l1_out_buffer_19_1, %branch75 ], [ %l1_out_buffer_19_1, %branch74 ], [ %l1_out_buffer_19_1, %branch73 ], [ %l1_out_buffer_19_1, %branch72 ], [ %l1_out_buffer_19_1, %branch71 ], [ %l1_out_buffer_19_1, %branch70 ], [ %l1_out_buffer_19_1, %branch69 ], [ %l1_out_buffer_19_1, %branch68 ], [ %l1_out_buffer_19_1, %branch67 ], [ %l1_out_buffer_19_1, %branch66 ], [ %l1_out_buffer_19_1, %branch65 ], [ %l1_out_buffer_19_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19_2"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:45  %l1_out_buffer_18_2 = phi i32 [ %l1_out_buffer_18_1, %branch127 ], [ %l1_out_buffer_18_1, %branch126 ], [ %l1_out_buffer_18_1, %branch125 ], [ %l1_out_buffer_18_1, %branch124 ], [ %l1_out_buffer_18_1, %branch123 ], [ %l1_out_buffer_18_1, %branch122 ], [ %l1_out_buffer_18_1, %branch121 ], [ %l1_out_buffer_18_1, %branch120 ], [ %l1_out_buffer_18_1, %branch119 ], [ %l1_out_buffer_18_1, %branch118 ], [ %l1_out_buffer_18_1, %branch117 ], [ %l1_out_buffer_18_1, %branch116 ], [ %l1_out_buffer_18_1, %branch115 ], [ %l1_out_buffer_18_1, %branch114 ], [ %l1_out_buffer_18_1, %branch113 ], [ %l1_out_buffer_18_1, %branch112 ], [ %l1_out_buffer_18_1, %branch111 ], [ %l1_out_buffer_18_1, %branch110 ], [ %l1_out_buffer_18_1, %branch109 ], [ %l1_out_buffer_18_1, %branch108 ], [ %l1_out_buffer_18_1, %branch107 ], [ %l1_out_buffer_18_1, %branch106 ], [ %l1_out_buffer_18_1, %branch105 ], [ %l1_out_buffer_18_1, %branch104 ], [ %l1_out_buffer_18_1, %branch103 ], [ %l1_out_buffer_18_1, %branch102 ], [ %l1_out_buffer_18_1, %branch101 ], [ %l1_out_buffer_18_1, %branch100 ], [ %l1_out_buffer_18_1, %branch99 ], [ %l1_out_buffer_18_1, %branch98 ], [ %l1_out_buffer_18_1, %branch97 ], [ %l1_out_buffer_18_1, %branch96 ], [ %l1_out_buffer_18_1, %branch95 ], [ %l1_out_buffer_18_1, %branch94 ], [ %l1_out_buffer_18_1, %branch93 ], [ %l1_out_buffer_18_1, %branch92 ], [ %l1_out_buffer_18_1, %branch91 ], [ %l1_out_buffer_18_1, %branch90 ], [ %l1_out_buffer_18_1, %branch89 ], [ %l1_out_buffer_18_1, %branch88 ], [ %l1_out_buffer_18_1, %branch87 ], [ %l1_out_buffer_18_1, %branch86 ], [ %l1_out_buffer_18_1, %branch85 ], [ %l1_out_buffer_18_1, %branch84 ], [ %l1_out_buffer_18_1, %branch83 ], [ 0, %branch82 ], [ %l1_out_buffer_18_1, %branch81 ], [ %l1_out_buffer_18_1, %branch80 ], [ %l1_out_buffer_18_1, %branch79 ], [ %l1_out_buffer_18_1, %branch78 ], [ %l1_out_buffer_18_1, %branch77 ], [ %l1_out_buffer_18_1, %branch76 ], [ %l1_out_buffer_18_1, %branch75 ], [ %l1_out_buffer_18_1, %branch74 ], [ %l1_out_buffer_18_1, %branch73 ], [ %l1_out_buffer_18_1, %branch72 ], [ %l1_out_buffer_18_1, %branch71 ], [ %l1_out_buffer_18_1, %branch70 ], [ %l1_out_buffer_18_1, %branch69 ], [ %l1_out_buffer_18_1, %branch68 ], [ %l1_out_buffer_18_1, %branch67 ], [ %l1_out_buffer_18_1, %branch66 ], [ %l1_out_buffer_18_1, %branch65 ], [ %l1_out_buffer_18_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18_2"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:46  %l1_out_buffer_17_2 = phi i32 [ %l1_out_buffer_17_1, %branch127 ], [ %l1_out_buffer_17_1, %branch126 ], [ %l1_out_buffer_17_1, %branch125 ], [ %l1_out_buffer_17_1, %branch124 ], [ %l1_out_buffer_17_1, %branch123 ], [ %l1_out_buffer_17_1, %branch122 ], [ %l1_out_buffer_17_1, %branch121 ], [ %l1_out_buffer_17_1, %branch120 ], [ %l1_out_buffer_17_1, %branch119 ], [ %l1_out_buffer_17_1, %branch118 ], [ %l1_out_buffer_17_1, %branch117 ], [ %l1_out_buffer_17_1, %branch116 ], [ %l1_out_buffer_17_1, %branch115 ], [ %l1_out_buffer_17_1, %branch114 ], [ %l1_out_buffer_17_1, %branch113 ], [ %l1_out_buffer_17_1, %branch112 ], [ %l1_out_buffer_17_1, %branch111 ], [ %l1_out_buffer_17_1, %branch110 ], [ %l1_out_buffer_17_1, %branch109 ], [ %l1_out_buffer_17_1, %branch108 ], [ %l1_out_buffer_17_1, %branch107 ], [ %l1_out_buffer_17_1, %branch106 ], [ %l1_out_buffer_17_1, %branch105 ], [ %l1_out_buffer_17_1, %branch104 ], [ %l1_out_buffer_17_1, %branch103 ], [ %l1_out_buffer_17_1, %branch102 ], [ %l1_out_buffer_17_1, %branch101 ], [ %l1_out_buffer_17_1, %branch100 ], [ %l1_out_buffer_17_1, %branch99 ], [ %l1_out_buffer_17_1, %branch98 ], [ %l1_out_buffer_17_1, %branch97 ], [ %l1_out_buffer_17_1, %branch96 ], [ %l1_out_buffer_17_1, %branch95 ], [ %l1_out_buffer_17_1, %branch94 ], [ %l1_out_buffer_17_1, %branch93 ], [ %l1_out_buffer_17_1, %branch92 ], [ %l1_out_buffer_17_1, %branch91 ], [ %l1_out_buffer_17_1, %branch90 ], [ %l1_out_buffer_17_1, %branch89 ], [ %l1_out_buffer_17_1, %branch88 ], [ %l1_out_buffer_17_1, %branch87 ], [ %l1_out_buffer_17_1, %branch86 ], [ %l1_out_buffer_17_1, %branch85 ], [ %l1_out_buffer_17_1, %branch84 ], [ %l1_out_buffer_17_1, %branch83 ], [ %l1_out_buffer_17_1, %branch82 ], [ 0, %branch81 ], [ %l1_out_buffer_17_1, %branch80 ], [ %l1_out_buffer_17_1, %branch79 ], [ %l1_out_buffer_17_1, %branch78 ], [ %l1_out_buffer_17_1, %branch77 ], [ %l1_out_buffer_17_1, %branch76 ], [ %l1_out_buffer_17_1, %branch75 ], [ %l1_out_buffer_17_1, %branch74 ], [ %l1_out_buffer_17_1, %branch73 ], [ %l1_out_buffer_17_1, %branch72 ], [ %l1_out_buffer_17_1, %branch71 ], [ %l1_out_buffer_17_1, %branch70 ], [ %l1_out_buffer_17_1, %branch69 ], [ %l1_out_buffer_17_1, %branch68 ], [ %l1_out_buffer_17_1, %branch67 ], [ %l1_out_buffer_17_1, %branch66 ], [ %l1_out_buffer_17_1, %branch65 ], [ %l1_out_buffer_17_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17_2"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:47  %l1_out_buffer_16_2 = phi i32 [ %l1_out_buffer_16_1, %branch127 ], [ %l1_out_buffer_16_1, %branch126 ], [ %l1_out_buffer_16_1, %branch125 ], [ %l1_out_buffer_16_1, %branch124 ], [ %l1_out_buffer_16_1, %branch123 ], [ %l1_out_buffer_16_1, %branch122 ], [ %l1_out_buffer_16_1, %branch121 ], [ %l1_out_buffer_16_1, %branch120 ], [ %l1_out_buffer_16_1, %branch119 ], [ %l1_out_buffer_16_1, %branch118 ], [ %l1_out_buffer_16_1, %branch117 ], [ %l1_out_buffer_16_1, %branch116 ], [ %l1_out_buffer_16_1, %branch115 ], [ %l1_out_buffer_16_1, %branch114 ], [ %l1_out_buffer_16_1, %branch113 ], [ %l1_out_buffer_16_1, %branch112 ], [ %l1_out_buffer_16_1, %branch111 ], [ %l1_out_buffer_16_1, %branch110 ], [ %l1_out_buffer_16_1, %branch109 ], [ %l1_out_buffer_16_1, %branch108 ], [ %l1_out_buffer_16_1, %branch107 ], [ %l1_out_buffer_16_1, %branch106 ], [ %l1_out_buffer_16_1, %branch105 ], [ %l1_out_buffer_16_1, %branch104 ], [ %l1_out_buffer_16_1, %branch103 ], [ %l1_out_buffer_16_1, %branch102 ], [ %l1_out_buffer_16_1, %branch101 ], [ %l1_out_buffer_16_1, %branch100 ], [ %l1_out_buffer_16_1, %branch99 ], [ %l1_out_buffer_16_1, %branch98 ], [ %l1_out_buffer_16_1, %branch97 ], [ %l1_out_buffer_16_1, %branch96 ], [ %l1_out_buffer_16_1, %branch95 ], [ %l1_out_buffer_16_1, %branch94 ], [ %l1_out_buffer_16_1, %branch93 ], [ %l1_out_buffer_16_1, %branch92 ], [ %l1_out_buffer_16_1, %branch91 ], [ %l1_out_buffer_16_1, %branch90 ], [ %l1_out_buffer_16_1, %branch89 ], [ %l1_out_buffer_16_1, %branch88 ], [ %l1_out_buffer_16_1, %branch87 ], [ %l1_out_buffer_16_1, %branch86 ], [ %l1_out_buffer_16_1, %branch85 ], [ %l1_out_buffer_16_1, %branch84 ], [ %l1_out_buffer_16_1, %branch83 ], [ %l1_out_buffer_16_1, %branch82 ], [ %l1_out_buffer_16_1, %branch81 ], [ 0, %branch80 ], [ %l1_out_buffer_16_1, %branch79 ], [ %l1_out_buffer_16_1, %branch78 ], [ %l1_out_buffer_16_1, %branch77 ], [ %l1_out_buffer_16_1, %branch76 ], [ %l1_out_buffer_16_1, %branch75 ], [ %l1_out_buffer_16_1, %branch74 ], [ %l1_out_buffer_16_1, %branch73 ], [ %l1_out_buffer_16_1, %branch72 ], [ %l1_out_buffer_16_1, %branch71 ], [ %l1_out_buffer_16_1, %branch70 ], [ %l1_out_buffer_16_1, %branch69 ], [ %l1_out_buffer_16_1, %branch68 ], [ %l1_out_buffer_16_1, %branch67 ], [ %l1_out_buffer_16_1, %branch66 ], [ %l1_out_buffer_16_1, %branch65 ], [ %l1_out_buffer_16_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:48  %l1_out_buffer_15_2 = phi i32 [ %l1_out_buffer_15_1, %branch127 ], [ %l1_out_buffer_15_1, %branch126 ], [ %l1_out_buffer_15_1, %branch125 ], [ %l1_out_buffer_15_1, %branch124 ], [ %l1_out_buffer_15_1, %branch123 ], [ %l1_out_buffer_15_1, %branch122 ], [ %l1_out_buffer_15_1, %branch121 ], [ %l1_out_buffer_15_1, %branch120 ], [ %l1_out_buffer_15_1, %branch119 ], [ %l1_out_buffer_15_1, %branch118 ], [ %l1_out_buffer_15_1, %branch117 ], [ %l1_out_buffer_15_1, %branch116 ], [ %l1_out_buffer_15_1, %branch115 ], [ %l1_out_buffer_15_1, %branch114 ], [ %l1_out_buffer_15_1, %branch113 ], [ %l1_out_buffer_15_1, %branch112 ], [ %l1_out_buffer_15_1, %branch111 ], [ %l1_out_buffer_15_1, %branch110 ], [ %l1_out_buffer_15_1, %branch109 ], [ %l1_out_buffer_15_1, %branch108 ], [ %l1_out_buffer_15_1, %branch107 ], [ %l1_out_buffer_15_1, %branch106 ], [ %l1_out_buffer_15_1, %branch105 ], [ %l1_out_buffer_15_1, %branch104 ], [ %l1_out_buffer_15_1, %branch103 ], [ %l1_out_buffer_15_1, %branch102 ], [ %l1_out_buffer_15_1, %branch101 ], [ %l1_out_buffer_15_1, %branch100 ], [ %l1_out_buffer_15_1, %branch99 ], [ %l1_out_buffer_15_1, %branch98 ], [ %l1_out_buffer_15_1, %branch97 ], [ %l1_out_buffer_15_1, %branch96 ], [ %l1_out_buffer_15_1, %branch95 ], [ %l1_out_buffer_15_1, %branch94 ], [ %l1_out_buffer_15_1, %branch93 ], [ %l1_out_buffer_15_1, %branch92 ], [ %l1_out_buffer_15_1, %branch91 ], [ %l1_out_buffer_15_1, %branch90 ], [ %l1_out_buffer_15_1, %branch89 ], [ %l1_out_buffer_15_1, %branch88 ], [ %l1_out_buffer_15_1, %branch87 ], [ %l1_out_buffer_15_1, %branch86 ], [ %l1_out_buffer_15_1, %branch85 ], [ %l1_out_buffer_15_1, %branch84 ], [ %l1_out_buffer_15_1, %branch83 ], [ %l1_out_buffer_15_1, %branch82 ], [ %l1_out_buffer_15_1, %branch81 ], [ %l1_out_buffer_15_1, %branch80 ], [ 0, %branch79 ], [ %l1_out_buffer_15_1, %branch78 ], [ %l1_out_buffer_15_1, %branch77 ], [ %l1_out_buffer_15_1, %branch76 ], [ %l1_out_buffer_15_1, %branch75 ], [ %l1_out_buffer_15_1, %branch74 ], [ %l1_out_buffer_15_1, %branch73 ], [ %l1_out_buffer_15_1, %branch72 ], [ %l1_out_buffer_15_1, %branch71 ], [ %l1_out_buffer_15_1, %branch70 ], [ %l1_out_buffer_15_1, %branch69 ], [ %l1_out_buffer_15_1, %branch68 ], [ %l1_out_buffer_15_1, %branch67 ], [ %l1_out_buffer_15_1, %branch66 ], [ %l1_out_buffer_15_1, %branch65 ], [ %l1_out_buffer_15_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:49  %l1_out_buffer_14_2 = phi i32 [ %l1_out_buffer_14_1, %branch127 ], [ %l1_out_buffer_14_1, %branch126 ], [ %l1_out_buffer_14_1, %branch125 ], [ %l1_out_buffer_14_1, %branch124 ], [ %l1_out_buffer_14_1, %branch123 ], [ %l1_out_buffer_14_1, %branch122 ], [ %l1_out_buffer_14_1, %branch121 ], [ %l1_out_buffer_14_1, %branch120 ], [ %l1_out_buffer_14_1, %branch119 ], [ %l1_out_buffer_14_1, %branch118 ], [ %l1_out_buffer_14_1, %branch117 ], [ %l1_out_buffer_14_1, %branch116 ], [ %l1_out_buffer_14_1, %branch115 ], [ %l1_out_buffer_14_1, %branch114 ], [ %l1_out_buffer_14_1, %branch113 ], [ %l1_out_buffer_14_1, %branch112 ], [ %l1_out_buffer_14_1, %branch111 ], [ %l1_out_buffer_14_1, %branch110 ], [ %l1_out_buffer_14_1, %branch109 ], [ %l1_out_buffer_14_1, %branch108 ], [ %l1_out_buffer_14_1, %branch107 ], [ %l1_out_buffer_14_1, %branch106 ], [ %l1_out_buffer_14_1, %branch105 ], [ %l1_out_buffer_14_1, %branch104 ], [ %l1_out_buffer_14_1, %branch103 ], [ %l1_out_buffer_14_1, %branch102 ], [ %l1_out_buffer_14_1, %branch101 ], [ %l1_out_buffer_14_1, %branch100 ], [ %l1_out_buffer_14_1, %branch99 ], [ %l1_out_buffer_14_1, %branch98 ], [ %l1_out_buffer_14_1, %branch97 ], [ %l1_out_buffer_14_1, %branch96 ], [ %l1_out_buffer_14_1, %branch95 ], [ %l1_out_buffer_14_1, %branch94 ], [ %l1_out_buffer_14_1, %branch93 ], [ %l1_out_buffer_14_1, %branch92 ], [ %l1_out_buffer_14_1, %branch91 ], [ %l1_out_buffer_14_1, %branch90 ], [ %l1_out_buffer_14_1, %branch89 ], [ %l1_out_buffer_14_1, %branch88 ], [ %l1_out_buffer_14_1, %branch87 ], [ %l1_out_buffer_14_1, %branch86 ], [ %l1_out_buffer_14_1, %branch85 ], [ %l1_out_buffer_14_1, %branch84 ], [ %l1_out_buffer_14_1, %branch83 ], [ %l1_out_buffer_14_1, %branch82 ], [ %l1_out_buffer_14_1, %branch81 ], [ %l1_out_buffer_14_1, %branch80 ], [ %l1_out_buffer_14_1, %branch79 ], [ 0, %branch78 ], [ %l1_out_buffer_14_1, %branch77 ], [ %l1_out_buffer_14_1, %branch76 ], [ %l1_out_buffer_14_1, %branch75 ], [ %l1_out_buffer_14_1, %branch74 ], [ %l1_out_buffer_14_1, %branch73 ], [ %l1_out_buffer_14_1, %branch72 ], [ %l1_out_buffer_14_1, %branch71 ], [ %l1_out_buffer_14_1, %branch70 ], [ %l1_out_buffer_14_1, %branch69 ], [ %l1_out_buffer_14_1, %branch68 ], [ %l1_out_buffer_14_1, %branch67 ], [ %l1_out_buffer_14_1, %branch66 ], [ %l1_out_buffer_14_1, %branch65 ], [ %l1_out_buffer_14_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:50  %l1_out_buffer_13_2 = phi i32 [ %l1_out_buffer_13_1, %branch127 ], [ %l1_out_buffer_13_1, %branch126 ], [ %l1_out_buffer_13_1, %branch125 ], [ %l1_out_buffer_13_1, %branch124 ], [ %l1_out_buffer_13_1, %branch123 ], [ %l1_out_buffer_13_1, %branch122 ], [ %l1_out_buffer_13_1, %branch121 ], [ %l1_out_buffer_13_1, %branch120 ], [ %l1_out_buffer_13_1, %branch119 ], [ %l1_out_buffer_13_1, %branch118 ], [ %l1_out_buffer_13_1, %branch117 ], [ %l1_out_buffer_13_1, %branch116 ], [ %l1_out_buffer_13_1, %branch115 ], [ %l1_out_buffer_13_1, %branch114 ], [ %l1_out_buffer_13_1, %branch113 ], [ %l1_out_buffer_13_1, %branch112 ], [ %l1_out_buffer_13_1, %branch111 ], [ %l1_out_buffer_13_1, %branch110 ], [ %l1_out_buffer_13_1, %branch109 ], [ %l1_out_buffer_13_1, %branch108 ], [ %l1_out_buffer_13_1, %branch107 ], [ %l1_out_buffer_13_1, %branch106 ], [ %l1_out_buffer_13_1, %branch105 ], [ %l1_out_buffer_13_1, %branch104 ], [ %l1_out_buffer_13_1, %branch103 ], [ %l1_out_buffer_13_1, %branch102 ], [ %l1_out_buffer_13_1, %branch101 ], [ %l1_out_buffer_13_1, %branch100 ], [ %l1_out_buffer_13_1, %branch99 ], [ %l1_out_buffer_13_1, %branch98 ], [ %l1_out_buffer_13_1, %branch97 ], [ %l1_out_buffer_13_1, %branch96 ], [ %l1_out_buffer_13_1, %branch95 ], [ %l1_out_buffer_13_1, %branch94 ], [ %l1_out_buffer_13_1, %branch93 ], [ %l1_out_buffer_13_1, %branch92 ], [ %l1_out_buffer_13_1, %branch91 ], [ %l1_out_buffer_13_1, %branch90 ], [ %l1_out_buffer_13_1, %branch89 ], [ %l1_out_buffer_13_1, %branch88 ], [ %l1_out_buffer_13_1, %branch87 ], [ %l1_out_buffer_13_1, %branch86 ], [ %l1_out_buffer_13_1, %branch85 ], [ %l1_out_buffer_13_1, %branch84 ], [ %l1_out_buffer_13_1, %branch83 ], [ %l1_out_buffer_13_1, %branch82 ], [ %l1_out_buffer_13_1, %branch81 ], [ %l1_out_buffer_13_1, %branch80 ], [ %l1_out_buffer_13_1, %branch79 ], [ %l1_out_buffer_13_1, %branch78 ], [ 0, %branch77 ], [ %l1_out_buffer_13_1, %branch76 ], [ %l1_out_buffer_13_1, %branch75 ], [ %l1_out_buffer_13_1, %branch74 ], [ %l1_out_buffer_13_1, %branch73 ], [ %l1_out_buffer_13_1, %branch72 ], [ %l1_out_buffer_13_1, %branch71 ], [ %l1_out_buffer_13_1, %branch70 ], [ %l1_out_buffer_13_1, %branch69 ], [ %l1_out_buffer_13_1, %branch68 ], [ %l1_out_buffer_13_1, %branch67 ], [ %l1_out_buffer_13_1, %branch66 ], [ %l1_out_buffer_13_1, %branch65 ], [ %l1_out_buffer_13_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13_2"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:51  %l1_out_buffer_12_2 = phi i32 [ %l1_out_buffer_12_1, %branch127 ], [ %l1_out_buffer_12_1, %branch126 ], [ %l1_out_buffer_12_1, %branch125 ], [ %l1_out_buffer_12_1, %branch124 ], [ %l1_out_buffer_12_1, %branch123 ], [ %l1_out_buffer_12_1, %branch122 ], [ %l1_out_buffer_12_1, %branch121 ], [ %l1_out_buffer_12_1, %branch120 ], [ %l1_out_buffer_12_1, %branch119 ], [ %l1_out_buffer_12_1, %branch118 ], [ %l1_out_buffer_12_1, %branch117 ], [ %l1_out_buffer_12_1, %branch116 ], [ %l1_out_buffer_12_1, %branch115 ], [ %l1_out_buffer_12_1, %branch114 ], [ %l1_out_buffer_12_1, %branch113 ], [ %l1_out_buffer_12_1, %branch112 ], [ %l1_out_buffer_12_1, %branch111 ], [ %l1_out_buffer_12_1, %branch110 ], [ %l1_out_buffer_12_1, %branch109 ], [ %l1_out_buffer_12_1, %branch108 ], [ %l1_out_buffer_12_1, %branch107 ], [ %l1_out_buffer_12_1, %branch106 ], [ %l1_out_buffer_12_1, %branch105 ], [ %l1_out_buffer_12_1, %branch104 ], [ %l1_out_buffer_12_1, %branch103 ], [ %l1_out_buffer_12_1, %branch102 ], [ %l1_out_buffer_12_1, %branch101 ], [ %l1_out_buffer_12_1, %branch100 ], [ %l1_out_buffer_12_1, %branch99 ], [ %l1_out_buffer_12_1, %branch98 ], [ %l1_out_buffer_12_1, %branch97 ], [ %l1_out_buffer_12_1, %branch96 ], [ %l1_out_buffer_12_1, %branch95 ], [ %l1_out_buffer_12_1, %branch94 ], [ %l1_out_buffer_12_1, %branch93 ], [ %l1_out_buffer_12_1, %branch92 ], [ %l1_out_buffer_12_1, %branch91 ], [ %l1_out_buffer_12_1, %branch90 ], [ %l1_out_buffer_12_1, %branch89 ], [ %l1_out_buffer_12_1, %branch88 ], [ %l1_out_buffer_12_1, %branch87 ], [ %l1_out_buffer_12_1, %branch86 ], [ %l1_out_buffer_12_1, %branch85 ], [ %l1_out_buffer_12_1, %branch84 ], [ %l1_out_buffer_12_1, %branch83 ], [ %l1_out_buffer_12_1, %branch82 ], [ %l1_out_buffer_12_1, %branch81 ], [ %l1_out_buffer_12_1, %branch80 ], [ %l1_out_buffer_12_1, %branch79 ], [ %l1_out_buffer_12_1, %branch78 ], [ %l1_out_buffer_12_1, %branch77 ], [ 0, %branch76 ], [ %l1_out_buffer_12_1, %branch75 ], [ %l1_out_buffer_12_1, %branch74 ], [ %l1_out_buffer_12_1, %branch73 ], [ %l1_out_buffer_12_1, %branch72 ], [ %l1_out_buffer_12_1, %branch71 ], [ %l1_out_buffer_12_1, %branch70 ], [ %l1_out_buffer_12_1, %branch69 ], [ %l1_out_buffer_12_1, %branch68 ], [ %l1_out_buffer_12_1, %branch67 ], [ %l1_out_buffer_12_1, %branch66 ], [ %l1_out_buffer_12_1, %branch65 ], [ %l1_out_buffer_12_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:52  %l1_out_buffer_11_2 = phi i32 [ %l1_out_buffer_11_1, %branch127 ], [ %l1_out_buffer_11_1, %branch126 ], [ %l1_out_buffer_11_1, %branch125 ], [ %l1_out_buffer_11_1, %branch124 ], [ %l1_out_buffer_11_1, %branch123 ], [ %l1_out_buffer_11_1, %branch122 ], [ %l1_out_buffer_11_1, %branch121 ], [ %l1_out_buffer_11_1, %branch120 ], [ %l1_out_buffer_11_1, %branch119 ], [ %l1_out_buffer_11_1, %branch118 ], [ %l1_out_buffer_11_1, %branch117 ], [ %l1_out_buffer_11_1, %branch116 ], [ %l1_out_buffer_11_1, %branch115 ], [ %l1_out_buffer_11_1, %branch114 ], [ %l1_out_buffer_11_1, %branch113 ], [ %l1_out_buffer_11_1, %branch112 ], [ %l1_out_buffer_11_1, %branch111 ], [ %l1_out_buffer_11_1, %branch110 ], [ %l1_out_buffer_11_1, %branch109 ], [ %l1_out_buffer_11_1, %branch108 ], [ %l1_out_buffer_11_1, %branch107 ], [ %l1_out_buffer_11_1, %branch106 ], [ %l1_out_buffer_11_1, %branch105 ], [ %l1_out_buffer_11_1, %branch104 ], [ %l1_out_buffer_11_1, %branch103 ], [ %l1_out_buffer_11_1, %branch102 ], [ %l1_out_buffer_11_1, %branch101 ], [ %l1_out_buffer_11_1, %branch100 ], [ %l1_out_buffer_11_1, %branch99 ], [ %l1_out_buffer_11_1, %branch98 ], [ %l1_out_buffer_11_1, %branch97 ], [ %l1_out_buffer_11_1, %branch96 ], [ %l1_out_buffer_11_1, %branch95 ], [ %l1_out_buffer_11_1, %branch94 ], [ %l1_out_buffer_11_1, %branch93 ], [ %l1_out_buffer_11_1, %branch92 ], [ %l1_out_buffer_11_1, %branch91 ], [ %l1_out_buffer_11_1, %branch90 ], [ %l1_out_buffer_11_1, %branch89 ], [ %l1_out_buffer_11_1, %branch88 ], [ %l1_out_buffer_11_1, %branch87 ], [ %l1_out_buffer_11_1, %branch86 ], [ %l1_out_buffer_11_1, %branch85 ], [ %l1_out_buffer_11_1, %branch84 ], [ %l1_out_buffer_11_1, %branch83 ], [ %l1_out_buffer_11_1, %branch82 ], [ %l1_out_buffer_11_1, %branch81 ], [ %l1_out_buffer_11_1, %branch80 ], [ %l1_out_buffer_11_1, %branch79 ], [ %l1_out_buffer_11_1, %branch78 ], [ %l1_out_buffer_11_1, %branch77 ], [ %l1_out_buffer_11_1, %branch76 ], [ 0, %branch75 ], [ %l1_out_buffer_11_1, %branch74 ], [ %l1_out_buffer_11_1, %branch73 ], [ %l1_out_buffer_11_1, %branch72 ], [ %l1_out_buffer_11_1, %branch71 ], [ %l1_out_buffer_11_1, %branch70 ], [ %l1_out_buffer_11_1, %branch69 ], [ %l1_out_buffer_11_1, %branch68 ], [ %l1_out_buffer_11_1, %branch67 ], [ %l1_out_buffer_11_1, %branch66 ], [ %l1_out_buffer_11_1, %branch65 ], [ %l1_out_buffer_11_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:53  %l1_out_buffer_10_2 = phi i32 [ %l1_out_buffer_10_1, %branch127 ], [ %l1_out_buffer_10_1, %branch126 ], [ %l1_out_buffer_10_1, %branch125 ], [ %l1_out_buffer_10_1, %branch124 ], [ %l1_out_buffer_10_1, %branch123 ], [ %l1_out_buffer_10_1, %branch122 ], [ %l1_out_buffer_10_1, %branch121 ], [ %l1_out_buffer_10_1, %branch120 ], [ %l1_out_buffer_10_1, %branch119 ], [ %l1_out_buffer_10_1, %branch118 ], [ %l1_out_buffer_10_1, %branch117 ], [ %l1_out_buffer_10_1, %branch116 ], [ %l1_out_buffer_10_1, %branch115 ], [ %l1_out_buffer_10_1, %branch114 ], [ %l1_out_buffer_10_1, %branch113 ], [ %l1_out_buffer_10_1, %branch112 ], [ %l1_out_buffer_10_1, %branch111 ], [ %l1_out_buffer_10_1, %branch110 ], [ %l1_out_buffer_10_1, %branch109 ], [ %l1_out_buffer_10_1, %branch108 ], [ %l1_out_buffer_10_1, %branch107 ], [ %l1_out_buffer_10_1, %branch106 ], [ %l1_out_buffer_10_1, %branch105 ], [ %l1_out_buffer_10_1, %branch104 ], [ %l1_out_buffer_10_1, %branch103 ], [ %l1_out_buffer_10_1, %branch102 ], [ %l1_out_buffer_10_1, %branch101 ], [ %l1_out_buffer_10_1, %branch100 ], [ %l1_out_buffer_10_1, %branch99 ], [ %l1_out_buffer_10_1, %branch98 ], [ %l1_out_buffer_10_1, %branch97 ], [ %l1_out_buffer_10_1, %branch96 ], [ %l1_out_buffer_10_1, %branch95 ], [ %l1_out_buffer_10_1, %branch94 ], [ %l1_out_buffer_10_1, %branch93 ], [ %l1_out_buffer_10_1, %branch92 ], [ %l1_out_buffer_10_1, %branch91 ], [ %l1_out_buffer_10_1, %branch90 ], [ %l1_out_buffer_10_1, %branch89 ], [ %l1_out_buffer_10_1, %branch88 ], [ %l1_out_buffer_10_1, %branch87 ], [ %l1_out_buffer_10_1, %branch86 ], [ %l1_out_buffer_10_1, %branch85 ], [ %l1_out_buffer_10_1, %branch84 ], [ %l1_out_buffer_10_1, %branch83 ], [ %l1_out_buffer_10_1, %branch82 ], [ %l1_out_buffer_10_1, %branch81 ], [ %l1_out_buffer_10_1, %branch80 ], [ %l1_out_buffer_10_1, %branch79 ], [ %l1_out_buffer_10_1, %branch78 ], [ %l1_out_buffer_10_1, %branch77 ], [ %l1_out_buffer_10_1, %branch76 ], [ %l1_out_buffer_10_1, %branch75 ], [ 0, %branch74 ], [ %l1_out_buffer_10_1, %branch73 ], [ %l1_out_buffer_10_1, %branch72 ], [ %l1_out_buffer_10_1, %branch71 ], [ %l1_out_buffer_10_1, %branch70 ], [ %l1_out_buffer_10_1, %branch69 ], [ %l1_out_buffer_10_1, %branch68 ], [ %l1_out_buffer_10_1, %branch67 ], [ %l1_out_buffer_10_1, %branch66 ], [ %l1_out_buffer_10_1, %branch65 ], [ %l1_out_buffer_10_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:54  %l1_out_buffer_9_2 = phi i32 [ %l1_out_buffer_9_1, %branch127 ], [ %l1_out_buffer_9_1, %branch126 ], [ %l1_out_buffer_9_1, %branch125 ], [ %l1_out_buffer_9_1, %branch124 ], [ %l1_out_buffer_9_1, %branch123 ], [ %l1_out_buffer_9_1, %branch122 ], [ %l1_out_buffer_9_1, %branch121 ], [ %l1_out_buffer_9_1, %branch120 ], [ %l1_out_buffer_9_1, %branch119 ], [ %l1_out_buffer_9_1, %branch118 ], [ %l1_out_buffer_9_1, %branch117 ], [ %l1_out_buffer_9_1, %branch116 ], [ %l1_out_buffer_9_1, %branch115 ], [ %l1_out_buffer_9_1, %branch114 ], [ %l1_out_buffer_9_1, %branch113 ], [ %l1_out_buffer_9_1, %branch112 ], [ %l1_out_buffer_9_1, %branch111 ], [ %l1_out_buffer_9_1, %branch110 ], [ %l1_out_buffer_9_1, %branch109 ], [ %l1_out_buffer_9_1, %branch108 ], [ %l1_out_buffer_9_1, %branch107 ], [ %l1_out_buffer_9_1, %branch106 ], [ %l1_out_buffer_9_1, %branch105 ], [ %l1_out_buffer_9_1, %branch104 ], [ %l1_out_buffer_9_1, %branch103 ], [ %l1_out_buffer_9_1, %branch102 ], [ %l1_out_buffer_9_1, %branch101 ], [ %l1_out_buffer_9_1, %branch100 ], [ %l1_out_buffer_9_1, %branch99 ], [ %l1_out_buffer_9_1, %branch98 ], [ %l1_out_buffer_9_1, %branch97 ], [ %l1_out_buffer_9_1, %branch96 ], [ %l1_out_buffer_9_1, %branch95 ], [ %l1_out_buffer_9_1, %branch94 ], [ %l1_out_buffer_9_1, %branch93 ], [ %l1_out_buffer_9_1, %branch92 ], [ %l1_out_buffer_9_1, %branch91 ], [ %l1_out_buffer_9_1, %branch90 ], [ %l1_out_buffer_9_1, %branch89 ], [ %l1_out_buffer_9_1, %branch88 ], [ %l1_out_buffer_9_1, %branch87 ], [ %l1_out_buffer_9_1, %branch86 ], [ %l1_out_buffer_9_1, %branch85 ], [ %l1_out_buffer_9_1, %branch84 ], [ %l1_out_buffer_9_1, %branch83 ], [ %l1_out_buffer_9_1, %branch82 ], [ %l1_out_buffer_9_1, %branch81 ], [ %l1_out_buffer_9_1, %branch80 ], [ %l1_out_buffer_9_1, %branch79 ], [ %l1_out_buffer_9_1, %branch78 ], [ %l1_out_buffer_9_1, %branch77 ], [ %l1_out_buffer_9_1, %branch76 ], [ %l1_out_buffer_9_1, %branch75 ], [ %l1_out_buffer_9_1, %branch74 ], [ 0, %branch73 ], [ %l1_out_buffer_9_1, %branch72 ], [ %l1_out_buffer_9_1, %branch71 ], [ %l1_out_buffer_9_1, %branch70 ], [ %l1_out_buffer_9_1, %branch69 ], [ %l1_out_buffer_9_1, %branch68 ], [ %l1_out_buffer_9_1, %branch67 ], [ %l1_out_buffer_9_1, %branch66 ], [ %l1_out_buffer_9_1, %branch65 ], [ %l1_out_buffer_9_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:55  %l1_out_buffer_8_2 = phi i32 [ %l1_out_buffer_8_1, %branch127 ], [ %l1_out_buffer_8_1, %branch126 ], [ %l1_out_buffer_8_1, %branch125 ], [ %l1_out_buffer_8_1, %branch124 ], [ %l1_out_buffer_8_1, %branch123 ], [ %l1_out_buffer_8_1, %branch122 ], [ %l1_out_buffer_8_1, %branch121 ], [ %l1_out_buffer_8_1, %branch120 ], [ %l1_out_buffer_8_1, %branch119 ], [ %l1_out_buffer_8_1, %branch118 ], [ %l1_out_buffer_8_1, %branch117 ], [ %l1_out_buffer_8_1, %branch116 ], [ %l1_out_buffer_8_1, %branch115 ], [ %l1_out_buffer_8_1, %branch114 ], [ %l1_out_buffer_8_1, %branch113 ], [ %l1_out_buffer_8_1, %branch112 ], [ %l1_out_buffer_8_1, %branch111 ], [ %l1_out_buffer_8_1, %branch110 ], [ %l1_out_buffer_8_1, %branch109 ], [ %l1_out_buffer_8_1, %branch108 ], [ %l1_out_buffer_8_1, %branch107 ], [ %l1_out_buffer_8_1, %branch106 ], [ %l1_out_buffer_8_1, %branch105 ], [ %l1_out_buffer_8_1, %branch104 ], [ %l1_out_buffer_8_1, %branch103 ], [ %l1_out_buffer_8_1, %branch102 ], [ %l1_out_buffer_8_1, %branch101 ], [ %l1_out_buffer_8_1, %branch100 ], [ %l1_out_buffer_8_1, %branch99 ], [ %l1_out_buffer_8_1, %branch98 ], [ %l1_out_buffer_8_1, %branch97 ], [ %l1_out_buffer_8_1, %branch96 ], [ %l1_out_buffer_8_1, %branch95 ], [ %l1_out_buffer_8_1, %branch94 ], [ %l1_out_buffer_8_1, %branch93 ], [ %l1_out_buffer_8_1, %branch92 ], [ %l1_out_buffer_8_1, %branch91 ], [ %l1_out_buffer_8_1, %branch90 ], [ %l1_out_buffer_8_1, %branch89 ], [ %l1_out_buffer_8_1, %branch88 ], [ %l1_out_buffer_8_1, %branch87 ], [ %l1_out_buffer_8_1, %branch86 ], [ %l1_out_buffer_8_1, %branch85 ], [ %l1_out_buffer_8_1, %branch84 ], [ %l1_out_buffer_8_1, %branch83 ], [ %l1_out_buffer_8_1, %branch82 ], [ %l1_out_buffer_8_1, %branch81 ], [ %l1_out_buffer_8_1, %branch80 ], [ %l1_out_buffer_8_1, %branch79 ], [ %l1_out_buffer_8_1, %branch78 ], [ %l1_out_buffer_8_1, %branch77 ], [ %l1_out_buffer_8_1, %branch76 ], [ %l1_out_buffer_8_1, %branch75 ], [ %l1_out_buffer_8_1, %branch74 ], [ %l1_out_buffer_8_1, %branch73 ], [ 0, %branch72 ], [ %l1_out_buffer_8_1, %branch71 ], [ %l1_out_buffer_8_1, %branch70 ], [ %l1_out_buffer_8_1, %branch69 ], [ %l1_out_buffer_8_1, %branch68 ], [ %l1_out_buffer_8_1, %branch67 ], [ %l1_out_buffer_8_1, %branch66 ], [ %l1_out_buffer_8_1, %branch65 ], [ %l1_out_buffer_8_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:56  %l1_out_buffer_7_2 = phi i32 [ %l1_out_buffer_7_1, %branch127 ], [ %l1_out_buffer_7_1, %branch126 ], [ %l1_out_buffer_7_1, %branch125 ], [ %l1_out_buffer_7_1, %branch124 ], [ %l1_out_buffer_7_1, %branch123 ], [ %l1_out_buffer_7_1, %branch122 ], [ %l1_out_buffer_7_1, %branch121 ], [ %l1_out_buffer_7_1, %branch120 ], [ %l1_out_buffer_7_1, %branch119 ], [ %l1_out_buffer_7_1, %branch118 ], [ %l1_out_buffer_7_1, %branch117 ], [ %l1_out_buffer_7_1, %branch116 ], [ %l1_out_buffer_7_1, %branch115 ], [ %l1_out_buffer_7_1, %branch114 ], [ %l1_out_buffer_7_1, %branch113 ], [ %l1_out_buffer_7_1, %branch112 ], [ %l1_out_buffer_7_1, %branch111 ], [ %l1_out_buffer_7_1, %branch110 ], [ %l1_out_buffer_7_1, %branch109 ], [ %l1_out_buffer_7_1, %branch108 ], [ %l1_out_buffer_7_1, %branch107 ], [ %l1_out_buffer_7_1, %branch106 ], [ %l1_out_buffer_7_1, %branch105 ], [ %l1_out_buffer_7_1, %branch104 ], [ %l1_out_buffer_7_1, %branch103 ], [ %l1_out_buffer_7_1, %branch102 ], [ %l1_out_buffer_7_1, %branch101 ], [ %l1_out_buffer_7_1, %branch100 ], [ %l1_out_buffer_7_1, %branch99 ], [ %l1_out_buffer_7_1, %branch98 ], [ %l1_out_buffer_7_1, %branch97 ], [ %l1_out_buffer_7_1, %branch96 ], [ %l1_out_buffer_7_1, %branch95 ], [ %l1_out_buffer_7_1, %branch94 ], [ %l1_out_buffer_7_1, %branch93 ], [ %l1_out_buffer_7_1, %branch92 ], [ %l1_out_buffer_7_1, %branch91 ], [ %l1_out_buffer_7_1, %branch90 ], [ %l1_out_buffer_7_1, %branch89 ], [ %l1_out_buffer_7_1, %branch88 ], [ %l1_out_buffer_7_1, %branch87 ], [ %l1_out_buffer_7_1, %branch86 ], [ %l1_out_buffer_7_1, %branch85 ], [ %l1_out_buffer_7_1, %branch84 ], [ %l1_out_buffer_7_1, %branch83 ], [ %l1_out_buffer_7_1, %branch82 ], [ %l1_out_buffer_7_1, %branch81 ], [ %l1_out_buffer_7_1, %branch80 ], [ %l1_out_buffer_7_1, %branch79 ], [ %l1_out_buffer_7_1, %branch78 ], [ %l1_out_buffer_7_1, %branch77 ], [ %l1_out_buffer_7_1, %branch76 ], [ %l1_out_buffer_7_1, %branch75 ], [ %l1_out_buffer_7_1, %branch74 ], [ %l1_out_buffer_7_1, %branch73 ], [ %l1_out_buffer_7_1, %branch72 ], [ 0, %branch71 ], [ %l1_out_buffer_7_1, %branch70 ], [ %l1_out_buffer_7_1, %branch69 ], [ %l1_out_buffer_7_1, %branch68 ], [ %l1_out_buffer_7_1, %branch67 ], [ %l1_out_buffer_7_1, %branch66 ], [ %l1_out_buffer_7_1, %branch65 ], [ %l1_out_buffer_7_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7_2"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:57  %l1_out_buffer_6_2 = phi i32 [ %l1_out_buffer_6_1, %branch127 ], [ %l1_out_buffer_6_1, %branch126 ], [ %l1_out_buffer_6_1, %branch125 ], [ %l1_out_buffer_6_1, %branch124 ], [ %l1_out_buffer_6_1, %branch123 ], [ %l1_out_buffer_6_1, %branch122 ], [ %l1_out_buffer_6_1, %branch121 ], [ %l1_out_buffer_6_1, %branch120 ], [ %l1_out_buffer_6_1, %branch119 ], [ %l1_out_buffer_6_1, %branch118 ], [ %l1_out_buffer_6_1, %branch117 ], [ %l1_out_buffer_6_1, %branch116 ], [ %l1_out_buffer_6_1, %branch115 ], [ %l1_out_buffer_6_1, %branch114 ], [ %l1_out_buffer_6_1, %branch113 ], [ %l1_out_buffer_6_1, %branch112 ], [ %l1_out_buffer_6_1, %branch111 ], [ %l1_out_buffer_6_1, %branch110 ], [ %l1_out_buffer_6_1, %branch109 ], [ %l1_out_buffer_6_1, %branch108 ], [ %l1_out_buffer_6_1, %branch107 ], [ %l1_out_buffer_6_1, %branch106 ], [ %l1_out_buffer_6_1, %branch105 ], [ %l1_out_buffer_6_1, %branch104 ], [ %l1_out_buffer_6_1, %branch103 ], [ %l1_out_buffer_6_1, %branch102 ], [ %l1_out_buffer_6_1, %branch101 ], [ %l1_out_buffer_6_1, %branch100 ], [ %l1_out_buffer_6_1, %branch99 ], [ %l1_out_buffer_6_1, %branch98 ], [ %l1_out_buffer_6_1, %branch97 ], [ %l1_out_buffer_6_1, %branch96 ], [ %l1_out_buffer_6_1, %branch95 ], [ %l1_out_buffer_6_1, %branch94 ], [ %l1_out_buffer_6_1, %branch93 ], [ %l1_out_buffer_6_1, %branch92 ], [ %l1_out_buffer_6_1, %branch91 ], [ %l1_out_buffer_6_1, %branch90 ], [ %l1_out_buffer_6_1, %branch89 ], [ %l1_out_buffer_6_1, %branch88 ], [ %l1_out_buffer_6_1, %branch87 ], [ %l1_out_buffer_6_1, %branch86 ], [ %l1_out_buffer_6_1, %branch85 ], [ %l1_out_buffer_6_1, %branch84 ], [ %l1_out_buffer_6_1, %branch83 ], [ %l1_out_buffer_6_1, %branch82 ], [ %l1_out_buffer_6_1, %branch81 ], [ %l1_out_buffer_6_1, %branch80 ], [ %l1_out_buffer_6_1, %branch79 ], [ %l1_out_buffer_6_1, %branch78 ], [ %l1_out_buffer_6_1, %branch77 ], [ %l1_out_buffer_6_1, %branch76 ], [ %l1_out_buffer_6_1, %branch75 ], [ %l1_out_buffer_6_1, %branch74 ], [ %l1_out_buffer_6_1, %branch73 ], [ %l1_out_buffer_6_1, %branch72 ], [ %l1_out_buffer_6_1, %branch71 ], [ 0, %branch70 ], [ %l1_out_buffer_6_1, %branch69 ], [ %l1_out_buffer_6_1, %branch68 ], [ %l1_out_buffer_6_1, %branch67 ], [ %l1_out_buffer_6_1, %branch66 ], [ %l1_out_buffer_6_1, %branch65 ], [ %l1_out_buffer_6_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:58  %l1_out_buffer_5_2 = phi i32 [ %l1_out_buffer_5_1, %branch127 ], [ %l1_out_buffer_5_1, %branch126 ], [ %l1_out_buffer_5_1, %branch125 ], [ %l1_out_buffer_5_1, %branch124 ], [ %l1_out_buffer_5_1, %branch123 ], [ %l1_out_buffer_5_1, %branch122 ], [ %l1_out_buffer_5_1, %branch121 ], [ %l1_out_buffer_5_1, %branch120 ], [ %l1_out_buffer_5_1, %branch119 ], [ %l1_out_buffer_5_1, %branch118 ], [ %l1_out_buffer_5_1, %branch117 ], [ %l1_out_buffer_5_1, %branch116 ], [ %l1_out_buffer_5_1, %branch115 ], [ %l1_out_buffer_5_1, %branch114 ], [ %l1_out_buffer_5_1, %branch113 ], [ %l1_out_buffer_5_1, %branch112 ], [ %l1_out_buffer_5_1, %branch111 ], [ %l1_out_buffer_5_1, %branch110 ], [ %l1_out_buffer_5_1, %branch109 ], [ %l1_out_buffer_5_1, %branch108 ], [ %l1_out_buffer_5_1, %branch107 ], [ %l1_out_buffer_5_1, %branch106 ], [ %l1_out_buffer_5_1, %branch105 ], [ %l1_out_buffer_5_1, %branch104 ], [ %l1_out_buffer_5_1, %branch103 ], [ %l1_out_buffer_5_1, %branch102 ], [ %l1_out_buffer_5_1, %branch101 ], [ %l1_out_buffer_5_1, %branch100 ], [ %l1_out_buffer_5_1, %branch99 ], [ %l1_out_buffer_5_1, %branch98 ], [ %l1_out_buffer_5_1, %branch97 ], [ %l1_out_buffer_5_1, %branch96 ], [ %l1_out_buffer_5_1, %branch95 ], [ %l1_out_buffer_5_1, %branch94 ], [ %l1_out_buffer_5_1, %branch93 ], [ %l1_out_buffer_5_1, %branch92 ], [ %l1_out_buffer_5_1, %branch91 ], [ %l1_out_buffer_5_1, %branch90 ], [ %l1_out_buffer_5_1, %branch89 ], [ %l1_out_buffer_5_1, %branch88 ], [ %l1_out_buffer_5_1, %branch87 ], [ %l1_out_buffer_5_1, %branch86 ], [ %l1_out_buffer_5_1, %branch85 ], [ %l1_out_buffer_5_1, %branch84 ], [ %l1_out_buffer_5_1, %branch83 ], [ %l1_out_buffer_5_1, %branch82 ], [ %l1_out_buffer_5_1, %branch81 ], [ %l1_out_buffer_5_1, %branch80 ], [ %l1_out_buffer_5_1, %branch79 ], [ %l1_out_buffer_5_1, %branch78 ], [ %l1_out_buffer_5_1, %branch77 ], [ %l1_out_buffer_5_1, %branch76 ], [ %l1_out_buffer_5_1, %branch75 ], [ %l1_out_buffer_5_1, %branch74 ], [ %l1_out_buffer_5_1, %branch73 ], [ %l1_out_buffer_5_1, %branch72 ], [ %l1_out_buffer_5_1, %branch71 ], [ %l1_out_buffer_5_1, %branch70 ], [ 0, %branch69 ], [ %l1_out_buffer_5_1, %branch68 ], [ %l1_out_buffer_5_1, %branch67 ], [ %l1_out_buffer_5_1, %branch66 ], [ %l1_out_buffer_5_1, %branch65 ], [ %l1_out_buffer_5_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5_2"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:59  %l1_out_buffer_4_2 = phi i32 [ %l1_out_buffer_4_1, %branch127 ], [ %l1_out_buffer_4_1, %branch126 ], [ %l1_out_buffer_4_1, %branch125 ], [ %l1_out_buffer_4_1, %branch124 ], [ %l1_out_buffer_4_1, %branch123 ], [ %l1_out_buffer_4_1, %branch122 ], [ %l1_out_buffer_4_1, %branch121 ], [ %l1_out_buffer_4_1, %branch120 ], [ %l1_out_buffer_4_1, %branch119 ], [ %l1_out_buffer_4_1, %branch118 ], [ %l1_out_buffer_4_1, %branch117 ], [ %l1_out_buffer_4_1, %branch116 ], [ %l1_out_buffer_4_1, %branch115 ], [ %l1_out_buffer_4_1, %branch114 ], [ %l1_out_buffer_4_1, %branch113 ], [ %l1_out_buffer_4_1, %branch112 ], [ %l1_out_buffer_4_1, %branch111 ], [ %l1_out_buffer_4_1, %branch110 ], [ %l1_out_buffer_4_1, %branch109 ], [ %l1_out_buffer_4_1, %branch108 ], [ %l1_out_buffer_4_1, %branch107 ], [ %l1_out_buffer_4_1, %branch106 ], [ %l1_out_buffer_4_1, %branch105 ], [ %l1_out_buffer_4_1, %branch104 ], [ %l1_out_buffer_4_1, %branch103 ], [ %l1_out_buffer_4_1, %branch102 ], [ %l1_out_buffer_4_1, %branch101 ], [ %l1_out_buffer_4_1, %branch100 ], [ %l1_out_buffer_4_1, %branch99 ], [ %l1_out_buffer_4_1, %branch98 ], [ %l1_out_buffer_4_1, %branch97 ], [ %l1_out_buffer_4_1, %branch96 ], [ %l1_out_buffer_4_1, %branch95 ], [ %l1_out_buffer_4_1, %branch94 ], [ %l1_out_buffer_4_1, %branch93 ], [ %l1_out_buffer_4_1, %branch92 ], [ %l1_out_buffer_4_1, %branch91 ], [ %l1_out_buffer_4_1, %branch90 ], [ %l1_out_buffer_4_1, %branch89 ], [ %l1_out_buffer_4_1, %branch88 ], [ %l1_out_buffer_4_1, %branch87 ], [ %l1_out_buffer_4_1, %branch86 ], [ %l1_out_buffer_4_1, %branch85 ], [ %l1_out_buffer_4_1, %branch84 ], [ %l1_out_buffer_4_1, %branch83 ], [ %l1_out_buffer_4_1, %branch82 ], [ %l1_out_buffer_4_1, %branch81 ], [ %l1_out_buffer_4_1, %branch80 ], [ %l1_out_buffer_4_1, %branch79 ], [ %l1_out_buffer_4_1, %branch78 ], [ %l1_out_buffer_4_1, %branch77 ], [ %l1_out_buffer_4_1, %branch76 ], [ %l1_out_buffer_4_1, %branch75 ], [ %l1_out_buffer_4_1, %branch74 ], [ %l1_out_buffer_4_1, %branch73 ], [ %l1_out_buffer_4_1, %branch72 ], [ %l1_out_buffer_4_1, %branch71 ], [ %l1_out_buffer_4_1, %branch70 ], [ %l1_out_buffer_4_1, %branch69 ], [ 0, %branch68 ], [ %l1_out_buffer_4_1, %branch67 ], [ %l1_out_buffer_4_1, %branch66 ], [ %l1_out_buffer_4_1, %branch65 ], [ %l1_out_buffer_4_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:60  %l1_out_buffer_3_2 = phi i32 [ %l1_out_buffer_3_1, %branch127 ], [ %l1_out_buffer_3_1, %branch126 ], [ %l1_out_buffer_3_1, %branch125 ], [ %l1_out_buffer_3_1, %branch124 ], [ %l1_out_buffer_3_1, %branch123 ], [ %l1_out_buffer_3_1, %branch122 ], [ %l1_out_buffer_3_1, %branch121 ], [ %l1_out_buffer_3_1, %branch120 ], [ %l1_out_buffer_3_1, %branch119 ], [ %l1_out_buffer_3_1, %branch118 ], [ %l1_out_buffer_3_1, %branch117 ], [ %l1_out_buffer_3_1, %branch116 ], [ %l1_out_buffer_3_1, %branch115 ], [ %l1_out_buffer_3_1, %branch114 ], [ %l1_out_buffer_3_1, %branch113 ], [ %l1_out_buffer_3_1, %branch112 ], [ %l1_out_buffer_3_1, %branch111 ], [ %l1_out_buffer_3_1, %branch110 ], [ %l1_out_buffer_3_1, %branch109 ], [ %l1_out_buffer_3_1, %branch108 ], [ %l1_out_buffer_3_1, %branch107 ], [ %l1_out_buffer_3_1, %branch106 ], [ %l1_out_buffer_3_1, %branch105 ], [ %l1_out_buffer_3_1, %branch104 ], [ %l1_out_buffer_3_1, %branch103 ], [ %l1_out_buffer_3_1, %branch102 ], [ %l1_out_buffer_3_1, %branch101 ], [ %l1_out_buffer_3_1, %branch100 ], [ %l1_out_buffer_3_1, %branch99 ], [ %l1_out_buffer_3_1, %branch98 ], [ %l1_out_buffer_3_1, %branch97 ], [ %l1_out_buffer_3_1, %branch96 ], [ %l1_out_buffer_3_1, %branch95 ], [ %l1_out_buffer_3_1, %branch94 ], [ %l1_out_buffer_3_1, %branch93 ], [ %l1_out_buffer_3_1, %branch92 ], [ %l1_out_buffer_3_1, %branch91 ], [ %l1_out_buffer_3_1, %branch90 ], [ %l1_out_buffer_3_1, %branch89 ], [ %l1_out_buffer_3_1, %branch88 ], [ %l1_out_buffer_3_1, %branch87 ], [ %l1_out_buffer_3_1, %branch86 ], [ %l1_out_buffer_3_1, %branch85 ], [ %l1_out_buffer_3_1, %branch84 ], [ %l1_out_buffer_3_1, %branch83 ], [ %l1_out_buffer_3_1, %branch82 ], [ %l1_out_buffer_3_1, %branch81 ], [ %l1_out_buffer_3_1, %branch80 ], [ %l1_out_buffer_3_1, %branch79 ], [ %l1_out_buffer_3_1, %branch78 ], [ %l1_out_buffer_3_1, %branch77 ], [ %l1_out_buffer_3_1, %branch76 ], [ %l1_out_buffer_3_1, %branch75 ], [ %l1_out_buffer_3_1, %branch74 ], [ %l1_out_buffer_3_1, %branch73 ], [ %l1_out_buffer_3_1, %branch72 ], [ %l1_out_buffer_3_1, %branch71 ], [ %l1_out_buffer_3_1, %branch70 ], [ %l1_out_buffer_3_1, %branch69 ], [ %l1_out_buffer_3_1, %branch68 ], [ 0, %branch67 ], [ %l1_out_buffer_3_1, %branch66 ], [ %l1_out_buffer_3_1, %branch65 ], [ %l1_out_buffer_3_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3_2"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:61  %l1_out_buffer_2_2 = phi i32 [ %l1_out_buffer_2_1, %branch127 ], [ %l1_out_buffer_2_1, %branch126 ], [ %l1_out_buffer_2_1, %branch125 ], [ %l1_out_buffer_2_1, %branch124 ], [ %l1_out_buffer_2_1, %branch123 ], [ %l1_out_buffer_2_1, %branch122 ], [ %l1_out_buffer_2_1, %branch121 ], [ %l1_out_buffer_2_1, %branch120 ], [ %l1_out_buffer_2_1, %branch119 ], [ %l1_out_buffer_2_1, %branch118 ], [ %l1_out_buffer_2_1, %branch117 ], [ %l1_out_buffer_2_1, %branch116 ], [ %l1_out_buffer_2_1, %branch115 ], [ %l1_out_buffer_2_1, %branch114 ], [ %l1_out_buffer_2_1, %branch113 ], [ %l1_out_buffer_2_1, %branch112 ], [ %l1_out_buffer_2_1, %branch111 ], [ %l1_out_buffer_2_1, %branch110 ], [ %l1_out_buffer_2_1, %branch109 ], [ %l1_out_buffer_2_1, %branch108 ], [ %l1_out_buffer_2_1, %branch107 ], [ %l1_out_buffer_2_1, %branch106 ], [ %l1_out_buffer_2_1, %branch105 ], [ %l1_out_buffer_2_1, %branch104 ], [ %l1_out_buffer_2_1, %branch103 ], [ %l1_out_buffer_2_1, %branch102 ], [ %l1_out_buffer_2_1, %branch101 ], [ %l1_out_buffer_2_1, %branch100 ], [ %l1_out_buffer_2_1, %branch99 ], [ %l1_out_buffer_2_1, %branch98 ], [ %l1_out_buffer_2_1, %branch97 ], [ %l1_out_buffer_2_1, %branch96 ], [ %l1_out_buffer_2_1, %branch95 ], [ %l1_out_buffer_2_1, %branch94 ], [ %l1_out_buffer_2_1, %branch93 ], [ %l1_out_buffer_2_1, %branch92 ], [ %l1_out_buffer_2_1, %branch91 ], [ %l1_out_buffer_2_1, %branch90 ], [ %l1_out_buffer_2_1, %branch89 ], [ %l1_out_buffer_2_1, %branch88 ], [ %l1_out_buffer_2_1, %branch87 ], [ %l1_out_buffer_2_1, %branch86 ], [ %l1_out_buffer_2_1, %branch85 ], [ %l1_out_buffer_2_1, %branch84 ], [ %l1_out_buffer_2_1, %branch83 ], [ %l1_out_buffer_2_1, %branch82 ], [ %l1_out_buffer_2_1, %branch81 ], [ %l1_out_buffer_2_1, %branch80 ], [ %l1_out_buffer_2_1, %branch79 ], [ %l1_out_buffer_2_1, %branch78 ], [ %l1_out_buffer_2_1, %branch77 ], [ %l1_out_buffer_2_1, %branch76 ], [ %l1_out_buffer_2_1, %branch75 ], [ %l1_out_buffer_2_1, %branch74 ], [ %l1_out_buffer_2_1, %branch73 ], [ %l1_out_buffer_2_1, %branch72 ], [ %l1_out_buffer_2_1, %branch71 ], [ %l1_out_buffer_2_1, %branch70 ], [ %l1_out_buffer_2_1, %branch69 ], [ %l1_out_buffer_2_1, %branch68 ], [ %l1_out_buffer_2_1, %branch67 ], [ 0, %branch66 ], [ %l1_out_buffer_2_1, %branch65 ], [ %l1_out_buffer_2_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2_2"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:62  %l1_out_buffer_1_2 = phi i32 [ %l1_out_buffer_1_1, %branch127 ], [ %l1_out_buffer_1_1, %branch126 ], [ %l1_out_buffer_1_1, %branch125 ], [ %l1_out_buffer_1_1, %branch124 ], [ %l1_out_buffer_1_1, %branch123 ], [ %l1_out_buffer_1_1, %branch122 ], [ %l1_out_buffer_1_1, %branch121 ], [ %l1_out_buffer_1_1, %branch120 ], [ %l1_out_buffer_1_1, %branch119 ], [ %l1_out_buffer_1_1, %branch118 ], [ %l1_out_buffer_1_1, %branch117 ], [ %l1_out_buffer_1_1, %branch116 ], [ %l1_out_buffer_1_1, %branch115 ], [ %l1_out_buffer_1_1, %branch114 ], [ %l1_out_buffer_1_1, %branch113 ], [ %l1_out_buffer_1_1, %branch112 ], [ %l1_out_buffer_1_1, %branch111 ], [ %l1_out_buffer_1_1, %branch110 ], [ %l1_out_buffer_1_1, %branch109 ], [ %l1_out_buffer_1_1, %branch108 ], [ %l1_out_buffer_1_1, %branch107 ], [ %l1_out_buffer_1_1, %branch106 ], [ %l1_out_buffer_1_1, %branch105 ], [ %l1_out_buffer_1_1, %branch104 ], [ %l1_out_buffer_1_1, %branch103 ], [ %l1_out_buffer_1_1, %branch102 ], [ %l1_out_buffer_1_1, %branch101 ], [ %l1_out_buffer_1_1, %branch100 ], [ %l1_out_buffer_1_1, %branch99 ], [ %l1_out_buffer_1_1, %branch98 ], [ %l1_out_buffer_1_1, %branch97 ], [ %l1_out_buffer_1_1, %branch96 ], [ %l1_out_buffer_1_1, %branch95 ], [ %l1_out_buffer_1_1, %branch94 ], [ %l1_out_buffer_1_1, %branch93 ], [ %l1_out_buffer_1_1, %branch92 ], [ %l1_out_buffer_1_1, %branch91 ], [ %l1_out_buffer_1_1, %branch90 ], [ %l1_out_buffer_1_1, %branch89 ], [ %l1_out_buffer_1_1, %branch88 ], [ %l1_out_buffer_1_1, %branch87 ], [ %l1_out_buffer_1_1, %branch86 ], [ %l1_out_buffer_1_1, %branch85 ], [ %l1_out_buffer_1_1, %branch84 ], [ %l1_out_buffer_1_1, %branch83 ], [ %l1_out_buffer_1_1, %branch82 ], [ %l1_out_buffer_1_1, %branch81 ], [ %l1_out_buffer_1_1, %branch80 ], [ %l1_out_buffer_1_1, %branch79 ], [ %l1_out_buffer_1_1, %branch78 ], [ %l1_out_buffer_1_1, %branch77 ], [ %l1_out_buffer_1_1, %branch76 ], [ %l1_out_buffer_1_1, %branch75 ], [ %l1_out_buffer_1_1, %branch74 ], [ %l1_out_buffer_1_1, %branch73 ], [ %l1_out_buffer_1_1, %branch72 ], [ %l1_out_buffer_1_1, %branch71 ], [ %l1_out_buffer_1_1, %branch70 ], [ %l1_out_buffer_1_1, %branch69 ], [ %l1_out_buffer_1_1, %branch68 ], [ %l1_out_buffer_1_1, %branch67 ], [ %l1_out_buffer_1_1, %branch66 ], [ 0, %branch65 ], [ %l1_out_buffer_1_1, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1_2"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_output_reset_end:63  %l1_out_buffer_0_2 = phi i32 [ %l1_out_buffer_0_1, %branch127 ], [ %l1_out_buffer_0_1, %branch126 ], [ %l1_out_buffer_0_1, %branch125 ], [ %l1_out_buffer_0_1, %branch124 ], [ %l1_out_buffer_0_1, %branch123 ], [ %l1_out_buffer_0_1, %branch122 ], [ %l1_out_buffer_0_1, %branch121 ], [ %l1_out_buffer_0_1, %branch120 ], [ %l1_out_buffer_0_1, %branch119 ], [ %l1_out_buffer_0_1, %branch118 ], [ %l1_out_buffer_0_1, %branch117 ], [ %l1_out_buffer_0_1, %branch116 ], [ %l1_out_buffer_0_1, %branch115 ], [ %l1_out_buffer_0_1, %branch114 ], [ %l1_out_buffer_0_1, %branch113 ], [ %l1_out_buffer_0_1, %branch112 ], [ %l1_out_buffer_0_1, %branch111 ], [ %l1_out_buffer_0_1, %branch110 ], [ %l1_out_buffer_0_1, %branch109 ], [ %l1_out_buffer_0_1, %branch108 ], [ %l1_out_buffer_0_1, %branch107 ], [ %l1_out_buffer_0_1, %branch106 ], [ %l1_out_buffer_0_1, %branch105 ], [ %l1_out_buffer_0_1, %branch104 ], [ %l1_out_buffer_0_1, %branch103 ], [ %l1_out_buffer_0_1, %branch102 ], [ %l1_out_buffer_0_1, %branch101 ], [ %l1_out_buffer_0_1, %branch100 ], [ %l1_out_buffer_0_1, %branch99 ], [ %l1_out_buffer_0_1, %branch98 ], [ %l1_out_buffer_0_1, %branch97 ], [ %l1_out_buffer_0_1, %branch96 ], [ %l1_out_buffer_0_1, %branch95 ], [ %l1_out_buffer_0_1, %branch94 ], [ %l1_out_buffer_0_1, %branch93 ], [ %l1_out_buffer_0_1, %branch92 ], [ %l1_out_buffer_0_1, %branch91 ], [ %l1_out_buffer_0_1, %branch90 ], [ %l1_out_buffer_0_1, %branch89 ], [ %l1_out_buffer_0_1, %branch88 ], [ %l1_out_buffer_0_1, %branch87 ], [ %l1_out_buffer_0_1, %branch86 ], [ %l1_out_buffer_0_1, %branch85 ], [ %l1_out_buffer_0_1, %branch84 ], [ %l1_out_buffer_0_1, %branch83 ], [ %l1_out_buffer_0_1, %branch82 ], [ %l1_out_buffer_0_1, %branch81 ], [ %l1_out_buffer_0_1, %branch80 ], [ %l1_out_buffer_0_1, %branch79 ], [ %l1_out_buffer_0_1, %branch78 ], [ %l1_out_buffer_0_1, %branch77 ], [ %l1_out_buffer_0_1, %branch76 ], [ %l1_out_buffer_0_1, %branch75 ], [ %l1_out_buffer_0_1, %branch74 ], [ %l1_out_buffer_0_1, %branch73 ], [ %l1_out_buffer_0_1, %branch72 ], [ %l1_out_buffer_0_1, %branch71 ], [ %l1_out_buffer_0_1, %branch70 ], [ %l1_out_buffer_0_1, %branch69 ], [ %l1_out_buffer_0_1, %branch68 ], [ %l1_out_buffer_0_1, %branch67 ], [ %l1_out_buffer_0_1, %branch66 ], [ %l1_out_buffer_0_1, %branch65 ], [ 0, %l1_output_reset_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l1_output_reset_end:64  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
l1_output_reset_end:65  br label %2

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="2">
<![CDATA[
.preheader4.preheader:0  %trunc_ln159 = trunc i2 %k_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
.preheader4.preheader:1  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln159, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:2  %icmp_ln91 = icmp eq i7 %shl_ln, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:3  %or_ln91 = or i7 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:4  %icmp_ln91_1 = icmp eq i7 %or_ln91, 1

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:5  %or_ln91_1 = or i7 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:6  %icmp_ln91_2 = icmp eq i7 %or_ln91_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln91_2"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:7  %or_ln91_2 = or i7 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:8  %icmp_ln91_3 = icmp eq i7 %or_ln91_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln91_3"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:9  %or_ln91_3 = or i7 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln91_3"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:10  %icmp_ln91_4 = icmp eq i7 %or_ln91_3, 4

]]></Node>
<StgValue><ssdm name="icmp_ln91_4"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:11  %or_ln91_4 = or i7 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln91_4"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:12  %icmp_ln91_5 = icmp eq i7 %or_ln91_4, 5

]]></Node>
<StgValue><ssdm name="icmp_ln91_5"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:13  %or_ln91_5 = or i7 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln91_5"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:14  %icmp_ln91_6 = icmp eq i7 %or_ln91_5, 6

]]></Node>
<StgValue><ssdm name="icmp_ln91_6"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:15  %or_ln91_6 = or i7 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln91_6"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:16  %icmp_ln91_7 = icmp eq i7 %or_ln91_6, 7

]]></Node>
<StgValue><ssdm name="icmp_ln91_7"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:17  %or_ln91_7 = or i7 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln91_7"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:18  %icmp_ln91_8 = icmp eq i7 %or_ln91_7, 8

]]></Node>
<StgValue><ssdm name="icmp_ln91_8"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:19  %or_ln91_8 = or i7 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln91_8"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:20  %icmp_ln91_9 = icmp eq i7 %or_ln91_8, 9

]]></Node>
<StgValue><ssdm name="icmp_ln91_9"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:21  %or_ln91_9 = or i7 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln91_9"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:22  %icmp_ln91_10 = icmp eq i7 %or_ln91_9, 10

]]></Node>
<StgValue><ssdm name="icmp_ln91_10"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:23  %or_ln91_10 = or i7 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln91_10"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:24  %icmp_ln91_11 = icmp eq i7 %or_ln91_10, 11

]]></Node>
<StgValue><ssdm name="icmp_ln91_11"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:25  %or_ln91_11 = or i7 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln91_11"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:26  %icmp_ln91_12 = icmp eq i7 %or_ln91_11, 12

]]></Node>
<StgValue><ssdm name="icmp_ln91_12"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:27  %or_ln91_12 = or i7 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln91_12"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:28  %icmp_ln91_13 = icmp eq i7 %or_ln91_12, 13

]]></Node>
<StgValue><ssdm name="icmp_ln91_13"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:29  %or_ln91_13 = or i7 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln91_13"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:30  %icmp_ln91_14 = icmp eq i7 %or_ln91_13, 14

]]></Node>
<StgValue><ssdm name="icmp_ln91_14"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:31  %or_ln91_14 = or i7 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln91_14"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:32  %icmp_ln91_15 = icmp eq i7 %or_ln91_14, 15

]]></Node>
<StgValue><ssdm name="icmp_ln91_15"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:33  %or_ln91_15 = or i7 %shl_ln, 16

]]></Node>
<StgValue><ssdm name="or_ln91_15"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:34  %icmp_ln91_16 = icmp eq i7 %or_ln91_15, 16

]]></Node>
<StgValue><ssdm name="icmp_ln91_16"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:35  %or_ln91_16 = or i7 %shl_ln, 17

]]></Node>
<StgValue><ssdm name="or_ln91_16"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:36  %icmp_ln91_17 = icmp eq i7 %or_ln91_16, 17

]]></Node>
<StgValue><ssdm name="icmp_ln91_17"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:37  %or_ln91_17 = or i7 %shl_ln, 18

]]></Node>
<StgValue><ssdm name="or_ln91_17"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:38  %icmp_ln91_18 = icmp eq i7 %or_ln91_17, 18

]]></Node>
<StgValue><ssdm name="icmp_ln91_18"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:39  %or_ln91_18 = or i7 %shl_ln, 19

]]></Node>
<StgValue><ssdm name="or_ln91_18"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:40  %icmp_ln91_19 = icmp eq i7 %or_ln91_18, 19

]]></Node>
<StgValue><ssdm name="icmp_ln91_19"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:41  %or_ln91_19 = or i7 %shl_ln, 20

]]></Node>
<StgValue><ssdm name="or_ln91_19"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:42  %icmp_ln91_20 = icmp eq i7 %or_ln91_19, 20

]]></Node>
<StgValue><ssdm name="icmp_ln91_20"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:43  %or_ln91_20 = or i7 %shl_ln, 21

]]></Node>
<StgValue><ssdm name="or_ln91_20"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:44  %icmp_ln91_21 = icmp eq i7 %or_ln91_20, 21

]]></Node>
<StgValue><ssdm name="icmp_ln91_21"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:45  %or_ln91_21 = or i7 %shl_ln, 22

]]></Node>
<StgValue><ssdm name="or_ln91_21"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:46  %icmp_ln91_22 = icmp eq i7 %or_ln91_21, 22

]]></Node>
<StgValue><ssdm name="icmp_ln91_22"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:47  %or_ln91_22 = or i7 %shl_ln, 23

]]></Node>
<StgValue><ssdm name="or_ln91_22"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:48  %icmp_ln91_23 = icmp eq i7 %or_ln91_22, 23

]]></Node>
<StgValue><ssdm name="icmp_ln91_23"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:49  %or_ln91_23 = or i7 %shl_ln, 24

]]></Node>
<StgValue><ssdm name="or_ln91_23"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:50  %icmp_ln91_24 = icmp eq i7 %or_ln91_23, 24

]]></Node>
<StgValue><ssdm name="icmp_ln91_24"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:51  %or_ln91_24 = or i7 %shl_ln, 25

]]></Node>
<StgValue><ssdm name="or_ln91_24"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:52  %icmp_ln91_25 = icmp eq i7 %or_ln91_24, 25

]]></Node>
<StgValue><ssdm name="icmp_ln91_25"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:53  %or_ln91_25 = or i7 %shl_ln, 26

]]></Node>
<StgValue><ssdm name="or_ln91_25"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:54  %icmp_ln91_26 = icmp eq i7 %or_ln91_25, 26

]]></Node>
<StgValue><ssdm name="icmp_ln91_26"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:55  %or_ln91_26 = or i7 %shl_ln, 27

]]></Node>
<StgValue><ssdm name="or_ln91_26"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:56  %icmp_ln91_27 = icmp eq i7 %or_ln91_26, 27

]]></Node>
<StgValue><ssdm name="icmp_ln91_27"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:57  %or_ln91_27 = or i7 %shl_ln, 28

]]></Node>
<StgValue><ssdm name="or_ln91_27"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:58  %icmp_ln91_28 = icmp eq i7 %or_ln91_27, 28

]]></Node>
<StgValue><ssdm name="icmp_ln91_28"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:59  %or_ln91_28 = or i7 %shl_ln, 29

]]></Node>
<StgValue><ssdm name="or_ln91_28"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:60  %icmp_ln91_29 = icmp eq i7 %or_ln91_28, 29

]]></Node>
<StgValue><ssdm name="icmp_ln91_29"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:61  %or_ln91_29 = or i7 %shl_ln, 30

]]></Node>
<StgValue><ssdm name="or_ln91_29"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:62  %icmp_ln91_30 = icmp eq i7 %or_ln91_29, 30

]]></Node>
<StgValue><ssdm name="icmp_ln91_30"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:63  %or_ln91_30 = or i7 %shl_ln, 31

]]></Node>
<StgValue><ssdm name="or_ln91_30"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:64  %icmp_ln91_31 = icmp eq i7 %or_ln91_30, 31

]]></Node>
<StgValue><ssdm name="icmp_ln91_31"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:65  %or_ln91_31 = or i7 %shl_ln, 32

]]></Node>
<StgValue><ssdm name="or_ln91_31"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:66  %icmp_ln91_32 = icmp eq i7 %or_ln91_31, 32

]]></Node>
<StgValue><ssdm name="icmp_ln91_32"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:67  %or_ln91_32 = or i7 %shl_ln, 33

]]></Node>
<StgValue><ssdm name="or_ln91_32"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:68  %icmp_ln91_33 = icmp eq i7 %or_ln91_32, 33

]]></Node>
<StgValue><ssdm name="icmp_ln91_33"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:69  %or_ln91_33 = or i7 %shl_ln, 34

]]></Node>
<StgValue><ssdm name="or_ln91_33"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:70  %icmp_ln91_34 = icmp eq i7 %or_ln91_33, 34

]]></Node>
<StgValue><ssdm name="icmp_ln91_34"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:71  %or_ln91_34 = or i7 %shl_ln, 35

]]></Node>
<StgValue><ssdm name="or_ln91_34"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:72  %icmp_ln91_35 = icmp eq i7 %or_ln91_34, 35

]]></Node>
<StgValue><ssdm name="icmp_ln91_35"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:73  %or_ln91_35 = or i7 %shl_ln, 36

]]></Node>
<StgValue><ssdm name="or_ln91_35"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:74  %icmp_ln91_36 = icmp eq i7 %or_ln91_35, 36

]]></Node>
<StgValue><ssdm name="icmp_ln91_36"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:75  %or_ln91_36 = or i7 %shl_ln, 37

]]></Node>
<StgValue><ssdm name="or_ln91_36"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:76  %icmp_ln91_37 = icmp eq i7 %or_ln91_36, 37

]]></Node>
<StgValue><ssdm name="icmp_ln91_37"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:77  %or_ln91_37 = or i7 %shl_ln, 38

]]></Node>
<StgValue><ssdm name="or_ln91_37"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:78  %icmp_ln91_38 = icmp eq i7 %or_ln91_37, 38

]]></Node>
<StgValue><ssdm name="icmp_ln91_38"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:79  %or_ln91_38 = or i7 %shl_ln, 39

]]></Node>
<StgValue><ssdm name="or_ln91_38"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:80  %icmp_ln91_39 = icmp eq i7 %or_ln91_38, 39

]]></Node>
<StgValue><ssdm name="icmp_ln91_39"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:81  %or_ln91_39 = or i7 %shl_ln, 40

]]></Node>
<StgValue><ssdm name="or_ln91_39"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:82  %icmp_ln91_40 = icmp eq i7 %or_ln91_39, 40

]]></Node>
<StgValue><ssdm name="icmp_ln91_40"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:83  %or_ln91_40 = or i7 %shl_ln, 41

]]></Node>
<StgValue><ssdm name="or_ln91_40"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:84  %icmp_ln91_41 = icmp eq i7 %or_ln91_40, 41

]]></Node>
<StgValue><ssdm name="icmp_ln91_41"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:85  %or_ln91_41 = or i7 %shl_ln, 42

]]></Node>
<StgValue><ssdm name="or_ln91_41"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:86  %icmp_ln91_42 = icmp eq i7 %or_ln91_41, 42

]]></Node>
<StgValue><ssdm name="icmp_ln91_42"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:87  %or_ln91_42 = or i7 %shl_ln, 43

]]></Node>
<StgValue><ssdm name="or_ln91_42"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:88  %icmp_ln91_43 = icmp eq i7 %or_ln91_42, 43

]]></Node>
<StgValue><ssdm name="icmp_ln91_43"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:89  %or_ln91_43 = or i7 %shl_ln, 44

]]></Node>
<StgValue><ssdm name="or_ln91_43"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:90  %icmp_ln91_44 = icmp eq i7 %or_ln91_43, 44

]]></Node>
<StgValue><ssdm name="icmp_ln91_44"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:91  %or_ln91_44 = or i7 %shl_ln, 45

]]></Node>
<StgValue><ssdm name="or_ln91_44"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:92  %icmp_ln91_45 = icmp eq i7 %or_ln91_44, 45

]]></Node>
<StgValue><ssdm name="icmp_ln91_45"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:93  %or_ln91_45 = or i7 %shl_ln, 46

]]></Node>
<StgValue><ssdm name="or_ln91_45"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:94  %icmp_ln91_46 = icmp eq i7 %or_ln91_45, 46

]]></Node>
<StgValue><ssdm name="icmp_ln91_46"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:95  %or_ln91_46 = or i7 %shl_ln, 47

]]></Node>
<StgValue><ssdm name="or_ln91_46"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:96  %icmp_ln91_47 = icmp eq i7 %or_ln91_46, 47

]]></Node>
<StgValue><ssdm name="icmp_ln91_47"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:97  %or_ln91_47 = or i7 %shl_ln, 48

]]></Node>
<StgValue><ssdm name="or_ln91_47"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:98  %icmp_ln91_48 = icmp eq i7 %or_ln91_47, 48

]]></Node>
<StgValue><ssdm name="icmp_ln91_48"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:99  %or_ln91_48 = or i7 %shl_ln, 49

]]></Node>
<StgValue><ssdm name="or_ln91_48"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:100  %icmp_ln91_49 = icmp eq i7 %or_ln91_48, 49

]]></Node>
<StgValue><ssdm name="icmp_ln91_49"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:101  %or_ln91_49 = or i7 %shl_ln, 50

]]></Node>
<StgValue><ssdm name="or_ln91_49"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:102  %icmp_ln91_50 = icmp eq i7 %or_ln91_49, 50

]]></Node>
<StgValue><ssdm name="icmp_ln91_50"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:103  %or_ln91_50 = or i7 %shl_ln, 51

]]></Node>
<StgValue><ssdm name="or_ln91_50"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:104  %icmp_ln91_51 = icmp eq i7 %or_ln91_50, 51

]]></Node>
<StgValue><ssdm name="icmp_ln91_51"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:105  %or_ln91_51 = or i7 %shl_ln, 52

]]></Node>
<StgValue><ssdm name="or_ln91_51"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:106  %icmp_ln91_52 = icmp eq i7 %or_ln91_51, 52

]]></Node>
<StgValue><ssdm name="icmp_ln91_52"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:107  %or_ln91_52 = or i7 %shl_ln, 53

]]></Node>
<StgValue><ssdm name="or_ln91_52"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:108  %icmp_ln91_53 = icmp eq i7 %or_ln91_52, 53

]]></Node>
<StgValue><ssdm name="icmp_ln91_53"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:109  %or_ln91_53 = or i7 %shl_ln, 54

]]></Node>
<StgValue><ssdm name="or_ln91_53"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:110  %icmp_ln91_54 = icmp eq i7 %or_ln91_53, 54

]]></Node>
<StgValue><ssdm name="icmp_ln91_54"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:111  %or_ln91_54 = or i7 %shl_ln, 55

]]></Node>
<StgValue><ssdm name="or_ln91_54"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:112  %icmp_ln91_55 = icmp eq i7 %or_ln91_54, 55

]]></Node>
<StgValue><ssdm name="icmp_ln91_55"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:113  %or_ln91_55 = or i7 %shl_ln, 56

]]></Node>
<StgValue><ssdm name="or_ln91_55"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:114  %icmp_ln91_56 = icmp eq i7 %or_ln91_55, 56

]]></Node>
<StgValue><ssdm name="icmp_ln91_56"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:115  %or_ln91_56 = or i7 %shl_ln, 57

]]></Node>
<StgValue><ssdm name="or_ln91_56"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:116  %icmp_ln91_57 = icmp eq i7 %or_ln91_56, 57

]]></Node>
<StgValue><ssdm name="icmp_ln91_57"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:117  %or_ln91_57 = or i7 %shl_ln, 58

]]></Node>
<StgValue><ssdm name="or_ln91_57"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:118  %icmp_ln91_58 = icmp eq i7 %or_ln91_57, 58

]]></Node>
<StgValue><ssdm name="icmp_ln91_58"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:119  %or_ln91_58 = or i7 %shl_ln, 59

]]></Node>
<StgValue><ssdm name="or_ln91_58"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:120  %icmp_ln91_59 = icmp eq i7 %or_ln91_58, 59

]]></Node>
<StgValue><ssdm name="icmp_ln91_59"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:121  %or_ln91_59 = or i7 %shl_ln, 60

]]></Node>
<StgValue><ssdm name="or_ln91_59"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:122  %icmp_ln91_60 = icmp eq i7 %or_ln91_59, 60

]]></Node>
<StgValue><ssdm name="icmp_ln91_60"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:123  %or_ln91_60 = or i7 %shl_ln, 61

]]></Node>
<StgValue><ssdm name="or_ln91_60"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:124  %icmp_ln91_61 = icmp eq i7 %or_ln91_60, 61

]]></Node>
<StgValue><ssdm name="icmp_ln91_61"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:125  %or_ln91_61 = or i7 %shl_ln, 62

]]></Node>
<StgValue><ssdm name="or_ln91_61"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:126  %icmp_ln91_62 = icmp eq i7 %or_ln91_61, 62

]]></Node>
<StgValue><ssdm name="icmp_ln91_62"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:127  %or_ln91_62 = or i7 %shl_ln, 63

]]></Node>
<StgValue><ssdm name="or_ln91_62"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:128  %icmp_ln91_63 = icmp eq i7 %or_ln91_62, 63

]]></Node>
<StgValue><ssdm name="icmp_ln91_63"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:129  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader4:64  %i1_0 = phi i10 [ 0, %.preheader4.preheader ], [ %i_5, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:65  %icmp_ln83 = icmp eq i10 %i1_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:67  %i_5 = add i10 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l1_mat_mul_outer_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l1_mat_mul_outer_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l1_mat_mul_outer_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln85"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l1_mat_mul_outer_begin:3  br i1 %trunc_ln159, label %branch8193, label %branch8192

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:1  %zext_ln91 = zext i10 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:4  %l1_weights_0_addr = getelementptr [784 x i8]* @l1_weights_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_0_addr"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:5  %l1_weights_64_addr = getelementptr [784 x i8]* @l1_weights_64, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_64_addr"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:6  %l1_weights_0_load = load i8* %l1_weights_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_0_load"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:7  %l1_weights_64_load = load i8* %l1_weights_64_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_64_load"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:13  %l1_weights_1_addr = getelementptr [784 x i7]* @l1_weights_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_1_addr"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:14  %l1_weights_65_addr = getelementptr [784 x i7]* @l1_weights_65, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_65_addr"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:15  %l1_weights_1_load = load i7* %l1_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_1_load"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:16  %l1_weights_65_load = load i7* %l1_weights_65_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_65_load"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:22  %l1_weights_2_addr = getelementptr [784 x i8]* @l1_weights_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_2_addr"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:23  %l1_weights_66_addr = getelementptr [784 x i8]* @l1_weights_66, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_66_addr"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:24  %l1_weights_2_load = load i8* %l1_weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_2_load"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:25  %l1_weights_66_load = load i8* %l1_weights_66_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_66_load"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:31  %l1_weights_3_addr = getelementptr [784 x i7]* @l1_weights_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_3_addr"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:32  %l1_weights_67_addr = getelementptr [784 x i7]* @l1_weights_67, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_67_addr"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:33  %l1_weights_3_load = load i7* %l1_weights_3_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_3_load"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:34  %l1_weights_67_load = load i7* %l1_weights_67_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_67_load"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:40  %l1_weights_4_addr = getelementptr [784 x i8]* @l1_weights_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_4_addr"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:41  %l1_weights_68_addr = getelementptr [784 x i8]* @l1_weights_68, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_68_addr"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:42  %l1_weights_4_load = load i8* %l1_weights_4_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_4_load"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:43  %l1_weights_68_load = load i8* %l1_weights_68_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_68_load"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:49  %l1_weights_5_addr = getelementptr [784 x i8]* @l1_weights_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_5_addr"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:50  %l1_weights_69_addr = getelementptr [784 x i8]* @l1_weights_69, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_69_addr"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:51  %l1_weights_5_load = load i8* %l1_weights_5_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_5_load"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:52  %l1_weights_69_load = load i8* %l1_weights_69_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_69_load"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:58  %l1_weights_6_addr = getelementptr [784 x i8]* @l1_weights_6, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_6_addr"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:59  %l1_weights_70_addr = getelementptr [784 x i8]* @l1_weights_70, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_70_addr"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:60  %l1_weights_6_load = load i8* %l1_weights_6_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_6_load"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:61  %l1_weights_70_load = load i8* %l1_weights_70_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_70_load"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:67  %l1_weights_7_addr = getelementptr [784 x i8]* @l1_weights_7, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_7_addr"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:68  %l1_weights_71_addr = getelementptr [784 x i7]* @l1_weights_71, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_71_addr"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:69  %l1_weights_7_load = load i8* %l1_weights_7_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_7_load"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:70  %l1_weights_71_load = load i7* %l1_weights_71_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_71_load"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:77  %l1_weights_8_addr = getelementptr [784 x i8]* @l1_weights_8, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_8_addr"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:78  %l1_weights_72_addr = getelementptr [784 x i7]* @l1_weights_72, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_72_addr"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:79  %l1_weights_8_load = load i8* %l1_weights_8_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_8_load"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:80  %l1_weights_72_load = load i7* %l1_weights_72_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_72_load"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:87  %l1_weights_9_addr = getelementptr [784 x i8]* @l1_weights_9, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_9_addr"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:88  %l1_weights_73_addr = getelementptr [784 x i8]* @l1_weights_73, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_73_addr"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:89  %l1_weights_9_load = load i8* %l1_weights_9_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_9_load"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:90  %l1_weights_73_load = load i8* %l1_weights_73_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_73_load"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:96  %l1_weights_10_addr = getelementptr [784 x i8]* @l1_weights_10, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_10_addr"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:97  %l1_weights_74_addr = getelementptr [784 x i8]* @l1_weights_74, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_74_addr"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:98  %l1_weights_10_load = load i8* %l1_weights_10_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_10_load"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:99  %l1_weights_74_load = load i8* %l1_weights_74_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_74_load"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:105  %l1_weights_11_addr = getelementptr [784 x i7]* @l1_weights_11, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_11_addr"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:106  %l1_weights_75_addr = getelementptr [784 x i7]* @l1_weights_75, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_75_addr"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:107  %l1_weights_11_load = load i7* %l1_weights_11_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_11_load"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:108  %l1_weights_75_load = load i7* %l1_weights_75_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_75_load"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:114  %l1_weights_12_addr = getelementptr [784 x i8]* @l1_weights_12, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_12_addr"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:115  %l1_weights_76_addr = getelementptr [784 x i8]* @l1_weights_76, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_76_addr"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:116  %l1_weights_12_load = load i8* %l1_weights_12_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_12_load"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:117  %l1_weights_76_load = load i8* %l1_weights_76_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_76_load"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:123  %l1_weights_13_addr = getelementptr [784 x i8]* @l1_weights_13, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_13_addr"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:124  %l1_weights_77_addr = getelementptr [784 x i8]* @l1_weights_77, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_77_addr"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:125  %l1_weights_13_load = load i8* %l1_weights_13_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_13_load"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:126  %l1_weights_77_load = load i8* %l1_weights_77_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_77_load"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:132  %l1_weights_14_addr = getelementptr [784 x i7]* @l1_weights_14, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_14_addr"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:133  %l1_weights_78_addr = getelementptr [784 x i8]* @l1_weights_78, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_78_addr"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:134  %l1_weights_14_load = load i7* %l1_weights_14_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_14_load"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:136  %l1_weights_78_load = load i8* %l1_weights_78_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_78_load"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:142  %l1_weights_15_addr = getelementptr [784 x i8]* @l1_weights_15, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_15_addr"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:143  %l1_weights_79_addr = getelementptr [784 x i8]* @l1_weights_79, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_79_addr"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:144  %l1_weights_15_load = load i8* %l1_weights_15_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_15_load"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:145  %l1_weights_79_load = load i8* %l1_weights_79_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_79_load"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:151  %l1_weights_16_addr = getelementptr [784 x i8]* @l1_weights_16, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_16_addr"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:152  %l1_weights_80_addr = getelementptr [784 x i8]* @l1_weights_80, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_80_addr"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:153  %l1_weights_16_load = load i8* %l1_weights_16_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_16_load"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:154  %l1_weights_80_load = load i8* %l1_weights_80_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_80_load"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:160  %l1_weights_17_addr = getelementptr [784 x i8]* @l1_weights_17, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_17_addr"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:161  %l1_weights_81_addr = getelementptr [784 x i8]* @l1_weights_81, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_81_addr"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:162  %l1_weights_17_load = load i8* %l1_weights_17_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_17_load"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:163  %l1_weights_81_load = load i8* %l1_weights_81_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_81_load"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:169  %l1_weights_18_addr = getelementptr [784 x i8]* @l1_weights_18, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_18_addr"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:170  %l1_weights_82_addr = getelementptr [784 x i6]* @l1_weights_82, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_82_addr"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:171  %l1_weights_18_load = load i8* %l1_weights_18_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_18_load"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="6" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:172  %l1_weights_82_load = load i6* %l1_weights_82_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_82_load"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:179  %l1_weights_19_addr = getelementptr [784 x i7]* @l1_weights_19, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_19_addr"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:180  %l1_weights_83_addr = getelementptr [784 x i8]* @l1_weights_83, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_83_addr"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:181  %l1_weights_19_load = load i7* %l1_weights_19_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_19_load"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:183  %l1_weights_83_load = load i8* %l1_weights_83_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_83_load"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:189  %l1_weights_20_addr = getelementptr [784 x i8]* @l1_weights_20, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_20_addr"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:190  %l1_weights_84_addr = getelementptr [784 x i8]* @l1_weights_84, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_84_addr"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:191  %l1_weights_20_load = load i8* %l1_weights_20_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_20_load"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:192  %l1_weights_84_load = load i8* %l1_weights_84_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_84_load"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:198  %l1_weights_21_addr = getelementptr [784 x i8]* @l1_weights_21, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_21_addr"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:199  %l1_weights_85_addr = getelementptr [784 x i8]* @l1_weights_85, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_85_addr"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:200  %l1_weights_21_load = load i8* %l1_weights_21_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_21_load"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:201  %l1_weights_85_load = load i8* %l1_weights_85_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_85_load"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:207  %l1_weights_22_addr = getelementptr [784 x i8]* @l1_weights_22, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_22_addr"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:208  %l1_weights_86_addr = getelementptr [784 x i8]* @l1_weights_86, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_86_addr"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:209  %l1_weights_22_load = load i8* %l1_weights_22_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_22_load"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:210  %l1_weights_86_load = load i8* %l1_weights_86_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_86_load"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:216  %l1_weights_23_addr = getelementptr [784 x i7]* @l1_weights_23, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_23_addr"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:217  %l1_weights_87_addr = getelementptr [784 x i7]* @l1_weights_87, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_87_addr"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:218  %l1_weights_23_load = load i7* %l1_weights_23_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_23_load"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:219  %l1_weights_87_load = load i7* %l1_weights_87_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_87_load"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:225  %l1_weights_24_addr = getelementptr [784 x i8]* @l1_weights_24, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_24_addr"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:226  %l1_weights_88_addr = getelementptr [784 x i7]* @l1_weights_88, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_88_addr"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:227  %l1_weights_24_load = load i8* %l1_weights_24_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_24_load"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:228  %l1_weights_88_load = load i7* %l1_weights_88_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_88_load"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:235  %l1_weights_25_addr = getelementptr [784 x i8]* @l1_weights_25, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_25_addr"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:236  %l1_weights_89_addr = getelementptr [784 x i8]* @l1_weights_89, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_89_addr"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:237  %l1_weights_25_load = load i8* %l1_weights_25_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_25_load"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:238  %l1_weights_89_load = load i8* %l1_weights_89_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_89_load"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:244  %l1_weights_26_addr = getelementptr [784 x i8]* @l1_weights_26, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_26_addr"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:245  %l1_weights_90_addr = getelementptr [784 x i7]* @l1_weights_90, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_90_addr"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:246  %l1_weights_26_load = load i8* %l1_weights_26_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_26_load"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:247  %l1_weights_90_load = load i7* %l1_weights_90_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_90_load"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:254  %l1_weights_27_addr = getelementptr [784 x i8]* @l1_weights_27, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_27_addr"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:255  %l1_weights_91_addr = getelementptr [784 x i8]* @l1_weights_91, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_91_addr"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:256  %l1_weights_27_load = load i8* %l1_weights_27_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_27_load"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:257  %l1_weights_91_load = load i8* %l1_weights_91_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_91_load"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:263  %l1_weights_28_addr = getelementptr [784 x i8]* @l1_weights_28, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_28_addr"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:264  %l1_weights_92_addr = getelementptr [784 x i7]* @l1_weights_92, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_92_addr"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:265  %l1_weights_28_load = load i8* %l1_weights_28_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_28_load"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:266  %l1_weights_92_load = load i7* %l1_weights_92_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_92_load"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:273  %l1_weights_29_addr = getelementptr [784 x i8]* @l1_weights_29, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_29_addr"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:274  %l1_weights_93_addr = getelementptr [784 x i7]* @l1_weights_93, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_93_addr"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:275  %l1_weights_29_load = load i8* %l1_weights_29_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_29_load"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:276  %l1_weights_93_load = load i7* %l1_weights_93_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_93_load"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:283  %l1_weights_30_addr = getelementptr [784 x i8]* @l1_weights_30, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_30_addr"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:284  %l1_weights_94_addr = getelementptr [784 x i8]* @l1_weights_94, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_94_addr"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:285  %l1_weights_30_load = load i8* %l1_weights_30_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_30_load"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:286  %l1_weights_94_load = load i8* %l1_weights_94_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_94_load"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:292  %l1_weights_31_addr = getelementptr [784 x i8]* @l1_weights_31, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_31_addr"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:293  %l1_weights_95_addr = getelementptr [784 x i8]* @l1_weights_95, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_95_addr"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:294  %l1_weights_31_load = load i8* %l1_weights_31_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_31_load"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:295  %l1_weights_95_load = load i8* %l1_weights_95_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_95_load"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:301  %l1_weights_32_addr = getelementptr [784 x i8]* @l1_weights_32, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_32_addr"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:302  %l1_weights_96_addr = getelementptr [784 x i7]* @l1_weights_96, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_96_addr"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:303  %l1_weights_32_load = load i8* %l1_weights_32_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_32_load"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:304  %l1_weights_96_load = load i7* %l1_weights_96_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_96_load"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:311  %l1_weights_33_addr = getelementptr [784 x i8]* @l1_weights_33, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_33_addr"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:312  %l1_weights_97_addr = getelementptr [784 x i8]* @l1_weights_97, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_97_addr"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:313  %l1_weights_33_load = load i8* %l1_weights_33_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_33_load"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:314  %l1_weights_97_load = load i8* %l1_weights_97_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_97_load"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:320  %l1_weights_34_addr = getelementptr [784 x i8]* @l1_weights_34, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_34_addr"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:321  %l1_weights_98_addr = getelementptr [784 x i8]* @l1_weights_98, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_98_addr"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:322  %l1_weights_34_load = load i8* %l1_weights_34_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_34_load"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:323  %l1_weights_98_load = load i8* %l1_weights_98_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_98_load"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:329  %l1_weights_35_addr = getelementptr [784 x i7]* @l1_weights_35, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_35_addr"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:330  %l1_weights_99_addr = getelementptr [784 x i8]* @l1_weights_99, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_99_addr"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:331  %l1_weights_35_load = load i7* %l1_weights_35_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_35_load"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:333  %l1_weights_99_load = load i8* %l1_weights_99_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_99_load"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:339  %l1_weights_36_addr = getelementptr [784 x i8]* @l1_weights_36, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_36_addr"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:340  %l1_weights_152_addr = getelementptr [784 x i8]* @l1_weights_152, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_152_addr"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:341  %l1_weights_36_load = load i8* %l1_weights_36_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_36_load"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:342  %l1_weights_152_load = load i8* %l1_weights_152_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_152_load"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:348  %l1_weights_37_addr = getelementptr [784 x i8]* @l1_weights_37, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_37_addr"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:349  %l1_weights_151_addr = getelementptr [784 x i8]* @l1_weights_151, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_151_addr"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:350  %l1_weights_37_load = load i8* %l1_weights_37_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_37_load"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:351  %l1_weights_151_load = load i8* %l1_weights_151_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_151_load"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:357  %l1_weights_38_addr = getelementptr [784 x i8]* @l1_weights_38, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_38_addr"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:358  %l1_weights_150_addr = getelementptr [784 x i8]* @l1_weights_150, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_150_addr"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:359  %l1_weights_38_load = load i8* %l1_weights_38_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_38_load"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:360  %l1_weights_150_load = load i8* %l1_weights_150_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_150_load"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:366  %l1_weights_39_addr = getelementptr [784 x i8]* @l1_weights_39, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_39_addr"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:367  %l1_weights_149_addr = getelementptr [784 x i8]* @l1_weights_149, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_149_addr"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:368  %l1_weights_39_load = load i8* %l1_weights_39_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_39_load"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:369  %l1_weights_149_load = load i8* %l1_weights_149_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_149_load"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:375  %l1_weights_40_addr = getelementptr [784 x i8]* @l1_weights_40, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_40_addr"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:376  %l1_weights_148_addr = getelementptr [784 x i8]* @l1_weights_148, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_148_addr"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:377  %l1_weights_40_load = load i8* %l1_weights_40_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_40_load"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:378  %l1_weights_148_load = load i8* %l1_weights_148_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_148_load"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:384  %l1_weights_41_addr = getelementptr [784 x i7]* @l1_weights_41, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_41_addr"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:385  %l1_weights_147_addr = getelementptr [784 x i8]* @l1_weights_147, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_147_addr"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:386  %l1_weights_41_load = load i7* %l1_weights_41_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_41_load"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:388  %l1_weights_147_load = load i8* %l1_weights_147_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_147_load"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:394  %l1_weights_42_addr = getelementptr [784 x i8]* @l1_weights_42, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_42_addr"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:395  %l1_weights_146_addr = getelementptr [784 x i8]* @l1_weights_146, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_146_addr"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:396  %l1_weights_42_load = load i8* %l1_weights_42_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_42_load"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:397  %l1_weights_146_load = load i8* %l1_weights_146_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_146_load"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:403  %l1_weights_43_addr = getelementptr [784 x i7]* @l1_weights_43, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_43_addr"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:404  %l1_weights_145_addr = getelementptr [784 x i8]* @l1_weights_145, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_145_addr"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:405  %l1_weights_43_load = load i7* %l1_weights_43_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_43_load"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:407  %l1_weights_145_load = load i8* %l1_weights_145_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_145_load"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:413  %l1_weights_44_addr = getelementptr [784 x i8]* @l1_weights_44, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_44_addr"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:414  %l1_weights_144_addr = getelementptr [784 x i8]* @l1_weights_144, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_144_addr"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:415  %l1_weights_44_load = load i8* %l1_weights_44_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_44_load"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:416  %l1_weights_144_load = load i8* %l1_weights_144_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_144_load"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:422  %l1_weights_45_addr = getelementptr [784 x i7]* @l1_weights_45, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_45_addr"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:423  %l1_weights_143_addr = getelementptr [784 x i7]* @l1_weights_143, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_143_addr"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:424  %l1_weights_45_load = load i7* %l1_weights_45_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_45_load"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:425  %l1_weights_143_load = load i7* %l1_weights_143_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_143_load"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:431  %l1_weights_46_addr = getelementptr [784 x i8]* @l1_weights_46, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_46_addr"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:432  %l1_weights_142_addr = getelementptr [784 x i8]* @l1_weights_142, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_142_addr"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:433  %l1_weights_46_load = load i8* %l1_weights_46_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_46_load"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:434  %l1_weights_142_load = load i8* %l1_weights_142_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_142_load"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:440  %l1_weights_47_addr = getelementptr [784 x i8]* @l1_weights_47, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_47_addr"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:441  %l1_weights_141_addr = getelementptr [784 x i7]* @l1_weights_141, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_141_addr"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:442  %l1_weights_47_load = load i8* %l1_weights_47_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_47_load"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:443  %l1_weights_141_load = load i7* %l1_weights_141_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_141_load"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:450  %l1_weights_48_addr = getelementptr [784 x i8]* @l1_weights_48, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_48_addr"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:451  %l1_weights_140_addr = getelementptr [784 x i8]* @l1_weights_140, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_140_addr"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:452  %l1_weights_48_load = load i8* %l1_weights_48_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_48_load"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:453  %l1_weights_140_load = load i8* %l1_weights_140_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_140_load"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:459  %l1_weights_49_addr = getelementptr [784 x i8]* @l1_weights_49, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_49_addr"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:460  %l1_weights_139_addr = getelementptr [784 x i7]* @l1_weights_139, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_139_addr"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:461  %l1_weights_49_load = load i8* %l1_weights_49_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_49_load"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:462  %l1_weights_139_load = load i7* %l1_weights_139_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_139_load"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:469  %l1_weights_50_addr = getelementptr [784 x i8]* @l1_weights_50, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_50_addr"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:470  %l1_weights_138_addr = getelementptr [784 x i8]* @l1_weights_138, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_138_addr"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:471  %l1_weights_50_load = load i8* %l1_weights_50_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_50_load"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:472  %l1_weights_138_load = load i8* %l1_weights_138_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_138_load"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:478  %l1_weights_51_addr = getelementptr [784 x i8]* @l1_weights_51, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_51_addr"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:479  %l1_weights_137_addr = getelementptr [784 x i8]* @l1_weights_137, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_137_addr"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:480  %l1_weights_51_load = load i8* %l1_weights_51_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_51_load"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:481  %l1_weights_137_load = load i8* %l1_weights_137_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_137_load"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:487  %l1_weights_52_addr = getelementptr [784 x i8]* @l1_weights_52, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_52_addr"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:488  %l1_weights_136_addr = getelementptr [784 x i8]* @l1_weights_136, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_136_addr"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:489  %l1_weights_52_load = load i8* %l1_weights_52_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_52_load"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:490  %l1_weights_136_load = load i8* %l1_weights_136_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_136_load"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:496  %l1_weights_53_addr = getelementptr [784 x i8]* @l1_weights_53, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_53_addr"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:497  %l1_weights_135_addr = getelementptr [784 x i7]* @l1_weights_135, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_135_addr"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:498  %l1_weights_53_load = load i8* %l1_weights_53_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_53_load"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:499  %l1_weights_135_load = load i7* %l1_weights_135_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_135_load"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:506  %l1_weights_54_addr = getelementptr [784 x i8]* @l1_weights_54, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_54_addr"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:507  %l1_weights_134_addr = getelementptr [784 x i7]* @l1_weights_134, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_134_addr"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:508  %l1_weights_54_load = load i8* %l1_weights_54_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_54_load"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:509  %l1_weights_134_load = load i7* %l1_weights_134_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_134_load"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:516  %l1_weights_55_addr = getelementptr [784 x i8]* @l1_weights_55, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_55_addr"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:517  %l1_weights_133_addr = getelementptr [784 x i8]* @l1_weights_133, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_133_addr"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:518  %l1_weights_55_load = load i8* %l1_weights_55_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_55_load"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:519  %l1_weights_133_load = load i8* %l1_weights_133_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_133_load"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:525  %l1_weights_56_addr = getelementptr [784 x i8]* @l1_weights_56, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_56_addr"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:526  %l1_weights_132_addr = getelementptr [784 x i8]* @l1_weights_132, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_132_addr"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:527  %l1_weights_56_load = load i8* %l1_weights_56_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_56_load"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:528  %l1_weights_132_load = load i8* %l1_weights_132_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_132_load"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:534  %l1_weights_57_addr = getelementptr [784 x i8]* @l1_weights_57, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_57_addr"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:535  %l1_weights_131_addr = getelementptr [784 x i8]* @l1_weights_131, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_131_addr"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:536  %l1_weights_57_load = load i8* %l1_weights_57_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_57_load"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:537  %l1_weights_131_load = load i8* %l1_weights_131_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_131_load"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:543  %l1_weights_58_addr = getelementptr [784 x i8]* @l1_weights_58, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_58_addr"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:544  %l1_weights_130_addr = getelementptr [784 x i8]* @l1_weights_130, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_130_addr"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:545  %l1_weights_58_load = load i8* %l1_weights_58_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_58_load"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:546  %l1_weights_130_load = load i8* %l1_weights_130_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_130_load"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:552  %l1_weights_59_addr = getelementptr [784 x i8]* @l1_weights_59, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_59_addr"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:553  %l1_weights_129_addr = getelementptr [784 x i8]* @l1_weights_129, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_129_addr"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:554  %l1_weights_59_load = load i8* %l1_weights_59_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_59_load"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:555  %l1_weights_129_load = load i8* %l1_weights_129_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_129_load"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:561  %l1_weights_60_addr = getelementptr [784 x i7]* @l1_weights_60, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_60_addr"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:562  %l1_weights_128_addr = getelementptr [784 x i7]* @l1_weights_128, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_128_addr"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:563  %l1_weights_60_load = load i7* %l1_weights_60_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_60_load"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:564  %l1_weights_128_load = load i7* %l1_weights_128_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_128_load"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:570  %l1_weights_61_addr = getelementptr [784 x i7]* @l1_weights_61, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_61_addr"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:571  %l1_weights_127_addr = getelementptr [784 x i8]* @l1_weights_127, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_127_addr"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:572  %l1_weights_61_load = load i7* %l1_weights_61_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_61_load"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:574  %l1_weights_127_load = load i8* %l1_weights_127_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_127_load"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:580  %l1_weights_62_addr = getelementptr [784 x i8]* @l1_weights_62, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_62_addr"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:581  %l1_weights_126_addr = getelementptr [784 x i7]* @l1_weights_126, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_126_addr"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:582  %l1_weights_62_load = load i8* %l1_weights_62_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_62_load"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:583  %l1_weights_126_load = load i7* %l1_weights_126_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_126_load"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:590  %l1_weights_63_addr = getelementptr [784 x i8]* @l1_weights_63, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_63_addr"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_mat_mul_outer_end:591  %l1_weights_addr = getelementptr [784 x i8]* @l1_weights, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_weights_addr"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:592  %l1_weights_63_load = load i8* %l1_weights_63_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_63_load"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:593  %l1_weights_load = load i8* %l1_weights_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="689" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="trunc_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8192:0  %tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %l1_in_0_V)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="trunc_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch8192:1  br label %l1_mat_mul_outer_end

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="trunc_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8193:0  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %l1_in_1_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="trunc_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch8193:1  br label %l1_mat_mul_outer_end

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:6  %l1_weights_0_load = load i8* %l1_weights_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_0_load"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:7  %l1_weights_64_load = load i8* %l1_weights_64_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_64_load"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:8  %select_ln91 = select i1 %icmp_ln91, i8 %l1_weights_0_load, i8 %l1_weights_64_load

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:15  %l1_weights_1_load = load i7* %l1_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_1_load"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:16  %l1_weights_65_load = load i7* %l1_weights_65_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_65_load"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l1_mat_mul_outer_end:17  %select_ln91_1 = select i1 %icmp_ln91_1, i7 %l1_weights_1_load, i7 %l1_weights_65_load

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:24  %l1_weights_2_load = load i8* %l1_weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_2_load"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:25  %l1_weights_66_load = load i8* %l1_weights_66_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_66_load"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:26  %select_ln91_2 = select i1 %icmp_ln91_2, i8 %l1_weights_2_load, i8 %l1_weights_66_load

]]></Node>
<StgValue><ssdm name="select_ln91_2"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:33  %l1_weights_3_load = load i7* %l1_weights_3_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_3_load"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:34  %l1_weights_67_load = load i7* %l1_weights_67_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_67_load"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l1_mat_mul_outer_end:35  %select_ln91_3 = select i1 %icmp_ln91_3, i7 %l1_weights_3_load, i7 %l1_weights_67_load

]]></Node>
<StgValue><ssdm name="select_ln91_3"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:42  %l1_weights_4_load = load i8* %l1_weights_4_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_4_load"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:43  %l1_weights_68_load = load i8* %l1_weights_68_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_68_load"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:44  %select_ln91_4 = select i1 %icmp_ln91_4, i8 %l1_weights_4_load, i8 %l1_weights_68_load

]]></Node>
<StgValue><ssdm name="select_ln91_4"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:51  %l1_weights_5_load = load i8* %l1_weights_5_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_5_load"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:52  %l1_weights_69_load = load i8* %l1_weights_69_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_69_load"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:53  %select_ln91_5 = select i1 %icmp_ln91_5, i8 %l1_weights_5_load, i8 %l1_weights_69_load

]]></Node>
<StgValue><ssdm name="select_ln91_5"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:60  %l1_weights_6_load = load i8* %l1_weights_6_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_6_load"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:61  %l1_weights_70_load = load i8* %l1_weights_70_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_70_load"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:62  %select_ln91_6 = select i1 %icmp_ln91_6, i8 %l1_weights_6_load, i8 %l1_weights_70_load

]]></Node>
<StgValue><ssdm name="select_ln91_6"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:69  %l1_weights_7_load = load i8* %l1_weights_7_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_7_load"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:70  %l1_weights_71_load = load i7* %l1_weights_71_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_71_load"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:71  %sext_ln91_14 = sext i7 %l1_weights_71_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_14"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:72  %select_ln91_7 = select i1 %icmp_ln91_7, i8 %l1_weights_7_load, i8 %sext_ln91_14

]]></Node>
<StgValue><ssdm name="select_ln91_7"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:79  %l1_weights_8_load = load i8* %l1_weights_8_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_8_load"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:80  %l1_weights_72_load = load i7* %l1_weights_72_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_72_load"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:81  %sext_ln91_17 = sext i7 %l1_weights_72_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_17"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:82  %select_ln91_8 = select i1 %icmp_ln91_8, i8 %l1_weights_8_load, i8 %sext_ln91_17

]]></Node>
<StgValue><ssdm name="select_ln91_8"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:89  %l1_weights_9_load = load i8* %l1_weights_9_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_9_load"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:90  %l1_weights_73_load = load i8* %l1_weights_73_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_73_load"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:91  %select_ln91_9 = select i1 %icmp_ln91_9, i8 %l1_weights_9_load, i8 %l1_weights_73_load

]]></Node>
<StgValue><ssdm name="select_ln91_9"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:98  %l1_weights_10_load = load i8* %l1_weights_10_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_10_load"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:99  %l1_weights_74_load = load i8* %l1_weights_74_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_74_load"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:100  %select_ln91_10 = select i1 %icmp_ln91_10, i8 %l1_weights_10_load, i8 %l1_weights_74_load

]]></Node>
<StgValue><ssdm name="select_ln91_10"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:107  %l1_weights_11_load = load i7* %l1_weights_11_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_11_load"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:108  %l1_weights_75_load = load i7* %l1_weights_75_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_75_load"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l1_mat_mul_outer_end:109  %select_ln91_11 = select i1 %icmp_ln91_11, i7 %l1_weights_11_load, i7 %l1_weights_75_load

]]></Node>
<StgValue><ssdm name="select_ln91_11"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:116  %l1_weights_12_load = load i8* %l1_weights_12_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_12_load"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:117  %l1_weights_76_load = load i8* %l1_weights_76_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_76_load"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:118  %select_ln91_12 = select i1 %icmp_ln91_12, i8 %l1_weights_12_load, i8 %l1_weights_76_load

]]></Node>
<StgValue><ssdm name="select_ln91_12"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:125  %l1_weights_13_load = load i8* %l1_weights_13_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_13_load"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:126  %l1_weights_77_load = load i8* %l1_weights_77_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_77_load"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:127  %select_ln91_13 = select i1 %icmp_ln91_13, i8 %l1_weights_13_load, i8 %l1_weights_77_load

]]></Node>
<StgValue><ssdm name="select_ln91_13"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:134  %l1_weights_14_load = load i7* %l1_weights_14_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_14_load"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:135  %sext_ln91_30 = sext i7 %l1_weights_14_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_30"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:136  %l1_weights_78_load = load i8* %l1_weights_78_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_78_load"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:137  %select_ln91_14 = select i1 %icmp_ln91_14, i8 %sext_ln91_30, i8 %l1_weights_78_load

]]></Node>
<StgValue><ssdm name="select_ln91_14"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:144  %l1_weights_15_load = load i8* %l1_weights_15_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_15_load"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:145  %l1_weights_79_load = load i8* %l1_weights_79_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_79_load"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:146  %select_ln91_15 = select i1 %icmp_ln91_15, i8 %l1_weights_15_load, i8 %l1_weights_79_load

]]></Node>
<StgValue><ssdm name="select_ln91_15"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:153  %l1_weights_16_load = load i8* %l1_weights_16_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_16_load"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:154  %l1_weights_80_load = load i8* %l1_weights_80_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_80_load"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:155  %select_ln91_16 = select i1 %icmp_ln91_16, i8 %l1_weights_16_load, i8 %l1_weights_80_load

]]></Node>
<StgValue><ssdm name="select_ln91_16"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:162  %l1_weights_17_load = load i8* %l1_weights_17_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_17_load"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:163  %l1_weights_81_load = load i8* %l1_weights_81_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_81_load"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:164  %select_ln91_17 = select i1 %icmp_ln91_17, i8 %l1_weights_17_load, i8 %l1_weights_81_load

]]></Node>
<StgValue><ssdm name="select_ln91_17"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:171  %l1_weights_18_load = load i8* %l1_weights_18_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_18_load"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="6" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:172  %l1_weights_82_load = load i6* %l1_weights_82_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_82_load"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="6">
<![CDATA[
l1_mat_mul_outer_end:173  %sext_ln91_39 = sext i6 %l1_weights_82_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_39"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:174  %select_ln91_18 = select i1 %icmp_ln91_18, i8 %l1_weights_18_load, i8 %sext_ln91_39

]]></Node>
<StgValue><ssdm name="select_ln91_18"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:181  %l1_weights_19_load = load i7* %l1_weights_19_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_19_load"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:182  %sext_ln91_42 = sext i7 %l1_weights_19_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_42"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:183  %l1_weights_83_load = load i8* %l1_weights_83_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_83_load"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:184  %select_ln91_19 = select i1 %icmp_ln91_19, i8 %sext_ln91_42, i8 %l1_weights_83_load

]]></Node>
<StgValue><ssdm name="select_ln91_19"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:191  %l1_weights_20_load = load i8* %l1_weights_20_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_20_load"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:192  %l1_weights_84_load = load i8* %l1_weights_84_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_84_load"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:193  %select_ln91_20 = select i1 %icmp_ln91_20, i8 %l1_weights_20_load, i8 %l1_weights_84_load

]]></Node>
<StgValue><ssdm name="select_ln91_20"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:200  %l1_weights_21_load = load i8* %l1_weights_21_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_21_load"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:201  %l1_weights_85_load = load i8* %l1_weights_85_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_85_load"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:202  %select_ln91_21 = select i1 %icmp_ln91_21, i8 %l1_weights_21_load, i8 %l1_weights_85_load

]]></Node>
<StgValue><ssdm name="select_ln91_21"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:209  %l1_weights_22_load = load i8* %l1_weights_22_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_22_load"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:210  %l1_weights_86_load = load i8* %l1_weights_86_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_86_load"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:211  %select_ln91_22 = select i1 %icmp_ln91_22, i8 %l1_weights_22_load, i8 %l1_weights_86_load

]]></Node>
<StgValue><ssdm name="select_ln91_22"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:218  %l1_weights_23_load = load i7* %l1_weights_23_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_23_load"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:219  %l1_weights_87_load = load i7* %l1_weights_87_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_87_load"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l1_mat_mul_outer_end:220  %select_ln91_23 = select i1 %icmp_ln91_23, i7 %l1_weights_23_load, i7 %l1_weights_87_load

]]></Node>
<StgValue><ssdm name="select_ln91_23"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:227  %l1_weights_24_load = load i8* %l1_weights_24_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_24_load"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:228  %l1_weights_88_load = load i7* %l1_weights_88_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_88_load"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:229  %sext_ln91_53 = sext i7 %l1_weights_88_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_53"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:230  %select_ln91_24 = select i1 %icmp_ln91_24, i8 %l1_weights_24_load, i8 %sext_ln91_53

]]></Node>
<StgValue><ssdm name="select_ln91_24"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:237  %l1_weights_25_load = load i8* %l1_weights_25_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_25_load"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:238  %l1_weights_89_load = load i8* %l1_weights_89_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_89_load"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:239  %select_ln91_25 = select i1 %icmp_ln91_25, i8 %l1_weights_25_load, i8 %l1_weights_89_load

]]></Node>
<StgValue><ssdm name="select_ln91_25"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:246  %l1_weights_26_load = load i8* %l1_weights_26_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_26_load"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:247  %l1_weights_90_load = load i7* %l1_weights_90_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_90_load"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:248  %sext_ln91_58 = sext i7 %l1_weights_90_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_58"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:249  %select_ln91_26 = select i1 %icmp_ln91_26, i8 %l1_weights_26_load, i8 %sext_ln91_58

]]></Node>
<StgValue><ssdm name="select_ln91_26"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:256  %l1_weights_27_load = load i8* %l1_weights_27_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_27_load"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:257  %l1_weights_91_load = load i8* %l1_weights_91_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_91_load"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:258  %select_ln91_27 = select i1 %icmp_ln91_27, i8 %l1_weights_27_load, i8 %l1_weights_91_load

]]></Node>
<StgValue><ssdm name="select_ln91_27"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:265  %l1_weights_28_load = load i8* %l1_weights_28_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_28_load"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:266  %l1_weights_92_load = load i7* %l1_weights_92_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_92_load"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:267  %sext_ln91_63 = sext i7 %l1_weights_92_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_63"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:268  %select_ln91_28 = select i1 %icmp_ln91_28, i8 %l1_weights_28_load, i8 %sext_ln91_63

]]></Node>
<StgValue><ssdm name="select_ln91_28"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:275  %l1_weights_29_load = load i8* %l1_weights_29_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_29_load"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:276  %l1_weights_93_load = load i7* %l1_weights_93_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_93_load"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:277  %sext_ln91_66 = sext i7 %l1_weights_93_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_66"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:278  %select_ln91_29 = select i1 %icmp_ln91_29, i8 %l1_weights_29_load, i8 %sext_ln91_66

]]></Node>
<StgValue><ssdm name="select_ln91_29"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:285  %l1_weights_30_load = load i8* %l1_weights_30_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_30_load"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:286  %l1_weights_94_load = load i8* %l1_weights_94_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_94_load"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:287  %select_ln91_30 = select i1 %icmp_ln91_30, i8 %l1_weights_30_load, i8 %l1_weights_94_load

]]></Node>
<StgValue><ssdm name="select_ln91_30"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:294  %l1_weights_31_load = load i8* %l1_weights_31_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_31_load"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:295  %l1_weights_95_load = load i8* %l1_weights_95_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_95_load"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:296  %select_ln91_31 = select i1 %icmp_ln91_31, i8 %l1_weights_31_load, i8 %l1_weights_95_load

]]></Node>
<StgValue><ssdm name="select_ln91_31"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:303  %l1_weights_32_load = load i8* %l1_weights_32_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_32_load"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:304  %l1_weights_96_load = load i7* %l1_weights_96_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_96_load"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:305  %sext_ln91_73 = sext i7 %l1_weights_96_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_73"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:306  %select_ln91_32 = select i1 %icmp_ln91_32, i8 %l1_weights_32_load, i8 %sext_ln91_73

]]></Node>
<StgValue><ssdm name="select_ln91_32"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:313  %l1_weights_33_load = load i8* %l1_weights_33_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_33_load"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:314  %l1_weights_97_load = load i8* %l1_weights_97_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_97_load"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:315  %select_ln91_33 = select i1 %icmp_ln91_33, i8 %l1_weights_33_load, i8 %l1_weights_97_load

]]></Node>
<StgValue><ssdm name="select_ln91_33"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:322  %l1_weights_34_load = load i8* %l1_weights_34_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_34_load"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:323  %l1_weights_98_load = load i8* %l1_weights_98_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_98_load"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:324  %select_ln91_34 = select i1 %icmp_ln91_34, i8 %l1_weights_34_load, i8 %l1_weights_98_load

]]></Node>
<StgValue><ssdm name="select_ln91_34"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:331  %l1_weights_35_load = load i7* %l1_weights_35_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_35_load"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:332  %sext_ln91_80 = sext i7 %l1_weights_35_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_80"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:333  %l1_weights_99_load = load i8* %l1_weights_99_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_99_load"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:334  %select_ln91_35 = select i1 %icmp_ln91_35, i8 %sext_ln91_80, i8 %l1_weights_99_load

]]></Node>
<StgValue><ssdm name="select_ln91_35"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:341  %l1_weights_36_load = load i8* %l1_weights_36_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_36_load"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:342  %l1_weights_152_load = load i8* %l1_weights_152_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_152_load"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:343  %select_ln91_36 = select i1 %icmp_ln91_36, i8 %l1_weights_36_load, i8 %l1_weights_152_load

]]></Node>
<StgValue><ssdm name="select_ln91_36"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:350  %l1_weights_37_load = load i8* %l1_weights_37_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_37_load"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:351  %l1_weights_151_load = load i8* %l1_weights_151_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_151_load"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:352  %select_ln91_37 = select i1 %icmp_ln91_37, i8 %l1_weights_37_load, i8 %l1_weights_151_load

]]></Node>
<StgValue><ssdm name="select_ln91_37"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:359  %l1_weights_38_load = load i8* %l1_weights_38_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_38_load"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:360  %l1_weights_150_load = load i8* %l1_weights_150_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_150_load"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:361  %select_ln91_38 = select i1 %icmp_ln91_38, i8 %l1_weights_38_load, i8 %l1_weights_150_load

]]></Node>
<StgValue><ssdm name="select_ln91_38"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:368  %l1_weights_39_load = load i8* %l1_weights_39_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_39_load"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:369  %l1_weights_149_load = load i8* %l1_weights_149_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_149_load"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:370  %select_ln91_39 = select i1 %icmp_ln91_39, i8 %l1_weights_39_load, i8 %l1_weights_149_load

]]></Node>
<StgValue><ssdm name="select_ln91_39"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:377  %l1_weights_40_load = load i8* %l1_weights_40_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_40_load"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:378  %l1_weights_148_load = load i8* %l1_weights_148_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_148_load"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:379  %select_ln91_40 = select i1 %icmp_ln91_40, i8 %l1_weights_40_load, i8 %l1_weights_148_load

]]></Node>
<StgValue><ssdm name="select_ln91_40"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:386  %l1_weights_41_load = load i7* %l1_weights_41_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_41_load"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:387  %sext_ln91_93 = sext i7 %l1_weights_41_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_93"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:388  %l1_weights_147_load = load i8* %l1_weights_147_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_147_load"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:389  %select_ln91_41 = select i1 %icmp_ln91_41, i8 %sext_ln91_93, i8 %l1_weights_147_load

]]></Node>
<StgValue><ssdm name="select_ln91_41"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:396  %l1_weights_42_load = load i8* %l1_weights_42_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_42_load"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:397  %l1_weights_146_load = load i8* %l1_weights_146_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_146_load"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:398  %select_ln91_42 = select i1 %icmp_ln91_42, i8 %l1_weights_42_load, i8 %l1_weights_146_load

]]></Node>
<StgValue><ssdm name="select_ln91_42"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:405  %l1_weights_43_load = load i7* %l1_weights_43_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_43_load"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:406  %sext_ln91_98 = sext i7 %l1_weights_43_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_98"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:407  %l1_weights_145_load = load i8* %l1_weights_145_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_145_load"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:408  %select_ln91_43 = select i1 %icmp_ln91_43, i8 %sext_ln91_98, i8 %l1_weights_145_load

]]></Node>
<StgValue><ssdm name="select_ln91_43"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:415  %l1_weights_44_load = load i8* %l1_weights_44_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_44_load"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:416  %l1_weights_144_load = load i8* %l1_weights_144_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_144_load"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:417  %select_ln91_44 = select i1 %icmp_ln91_44, i8 %l1_weights_44_load, i8 %l1_weights_144_load

]]></Node>
<StgValue><ssdm name="select_ln91_44"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:424  %l1_weights_45_load = load i7* %l1_weights_45_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_45_load"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:425  %l1_weights_143_load = load i7* %l1_weights_143_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_143_load"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l1_mat_mul_outer_end:426  %select_ln91_45 = select i1 %icmp_ln91_45, i7 %l1_weights_45_load, i7 %l1_weights_143_load

]]></Node>
<StgValue><ssdm name="select_ln91_45"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:433  %l1_weights_46_load = load i8* %l1_weights_46_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_46_load"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:434  %l1_weights_142_load = load i8* %l1_weights_142_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_142_load"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:435  %select_ln91_46 = select i1 %icmp_ln91_46, i8 %l1_weights_46_load, i8 %l1_weights_142_load

]]></Node>
<StgValue><ssdm name="select_ln91_46"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:442  %l1_weights_47_load = load i8* %l1_weights_47_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_47_load"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:443  %l1_weights_141_load = load i7* %l1_weights_141_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_141_load"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:444  %sext_ln91_107 = sext i7 %l1_weights_141_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_107"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:445  %select_ln91_47 = select i1 %icmp_ln91_47, i8 %l1_weights_47_load, i8 %sext_ln91_107

]]></Node>
<StgValue><ssdm name="select_ln91_47"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:452  %l1_weights_48_load = load i8* %l1_weights_48_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_48_load"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:453  %l1_weights_140_load = load i8* %l1_weights_140_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_140_load"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:454  %select_ln91_48 = select i1 %icmp_ln91_48, i8 %l1_weights_48_load, i8 %l1_weights_140_load

]]></Node>
<StgValue><ssdm name="select_ln91_48"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:461  %l1_weights_49_load = load i8* %l1_weights_49_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_49_load"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:462  %l1_weights_139_load = load i7* %l1_weights_139_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_139_load"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:463  %sext_ln91_112 = sext i7 %l1_weights_139_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_112"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:464  %select_ln91_49 = select i1 %icmp_ln91_49, i8 %l1_weights_49_load, i8 %sext_ln91_112

]]></Node>
<StgValue><ssdm name="select_ln91_49"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:471  %l1_weights_50_load = load i8* %l1_weights_50_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_50_load"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:472  %l1_weights_138_load = load i8* %l1_weights_138_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_138_load"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:473  %select_ln91_50 = select i1 %icmp_ln91_50, i8 %l1_weights_50_load, i8 %l1_weights_138_load

]]></Node>
<StgValue><ssdm name="select_ln91_50"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:480  %l1_weights_51_load = load i8* %l1_weights_51_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_51_load"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:481  %l1_weights_137_load = load i8* %l1_weights_137_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_137_load"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:482  %select_ln91_51 = select i1 %icmp_ln91_51, i8 %l1_weights_51_load, i8 %l1_weights_137_load

]]></Node>
<StgValue><ssdm name="select_ln91_51"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:489  %l1_weights_52_load = load i8* %l1_weights_52_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_52_load"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:490  %l1_weights_136_load = load i8* %l1_weights_136_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_136_load"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:491  %select_ln91_52 = select i1 %icmp_ln91_52, i8 %l1_weights_52_load, i8 %l1_weights_136_load

]]></Node>
<StgValue><ssdm name="select_ln91_52"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:498  %l1_weights_53_load = load i8* %l1_weights_53_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_53_load"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:499  %l1_weights_135_load = load i7* %l1_weights_135_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_135_load"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:500  %sext_ln91_121 = sext i7 %l1_weights_135_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_121"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:501  %select_ln91_53 = select i1 %icmp_ln91_53, i8 %l1_weights_53_load, i8 %sext_ln91_121

]]></Node>
<StgValue><ssdm name="select_ln91_53"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:508  %l1_weights_54_load = load i8* %l1_weights_54_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_54_load"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:509  %l1_weights_134_load = load i7* %l1_weights_134_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_134_load"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:510  %sext_ln91_124 = sext i7 %l1_weights_134_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_124"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:511  %select_ln91_54 = select i1 %icmp_ln91_54, i8 %l1_weights_54_load, i8 %sext_ln91_124

]]></Node>
<StgValue><ssdm name="select_ln91_54"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:518  %l1_weights_55_load = load i8* %l1_weights_55_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_55_load"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:519  %l1_weights_133_load = load i8* %l1_weights_133_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_133_load"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:520  %select_ln91_55 = select i1 %icmp_ln91_55, i8 %l1_weights_55_load, i8 %l1_weights_133_load

]]></Node>
<StgValue><ssdm name="select_ln91_55"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:527  %l1_weights_56_load = load i8* %l1_weights_56_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_56_load"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:528  %l1_weights_132_load = load i8* %l1_weights_132_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_132_load"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:529  %select_ln91_56 = select i1 %icmp_ln91_56, i8 %l1_weights_56_load, i8 %l1_weights_132_load

]]></Node>
<StgValue><ssdm name="select_ln91_56"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:536  %l1_weights_57_load = load i8* %l1_weights_57_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_57_load"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:537  %l1_weights_131_load = load i8* %l1_weights_131_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_131_load"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:538  %select_ln91_57 = select i1 %icmp_ln91_57, i8 %l1_weights_57_load, i8 %l1_weights_131_load

]]></Node>
<StgValue><ssdm name="select_ln91_57"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:545  %l1_weights_58_load = load i8* %l1_weights_58_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_58_load"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:546  %l1_weights_130_load = load i8* %l1_weights_130_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_130_load"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:547  %select_ln91_58 = select i1 %icmp_ln91_58, i8 %l1_weights_58_load, i8 %l1_weights_130_load

]]></Node>
<StgValue><ssdm name="select_ln91_58"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:554  %l1_weights_59_load = load i8* %l1_weights_59_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_59_load"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:555  %l1_weights_129_load = load i8* %l1_weights_129_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_129_load"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:556  %select_ln91_59 = select i1 %icmp_ln91_59, i8 %l1_weights_59_load, i8 %l1_weights_129_load

]]></Node>
<StgValue><ssdm name="select_ln91_59"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:563  %l1_weights_60_load = load i7* %l1_weights_60_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_60_load"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:564  %l1_weights_128_load = load i7* %l1_weights_128_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_128_load"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l1_mat_mul_outer_end:565  %select_ln91_60 = select i1 %icmp_ln91_60, i7 %l1_weights_60_load, i7 %l1_weights_128_load

]]></Node>
<StgValue><ssdm name="select_ln91_60"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:572  %l1_weights_61_load = load i7* %l1_weights_61_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_61_load"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:573  %sext_ln91_139 = sext i7 %l1_weights_61_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_139"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:574  %l1_weights_127_load = load i8* %l1_weights_127_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_127_load"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:575  %select_ln91_61 = select i1 %icmp_ln91_61, i8 %sext_ln91_139, i8 %l1_weights_127_load

]]></Node>
<StgValue><ssdm name="select_ln91_61"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:582  %l1_weights_62_load = load i8* %l1_weights_62_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_62_load"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="7" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:583  %l1_weights_126_load = load i7* %l1_weights_126_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_126_load"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:584  %sext_ln91_142 = sext i7 %l1_weights_126_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln91_142"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:585  %select_ln91_62 = select i1 %icmp_ln91_62, i8 %l1_weights_62_load, i8 %sext_ln91_142

]]></Node>
<StgValue><ssdm name="select_ln91_62"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:592  %l1_weights_63_load = load i8* %l1_weights_63_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_63_load"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="icmp_ln91_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="10">
<![CDATA[
l1_mat_mul_outer_end:593  %l1_weights_load = load i8* %l1_weights_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_load"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l1_mat_mul_outer_end:594  %select_ln91_63 = select i1 %icmp_ln91_63, i8 %l1_weights_63_load, i8 %l1_weights_load

]]></Node>
<StgValue><ssdm name="select_ln91_63"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:0  %l1_out_buffer_63_366 = phi i32 [ %l1_out_buffer_63_1, %.preheader4.preheader ], [ %l1_out_buffer_63, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63_366"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:1  %l1_out_buffer_62_365 = phi i32 [ %l1_out_buffer_62_1, %.preheader4.preheader ], [ %l1_out_buffer_62, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62_365"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:2  %l1_out_buffer_61_364 = phi i32 [ %l1_out_buffer_61_1, %.preheader4.preheader ], [ %l1_out_buffer_61, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61_364"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:3  %l1_out_buffer_60_363 = phi i32 [ %l1_out_buffer_60_1, %.preheader4.preheader ], [ %l1_out_buffer_60, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60_363"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:4  %l1_out_buffer_59_362 = phi i32 [ %l1_out_buffer_59_1, %.preheader4.preheader ], [ %l1_out_buffer_59, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59_362"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:5  %l1_out_buffer_58_361 = phi i32 [ %l1_out_buffer_58_1, %.preheader4.preheader ], [ %l1_out_buffer_58, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58_361"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:6  %l1_out_buffer_57_360 = phi i32 [ %l1_out_buffer_57_1, %.preheader4.preheader ], [ %l1_out_buffer_57, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57_360"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:7  %l1_out_buffer_56_359 = phi i32 [ %l1_out_buffer_56_1, %.preheader4.preheader ], [ %l1_out_buffer_56, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56_359"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:8  %l1_out_buffer_55_358 = phi i32 [ %l1_out_buffer_55_1, %.preheader4.preheader ], [ %l1_out_buffer_55, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55_358"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:9  %l1_out_buffer_54_357 = phi i32 [ %l1_out_buffer_54_1, %.preheader4.preheader ], [ %l1_out_buffer_54, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54_357"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:10  %l1_out_buffer_53_356 = phi i32 [ %l1_out_buffer_53_1, %.preheader4.preheader ], [ %l1_out_buffer_53, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53_356"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:11  %l1_out_buffer_52_355 = phi i32 [ %l1_out_buffer_52_1, %.preheader4.preheader ], [ %l1_out_buffer_52, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52_355"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:12  %l1_out_buffer_51_354 = phi i32 [ %l1_out_buffer_51_1, %.preheader4.preheader ], [ %l1_out_buffer_51, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51_354"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:13  %l1_out_buffer_50_353 = phi i32 [ %l1_out_buffer_50_1, %.preheader4.preheader ], [ %l1_out_buffer_50, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50_353"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:14  %l1_out_buffer_49_352 = phi i32 [ %l1_out_buffer_49_1, %.preheader4.preheader ], [ %l1_out_buffer_49, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49_352"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:15  %l1_out_buffer_48_351 = phi i32 [ %l1_out_buffer_48_1, %.preheader4.preheader ], [ %l1_out_buffer_48, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48_351"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:16  %l1_out_buffer_47_350 = phi i32 [ %l1_out_buffer_47_1, %.preheader4.preheader ], [ %l1_out_buffer_47, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47_350"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:17  %l1_out_buffer_46_349 = phi i32 [ %l1_out_buffer_46_1, %.preheader4.preheader ], [ %l1_out_buffer_46, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46_349"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:18  %l1_out_buffer_45_348 = phi i32 [ %l1_out_buffer_45_1, %.preheader4.preheader ], [ %l1_out_buffer_45, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45_348"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:19  %l1_out_buffer_44_347 = phi i32 [ %l1_out_buffer_44_1, %.preheader4.preheader ], [ %l1_out_buffer_44, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44_347"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:20  %l1_out_buffer_43_346 = phi i32 [ %l1_out_buffer_43_1, %.preheader4.preheader ], [ %l1_out_buffer_43, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43_346"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:21  %l1_out_buffer_42_345 = phi i32 [ %l1_out_buffer_42_1, %.preheader4.preheader ], [ %l1_out_buffer_42, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42_345"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:22  %l1_out_buffer_41_344 = phi i32 [ %l1_out_buffer_41_1, %.preheader4.preheader ], [ %l1_out_buffer_41, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41_344"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:23  %l1_out_buffer_40_343 = phi i32 [ %l1_out_buffer_40_1, %.preheader4.preheader ], [ %l1_out_buffer_40, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40_343"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:24  %l1_out_buffer_39_342 = phi i32 [ %l1_out_buffer_39_1, %.preheader4.preheader ], [ %l1_out_buffer_39, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39_342"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:25  %l1_out_buffer_38_341 = phi i32 [ %l1_out_buffer_38_1, %.preheader4.preheader ], [ %l1_out_buffer_38, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38_341"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:26  %l1_out_buffer_37_340 = phi i32 [ %l1_out_buffer_37_1, %.preheader4.preheader ], [ %l1_out_buffer_37, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37_340"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:27  %l1_out_buffer_36_339 = phi i32 [ %l1_out_buffer_36_1, %.preheader4.preheader ], [ %l1_out_buffer_36, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36_339"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:28  %l1_out_buffer_35_338 = phi i32 [ %l1_out_buffer_35_1, %.preheader4.preheader ], [ %l1_out_buffer_35, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35_338"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:29  %l1_out_buffer_34_337 = phi i32 [ %l1_out_buffer_34_1, %.preheader4.preheader ], [ %l1_out_buffer_34, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34_337"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:30  %l1_out_buffer_33_336 = phi i32 [ %l1_out_buffer_33_1, %.preheader4.preheader ], [ %l1_out_buffer_33, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33_336"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:31  %l1_out_buffer_32_335 = phi i32 [ %l1_out_buffer_32_1, %.preheader4.preheader ], [ %l1_out_buffer_32, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32_335"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:32  %l1_out_buffer_31_334 = phi i32 [ %l1_out_buffer_31_1, %.preheader4.preheader ], [ %l1_out_buffer_31, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31_334"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:33  %l1_out_buffer_30_333 = phi i32 [ %l1_out_buffer_30_1, %.preheader4.preheader ], [ %l1_out_buffer_30, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30_333"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:34  %l1_out_buffer_29_332 = phi i32 [ %l1_out_buffer_29_1, %.preheader4.preheader ], [ %l1_out_buffer_29, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29_332"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:35  %l1_out_buffer_28_331 = phi i32 [ %l1_out_buffer_28_1, %.preheader4.preheader ], [ %l1_out_buffer_28, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28_331"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:36  %l1_out_buffer_27_330 = phi i32 [ %l1_out_buffer_27_1, %.preheader4.preheader ], [ %l1_out_buffer_27, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27_330"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:37  %l1_out_buffer_26_329 = phi i32 [ %l1_out_buffer_26_1, %.preheader4.preheader ], [ %l1_out_buffer_26, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26_329"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:38  %l1_out_buffer_25_328 = phi i32 [ %l1_out_buffer_25_1, %.preheader4.preheader ], [ %l1_out_buffer_25, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25_328"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:39  %l1_out_buffer_24_327 = phi i32 [ %l1_out_buffer_24_1, %.preheader4.preheader ], [ %l1_out_buffer_24, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24_327"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:40  %l1_out_buffer_23_326 = phi i32 [ %l1_out_buffer_23_1, %.preheader4.preheader ], [ %l1_out_buffer_23, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23_326"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:41  %l1_out_buffer_22_325 = phi i32 [ %l1_out_buffer_22_1, %.preheader4.preheader ], [ %l1_out_buffer_22, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22_325"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:42  %l1_out_buffer_21_324 = phi i32 [ %l1_out_buffer_21_1, %.preheader4.preheader ], [ %l1_out_buffer_21, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21_324"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:43  %l1_out_buffer_20_323 = phi i32 [ %l1_out_buffer_20_1, %.preheader4.preheader ], [ %l1_out_buffer_20, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20_323"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:44  %l1_out_buffer_19_322 = phi i32 [ %l1_out_buffer_19_1, %.preheader4.preheader ], [ %l1_out_buffer_19, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19_322"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:45  %l1_out_buffer_18_321 = phi i32 [ %l1_out_buffer_18_1, %.preheader4.preheader ], [ %l1_out_buffer_18, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18_321"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:46  %l1_out_buffer_17_320 = phi i32 [ %l1_out_buffer_17_1, %.preheader4.preheader ], [ %l1_out_buffer_17, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17_320"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:47  %l1_out_buffer_16_319 = phi i32 [ %l1_out_buffer_16_1, %.preheader4.preheader ], [ %l1_out_buffer_16, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16_319"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:48  %l1_out_buffer_15_318 = phi i32 [ %l1_out_buffer_15_1, %.preheader4.preheader ], [ %l1_out_buffer_15, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15_318"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:49  %l1_out_buffer_14_317 = phi i32 [ %l1_out_buffer_14_1, %.preheader4.preheader ], [ %l1_out_buffer_14, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14_317"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:50  %l1_out_buffer_13_316 = phi i32 [ %l1_out_buffer_13_1, %.preheader4.preheader ], [ %l1_out_buffer_13, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13_316"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:51  %l1_out_buffer_12_315 = phi i32 [ %l1_out_buffer_12_1, %.preheader4.preheader ], [ %l1_out_buffer_12, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12_315"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:52  %l1_out_buffer_11_314 = phi i32 [ %l1_out_buffer_11_1, %.preheader4.preheader ], [ %l1_out_buffer_11, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11_314"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:53  %l1_out_buffer_10_313 = phi i32 [ %l1_out_buffer_10_1, %.preheader4.preheader ], [ %l1_out_buffer_10, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10_313"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:54  %l1_out_buffer_9_312 = phi i32 [ %l1_out_buffer_9_1, %.preheader4.preheader ], [ %l1_out_buffer_9, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9_312"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:55  %l1_out_buffer_8_311 = phi i32 [ %l1_out_buffer_8_1, %.preheader4.preheader ], [ %l1_out_buffer_8, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8_311"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:56  %l1_out_buffer_7_310 = phi i32 [ %l1_out_buffer_7_1, %.preheader4.preheader ], [ %l1_out_buffer_7, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7_310"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:57  %l1_out_buffer_6_39 = phi i32 [ %l1_out_buffer_6_1, %.preheader4.preheader ], [ %l1_out_buffer_6, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6_39"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:58  %l1_out_buffer_5_38 = phi i32 [ %l1_out_buffer_5_1, %.preheader4.preheader ], [ %l1_out_buffer_5, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5_38"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:59  %l1_out_buffer_4_37 = phi i32 [ %l1_out_buffer_4_1, %.preheader4.preheader ], [ %l1_out_buffer_4, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4_37"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:60  %l1_out_buffer_3_36 = phi i32 [ %l1_out_buffer_3_1, %.preheader4.preheader ], [ %l1_out_buffer_3, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3_36"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:61  %l1_out_buffer_2_35 = phi i32 [ %l1_out_buffer_2_1, %.preheader4.preheader ], [ %l1_out_buffer_2, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2_35"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:62  %l1_out_buffer_1_34 = phi i32 [ %l1_out_buffer_1_1, %.preheader4.preheader ], [ %l1_out_buffer_1, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1_34"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:63  %l1_out_buffer_0_31 = phi i32 [ %l1_out_buffer_0_1, %.preheader4.preheader ], [ %l1_out_buffer_0_4, %l1_mat_mul_outer_end ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_31"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:66  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:68  br i1 %icmp_ln83, label %.preheader.preheader, label %l1_mat_mul_outer_begin

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
l1_mat_mul_outer_end:0  %input = phi i8 [ %tmp, %branch8193 ], [ %tmp_22, %branch8192 ]

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:2  %zext_ln91_1 = zext i8 %input to i16

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="15" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:3  %zext_ln91_2 = zext i8 %input to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:9  %sext_ln91 = sext i8 %select_ln91 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:10  %mul_ln91 = mul i16 %zext_ln91_1, %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:11  %sext_ln91_1 = sext i16 %mul_ln91 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:12  %l1_out_buffer_0_4 = add nsw i32 %sext_ln91_1, %l1_out_buffer_0_31

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_4"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="15" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:18  %sext_ln91_2 = sext i7 %select_ln91_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_2"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l1_mat_mul_outer_end:19  %mul_ln91_1 = mul i15 %zext_ln91_2, %sext_ln91_2

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="15">
<![CDATA[
l1_mat_mul_outer_end:20  %sext_ln91_3 = sext i15 %mul_ln91_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_3"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:21  %l1_out_buffer_1 = add nsw i32 %sext_ln91_3, %l1_out_buffer_1_34

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:27  %sext_ln91_4 = sext i8 %select_ln91_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_4"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:28  %mul_ln91_2 = mul i16 %zext_ln91_1, %sext_ln91_4

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:29  %sext_ln91_5 = sext i16 %mul_ln91_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_5"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:30  %l1_out_buffer_2 = add nsw i32 %sext_ln91_5, %l1_out_buffer_2_35

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="15" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:36  %sext_ln91_6 = sext i7 %select_ln91_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_6"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l1_mat_mul_outer_end:37  %mul_ln91_3 = mul i15 %zext_ln91_2, %sext_ln91_6

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="15">
<![CDATA[
l1_mat_mul_outer_end:38  %sext_ln91_7 = sext i15 %mul_ln91_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_7"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:39  %l1_out_buffer_3 = add nsw i32 %sext_ln91_7, %l1_out_buffer_3_36

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:45  %sext_ln91_8 = sext i8 %select_ln91_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_8"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:46  %mul_ln91_4 = mul i16 %zext_ln91_1, %sext_ln91_8

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:47  %sext_ln91_9 = sext i16 %mul_ln91_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_9"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:48  %l1_out_buffer_4 = add nsw i32 %sext_ln91_9, %l1_out_buffer_4_37

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:54  %sext_ln91_10 = sext i8 %select_ln91_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_10"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:55  %mul_ln91_5 = mul i16 %zext_ln91_1, %sext_ln91_10

]]></Node>
<StgValue><ssdm name="mul_ln91_5"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:56  %sext_ln91_11 = sext i16 %mul_ln91_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_11"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:57  %l1_out_buffer_5 = add nsw i32 %sext_ln91_11, %l1_out_buffer_5_38

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:63  %sext_ln91_12 = sext i8 %select_ln91_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_12"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:64  %mul_ln91_6 = mul i16 %zext_ln91_1, %sext_ln91_12

]]></Node>
<StgValue><ssdm name="mul_ln91_6"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:65  %sext_ln91_13 = sext i16 %mul_ln91_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_13"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:66  %l1_out_buffer_6 = add nsw i32 %sext_ln91_13, %l1_out_buffer_6_39

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:73  %sext_ln91_15 = sext i8 %select_ln91_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_15"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:74  %mul_ln91_7 = mul i16 %zext_ln91_1, %sext_ln91_15

]]></Node>
<StgValue><ssdm name="mul_ln91_7"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:75  %sext_ln91_16 = sext i16 %mul_ln91_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_16"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:76  %l1_out_buffer_7 = add nsw i32 %sext_ln91_16, %l1_out_buffer_7_310

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:83  %sext_ln91_18 = sext i8 %select_ln91_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_18"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:84  %mul_ln91_8 = mul i16 %zext_ln91_1, %sext_ln91_18

]]></Node>
<StgValue><ssdm name="mul_ln91_8"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:85  %sext_ln91_19 = sext i16 %mul_ln91_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_19"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:86  %l1_out_buffer_8 = add nsw i32 %sext_ln91_19, %l1_out_buffer_8_311

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:92  %sext_ln91_20 = sext i8 %select_ln91_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_20"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:93  %mul_ln91_9 = mul i16 %zext_ln91_1, %sext_ln91_20

]]></Node>
<StgValue><ssdm name="mul_ln91_9"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:94  %sext_ln91_21 = sext i16 %mul_ln91_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_21"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:95  %l1_out_buffer_9 = add nsw i32 %sext_ln91_21, %l1_out_buffer_9_312

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:101  %sext_ln91_22 = sext i8 %select_ln91_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_22"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:102  %mul_ln91_10 = mul i16 %zext_ln91_1, %sext_ln91_22

]]></Node>
<StgValue><ssdm name="mul_ln91_10"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:103  %sext_ln91_23 = sext i16 %mul_ln91_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_23"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:104  %l1_out_buffer_10 = add nsw i32 %sext_ln91_23, %l1_out_buffer_10_313

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="15" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:110  %sext_ln91_24 = sext i7 %select_ln91_11 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_24"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l1_mat_mul_outer_end:111  %mul_ln91_11 = mul i15 %zext_ln91_2, %sext_ln91_24

]]></Node>
<StgValue><ssdm name="mul_ln91_11"/></StgValue>
</operation>

<operation id="1019" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="15">
<![CDATA[
l1_mat_mul_outer_end:112  %sext_ln91_25 = sext i15 %mul_ln91_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_25"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:113  %l1_out_buffer_11 = add nsw i32 %sext_ln91_25, %l1_out_buffer_11_314

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:119  %sext_ln91_26 = sext i8 %select_ln91_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_26"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:120  %mul_ln91_12 = mul i16 %zext_ln91_1, %sext_ln91_26

]]></Node>
<StgValue><ssdm name="mul_ln91_12"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:121  %sext_ln91_27 = sext i16 %mul_ln91_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_27"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:122  %l1_out_buffer_12 = add nsw i32 %sext_ln91_27, %l1_out_buffer_12_315

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:128  %sext_ln91_28 = sext i8 %select_ln91_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_28"/></StgValue>
</operation>

<operation id="1026" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:129  %mul_ln91_13 = mul i16 %zext_ln91_1, %sext_ln91_28

]]></Node>
<StgValue><ssdm name="mul_ln91_13"/></StgValue>
</operation>

<operation id="1027" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:130  %sext_ln91_29 = sext i16 %mul_ln91_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_29"/></StgValue>
</operation>

<operation id="1028" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:131  %l1_out_buffer_13 = add nsw i32 %sext_ln91_29, %l1_out_buffer_13_316

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13"/></StgValue>
</operation>

<operation id="1029" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:138  %sext_ln91_31 = sext i8 %select_ln91_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_31"/></StgValue>
</operation>

<operation id="1030" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:139  %mul_ln91_14 = mul i16 %zext_ln91_1, %sext_ln91_31

]]></Node>
<StgValue><ssdm name="mul_ln91_14"/></StgValue>
</operation>

<operation id="1031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:140  %sext_ln91_32 = sext i16 %mul_ln91_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_32"/></StgValue>
</operation>

<operation id="1032" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:141  %l1_out_buffer_14 = add nsw i32 %sext_ln91_32, %l1_out_buffer_14_317

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14"/></StgValue>
</operation>

<operation id="1033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:147  %sext_ln91_33 = sext i8 %select_ln91_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_33"/></StgValue>
</operation>

<operation id="1034" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:148  %mul_ln91_15 = mul i16 %zext_ln91_1, %sext_ln91_33

]]></Node>
<StgValue><ssdm name="mul_ln91_15"/></StgValue>
</operation>

<operation id="1035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:149  %sext_ln91_34 = sext i16 %mul_ln91_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_34"/></StgValue>
</operation>

<operation id="1036" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:150  %l1_out_buffer_15 = add nsw i32 %sext_ln91_34, %l1_out_buffer_15_318

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15"/></StgValue>
</operation>

<operation id="1037" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:156  %sext_ln91_35 = sext i8 %select_ln91_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_35"/></StgValue>
</operation>

<operation id="1038" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:157  %mul_ln91_16 = mul i16 %zext_ln91_1, %sext_ln91_35

]]></Node>
<StgValue><ssdm name="mul_ln91_16"/></StgValue>
</operation>

<operation id="1039" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:158  %sext_ln91_36 = sext i16 %mul_ln91_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_36"/></StgValue>
</operation>

<operation id="1040" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:159  %l1_out_buffer_16 = add nsw i32 %sext_ln91_36, %l1_out_buffer_16_319

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16"/></StgValue>
</operation>

<operation id="1041" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:165  %sext_ln91_37 = sext i8 %select_ln91_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_37"/></StgValue>
</operation>

<operation id="1042" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:166  %mul_ln91_17 = mul i16 %zext_ln91_1, %sext_ln91_37

]]></Node>
<StgValue><ssdm name="mul_ln91_17"/></StgValue>
</operation>

<operation id="1043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:167  %sext_ln91_38 = sext i16 %mul_ln91_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_38"/></StgValue>
</operation>

<operation id="1044" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:168  %l1_out_buffer_17 = add nsw i32 %sext_ln91_38, %l1_out_buffer_17_320

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17"/></StgValue>
</operation>

<operation id="1045" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:175  %sext_ln91_40 = sext i8 %select_ln91_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_40"/></StgValue>
</operation>

<operation id="1046" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:176  %mul_ln91_18 = mul i16 %zext_ln91_1, %sext_ln91_40

]]></Node>
<StgValue><ssdm name="mul_ln91_18"/></StgValue>
</operation>

<operation id="1047" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:177  %sext_ln91_41 = sext i16 %mul_ln91_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_41"/></StgValue>
</operation>

<operation id="1048" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:178  %l1_out_buffer_18 = add nsw i32 %sext_ln91_41, %l1_out_buffer_18_321

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18"/></StgValue>
</operation>

<operation id="1049" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:185  %sext_ln91_43 = sext i8 %select_ln91_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_43"/></StgValue>
</operation>

<operation id="1050" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:186  %mul_ln91_19 = mul i16 %zext_ln91_1, %sext_ln91_43

]]></Node>
<StgValue><ssdm name="mul_ln91_19"/></StgValue>
</operation>

<operation id="1051" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:187  %sext_ln91_44 = sext i16 %mul_ln91_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_44"/></StgValue>
</operation>

<operation id="1052" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:188  %l1_out_buffer_19 = add nsw i32 %sext_ln91_44, %l1_out_buffer_19_322

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19"/></StgValue>
</operation>

<operation id="1053" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:194  %sext_ln91_45 = sext i8 %select_ln91_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_45"/></StgValue>
</operation>

<operation id="1054" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:195  %mul_ln91_20 = mul i16 %zext_ln91_1, %sext_ln91_45

]]></Node>
<StgValue><ssdm name="mul_ln91_20"/></StgValue>
</operation>

<operation id="1055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:196  %sext_ln91_46 = sext i16 %mul_ln91_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_46"/></StgValue>
</operation>

<operation id="1056" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:197  %l1_out_buffer_20 = add nsw i32 %sext_ln91_46, %l1_out_buffer_20_323

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20"/></StgValue>
</operation>

<operation id="1057" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:203  %sext_ln91_47 = sext i8 %select_ln91_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_47"/></StgValue>
</operation>

<operation id="1058" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:204  %mul_ln91_21 = mul i16 %zext_ln91_1, %sext_ln91_47

]]></Node>
<StgValue><ssdm name="mul_ln91_21"/></StgValue>
</operation>

<operation id="1059" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:205  %sext_ln91_48 = sext i16 %mul_ln91_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_48"/></StgValue>
</operation>

<operation id="1060" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:206  %l1_out_buffer_21 = add nsw i32 %sext_ln91_48, %l1_out_buffer_21_324

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21"/></StgValue>
</operation>

<operation id="1061" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:212  %sext_ln91_49 = sext i8 %select_ln91_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_49"/></StgValue>
</operation>

<operation id="1062" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:213  %mul_ln91_22 = mul i16 %zext_ln91_1, %sext_ln91_49

]]></Node>
<StgValue><ssdm name="mul_ln91_22"/></StgValue>
</operation>

<operation id="1063" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:214  %sext_ln91_50 = sext i16 %mul_ln91_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_50"/></StgValue>
</operation>

<operation id="1064" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:215  %l1_out_buffer_22 = add nsw i32 %sext_ln91_50, %l1_out_buffer_22_325

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22"/></StgValue>
</operation>

<operation id="1065" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="15" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:221  %sext_ln91_51 = sext i7 %select_ln91_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_51"/></StgValue>
</operation>

<operation id="1066" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l1_mat_mul_outer_end:222  %mul_ln91_23 = mul i15 %zext_ln91_2, %sext_ln91_51

]]></Node>
<StgValue><ssdm name="mul_ln91_23"/></StgValue>
</operation>

<operation id="1067" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="15">
<![CDATA[
l1_mat_mul_outer_end:223  %sext_ln91_52 = sext i15 %mul_ln91_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_52"/></StgValue>
</operation>

<operation id="1068" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:224  %l1_out_buffer_23 = add nsw i32 %sext_ln91_52, %l1_out_buffer_23_326

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23"/></StgValue>
</operation>

<operation id="1069" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:231  %sext_ln91_54 = sext i8 %select_ln91_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_54"/></StgValue>
</operation>

<operation id="1070" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:232  %mul_ln91_24 = mul i16 %zext_ln91_1, %sext_ln91_54

]]></Node>
<StgValue><ssdm name="mul_ln91_24"/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:233  %sext_ln91_55 = sext i16 %mul_ln91_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_55"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:234  %l1_out_buffer_24 = add nsw i32 %sext_ln91_55, %l1_out_buffer_24_327

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:240  %sext_ln91_56 = sext i8 %select_ln91_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_56"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:241  %mul_ln91_25 = mul i16 %zext_ln91_1, %sext_ln91_56

]]></Node>
<StgValue><ssdm name="mul_ln91_25"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:242  %sext_ln91_57 = sext i16 %mul_ln91_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_57"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:243  %l1_out_buffer_25 = add nsw i32 %sext_ln91_57, %l1_out_buffer_25_328

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:250  %sext_ln91_59 = sext i8 %select_ln91_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_59"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:251  %mul_ln91_26 = mul i16 %zext_ln91_1, %sext_ln91_59

]]></Node>
<StgValue><ssdm name="mul_ln91_26"/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:252  %sext_ln91_60 = sext i16 %mul_ln91_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_60"/></StgValue>
</operation>

<operation id="1080" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:253  %l1_out_buffer_26 = add nsw i32 %sext_ln91_60, %l1_out_buffer_26_329

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26"/></StgValue>
</operation>

<operation id="1081" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:259  %sext_ln91_61 = sext i8 %select_ln91_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_61"/></StgValue>
</operation>

<operation id="1082" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:260  %mul_ln91_27 = mul i16 %zext_ln91_1, %sext_ln91_61

]]></Node>
<StgValue><ssdm name="mul_ln91_27"/></StgValue>
</operation>

<operation id="1083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:261  %sext_ln91_62 = sext i16 %mul_ln91_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_62"/></StgValue>
</operation>

<operation id="1084" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:262  %l1_out_buffer_27 = add nsw i32 %sext_ln91_62, %l1_out_buffer_27_330

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27"/></StgValue>
</operation>

<operation id="1085" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:269  %sext_ln91_64 = sext i8 %select_ln91_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_64"/></StgValue>
</operation>

<operation id="1086" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:270  %mul_ln91_28 = mul i16 %zext_ln91_1, %sext_ln91_64

]]></Node>
<StgValue><ssdm name="mul_ln91_28"/></StgValue>
</operation>

<operation id="1087" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:271  %sext_ln91_65 = sext i16 %mul_ln91_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_65"/></StgValue>
</operation>

<operation id="1088" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:272  %l1_out_buffer_28 = add nsw i32 %sext_ln91_65, %l1_out_buffer_28_331

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28"/></StgValue>
</operation>

<operation id="1089" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:279  %sext_ln91_67 = sext i8 %select_ln91_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_67"/></StgValue>
</operation>

<operation id="1090" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:280  %mul_ln91_29 = mul i16 %zext_ln91_1, %sext_ln91_67

]]></Node>
<StgValue><ssdm name="mul_ln91_29"/></StgValue>
</operation>

<operation id="1091" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:281  %sext_ln91_68 = sext i16 %mul_ln91_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_68"/></StgValue>
</operation>

<operation id="1092" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:282  %l1_out_buffer_29 = add nsw i32 %sext_ln91_68, %l1_out_buffer_29_332

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29"/></StgValue>
</operation>

<operation id="1093" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:288  %sext_ln91_69 = sext i8 %select_ln91_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_69"/></StgValue>
</operation>

<operation id="1094" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:289  %mul_ln91_30 = mul i16 %zext_ln91_1, %sext_ln91_69

]]></Node>
<StgValue><ssdm name="mul_ln91_30"/></StgValue>
</operation>

<operation id="1095" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:290  %sext_ln91_70 = sext i16 %mul_ln91_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_70"/></StgValue>
</operation>

<operation id="1096" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:291  %l1_out_buffer_30 = add nsw i32 %sext_ln91_70, %l1_out_buffer_30_333

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30"/></StgValue>
</operation>

<operation id="1097" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:297  %sext_ln91_71 = sext i8 %select_ln91_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_71"/></StgValue>
</operation>

<operation id="1098" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:298  %mul_ln91_31 = mul i16 %zext_ln91_1, %sext_ln91_71

]]></Node>
<StgValue><ssdm name="mul_ln91_31"/></StgValue>
</operation>

<operation id="1099" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:299  %sext_ln91_72 = sext i16 %mul_ln91_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_72"/></StgValue>
</operation>

<operation id="1100" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:300  %l1_out_buffer_31 = add nsw i32 %sext_ln91_72, %l1_out_buffer_31_334

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31"/></StgValue>
</operation>

<operation id="1101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:307  %sext_ln91_74 = sext i8 %select_ln91_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_74"/></StgValue>
</operation>

<operation id="1102" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:308  %mul_ln91_32 = mul i16 %zext_ln91_1, %sext_ln91_74

]]></Node>
<StgValue><ssdm name="mul_ln91_32"/></StgValue>
</operation>

<operation id="1103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:309  %sext_ln91_75 = sext i16 %mul_ln91_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_75"/></StgValue>
</operation>

<operation id="1104" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:310  %l1_out_buffer_32 = add nsw i32 %sext_ln91_75, %l1_out_buffer_32_335

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32"/></StgValue>
</operation>

<operation id="1105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:316  %sext_ln91_76 = sext i8 %select_ln91_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_76"/></StgValue>
</operation>

<operation id="1106" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:317  %mul_ln91_33 = mul i16 %zext_ln91_1, %sext_ln91_76

]]></Node>
<StgValue><ssdm name="mul_ln91_33"/></StgValue>
</operation>

<operation id="1107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:318  %sext_ln91_77 = sext i16 %mul_ln91_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_77"/></StgValue>
</operation>

<operation id="1108" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:319  %l1_out_buffer_33 = add nsw i32 %sext_ln91_77, %l1_out_buffer_33_336

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33"/></StgValue>
</operation>

<operation id="1109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:325  %sext_ln91_78 = sext i8 %select_ln91_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_78"/></StgValue>
</operation>

<operation id="1110" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:326  %mul_ln91_34 = mul i16 %zext_ln91_1, %sext_ln91_78

]]></Node>
<StgValue><ssdm name="mul_ln91_34"/></StgValue>
</operation>

<operation id="1111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:327  %sext_ln91_79 = sext i16 %mul_ln91_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_79"/></StgValue>
</operation>

<operation id="1112" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:328  %l1_out_buffer_34 = add nsw i32 %sext_ln91_79, %l1_out_buffer_34_337

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34"/></StgValue>
</operation>

<operation id="1113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:335  %sext_ln91_81 = sext i8 %select_ln91_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_81"/></StgValue>
</operation>

<operation id="1114" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:336  %mul_ln91_35 = mul i16 %zext_ln91_1, %sext_ln91_81

]]></Node>
<StgValue><ssdm name="mul_ln91_35"/></StgValue>
</operation>

<operation id="1115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:337  %sext_ln91_82 = sext i16 %mul_ln91_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_82"/></StgValue>
</operation>

<operation id="1116" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:338  %l1_out_buffer_35 = add nsw i32 %sext_ln91_82, %l1_out_buffer_35_338

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35"/></StgValue>
</operation>

<operation id="1117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:344  %sext_ln91_83 = sext i8 %select_ln91_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_83"/></StgValue>
</operation>

<operation id="1118" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:345  %mul_ln91_36 = mul i16 %zext_ln91_1, %sext_ln91_83

]]></Node>
<StgValue><ssdm name="mul_ln91_36"/></StgValue>
</operation>

<operation id="1119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:346  %sext_ln91_84 = sext i16 %mul_ln91_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_84"/></StgValue>
</operation>

<operation id="1120" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:347  %l1_out_buffer_36 = add nsw i32 %sext_ln91_84, %l1_out_buffer_36_339

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36"/></StgValue>
</operation>

<operation id="1121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:353  %sext_ln91_85 = sext i8 %select_ln91_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_85"/></StgValue>
</operation>

<operation id="1122" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:354  %mul_ln91_37 = mul i16 %zext_ln91_1, %sext_ln91_85

]]></Node>
<StgValue><ssdm name="mul_ln91_37"/></StgValue>
</operation>

<operation id="1123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:355  %sext_ln91_86 = sext i16 %mul_ln91_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_86"/></StgValue>
</operation>

<operation id="1124" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:356  %l1_out_buffer_37 = add nsw i32 %sext_ln91_86, %l1_out_buffer_37_340

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37"/></StgValue>
</operation>

<operation id="1125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:362  %sext_ln91_87 = sext i8 %select_ln91_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_87"/></StgValue>
</operation>

<operation id="1126" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:363  %mul_ln91_38 = mul i16 %zext_ln91_1, %sext_ln91_87

]]></Node>
<StgValue><ssdm name="mul_ln91_38"/></StgValue>
</operation>

<operation id="1127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:364  %sext_ln91_88 = sext i16 %mul_ln91_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_88"/></StgValue>
</operation>

<operation id="1128" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:365  %l1_out_buffer_38 = add nsw i32 %sext_ln91_88, %l1_out_buffer_38_341

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38"/></StgValue>
</operation>

<operation id="1129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:371  %sext_ln91_89 = sext i8 %select_ln91_39 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_89"/></StgValue>
</operation>

<operation id="1130" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:372  %mul_ln91_39 = mul i16 %zext_ln91_1, %sext_ln91_89

]]></Node>
<StgValue><ssdm name="mul_ln91_39"/></StgValue>
</operation>

<operation id="1131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:373  %sext_ln91_90 = sext i16 %mul_ln91_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_90"/></StgValue>
</operation>

<operation id="1132" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:374  %l1_out_buffer_39 = add nsw i32 %sext_ln91_90, %l1_out_buffer_39_342

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39"/></StgValue>
</operation>

<operation id="1133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:380  %sext_ln91_91 = sext i8 %select_ln91_40 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_91"/></StgValue>
</operation>

<operation id="1134" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:381  %mul_ln91_40 = mul i16 %zext_ln91_1, %sext_ln91_91

]]></Node>
<StgValue><ssdm name="mul_ln91_40"/></StgValue>
</operation>

<operation id="1135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:382  %sext_ln91_92 = sext i16 %mul_ln91_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_92"/></StgValue>
</operation>

<operation id="1136" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:383  %l1_out_buffer_40 = add nsw i32 %sext_ln91_92, %l1_out_buffer_40_343

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40"/></StgValue>
</operation>

<operation id="1137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:390  %sext_ln91_94 = sext i8 %select_ln91_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_94"/></StgValue>
</operation>

<operation id="1138" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:391  %mul_ln91_41 = mul i16 %zext_ln91_1, %sext_ln91_94

]]></Node>
<StgValue><ssdm name="mul_ln91_41"/></StgValue>
</operation>

<operation id="1139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:392  %sext_ln91_95 = sext i16 %mul_ln91_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_95"/></StgValue>
</operation>

<operation id="1140" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:393  %l1_out_buffer_41 = add nsw i32 %sext_ln91_95, %l1_out_buffer_41_344

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41"/></StgValue>
</operation>

<operation id="1141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:399  %sext_ln91_96 = sext i8 %select_ln91_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_96"/></StgValue>
</operation>

<operation id="1142" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:400  %mul_ln91_42 = mul i16 %zext_ln91_1, %sext_ln91_96

]]></Node>
<StgValue><ssdm name="mul_ln91_42"/></StgValue>
</operation>

<operation id="1143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:401  %sext_ln91_97 = sext i16 %mul_ln91_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_97"/></StgValue>
</operation>

<operation id="1144" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:402  %l1_out_buffer_42 = add nsw i32 %sext_ln91_97, %l1_out_buffer_42_345

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42"/></StgValue>
</operation>

<operation id="1145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:409  %sext_ln91_99 = sext i8 %select_ln91_43 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_99"/></StgValue>
</operation>

<operation id="1146" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:410  %mul_ln91_43 = mul i16 %zext_ln91_1, %sext_ln91_99

]]></Node>
<StgValue><ssdm name="mul_ln91_43"/></StgValue>
</operation>

<operation id="1147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:411  %sext_ln91_100 = sext i16 %mul_ln91_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_100"/></StgValue>
</operation>

<operation id="1148" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:412  %l1_out_buffer_43 = add nsw i32 %sext_ln91_100, %l1_out_buffer_43_346

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43"/></StgValue>
</operation>

<operation id="1149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:418  %sext_ln91_101 = sext i8 %select_ln91_44 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_101"/></StgValue>
</operation>

<operation id="1150" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:419  %mul_ln91_44 = mul i16 %zext_ln91_1, %sext_ln91_101

]]></Node>
<StgValue><ssdm name="mul_ln91_44"/></StgValue>
</operation>

<operation id="1151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:420  %sext_ln91_102 = sext i16 %mul_ln91_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_102"/></StgValue>
</operation>

<operation id="1152" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:421  %l1_out_buffer_44 = add nsw i32 %sext_ln91_102, %l1_out_buffer_44_347

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44"/></StgValue>
</operation>

<operation id="1153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="15" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:427  %sext_ln91_103 = sext i7 %select_ln91_45 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_103"/></StgValue>
</operation>

<operation id="1154" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l1_mat_mul_outer_end:428  %mul_ln91_45 = mul i15 %zext_ln91_2, %sext_ln91_103

]]></Node>
<StgValue><ssdm name="mul_ln91_45"/></StgValue>
</operation>

<operation id="1155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="15">
<![CDATA[
l1_mat_mul_outer_end:429  %sext_ln91_104 = sext i15 %mul_ln91_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_104"/></StgValue>
</operation>

<operation id="1156" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:430  %l1_out_buffer_45 = add nsw i32 %sext_ln91_104, %l1_out_buffer_45_348

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45"/></StgValue>
</operation>

<operation id="1157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:436  %sext_ln91_105 = sext i8 %select_ln91_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_105"/></StgValue>
</operation>

<operation id="1158" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:437  %mul_ln91_46 = mul i16 %zext_ln91_1, %sext_ln91_105

]]></Node>
<StgValue><ssdm name="mul_ln91_46"/></StgValue>
</operation>

<operation id="1159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:438  %sext_ln91_106 = sext i16 %mul_ln91_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_106"/></StgValue>
</operation>

<operation id="1160" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:439  %l1_out_buffer_46 = add nsw i32 %sext_ln91_106, %l1_out_buffer_46_349

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46"/></StgValue>
</operation>

<operation id="1161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:446  %sext_ln91_108 = sext i8 %select_ln91_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_108"/></StgValue>
</operation>

<operation id="1162" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:447  %mul_ln91_47 = mul i16 %zext_ln91_1, %sext_ln91_108

]]></Node>
<StgValue><ssdm name="mul_ln91_47"/></StgValue>
</operation>

<operation id="1163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:448  %sext_ln91_109 = sext i16 %mul_ln91_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_109"/></StgValue>
</operation>

<operation id="1164" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:449  %l1_out_buffer_47 = add nsw i32 %sext_ln91_109, %l1_out_buffer_47_350

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47"/></StgValue>
</operation>

<operation id="1165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:455  %sext_ln91_110 = sext i8 %select_ln91_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_110"/></StgValue>
</operation>

<operation id="1166" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:456  %mul_ln91_48 = mul i16 %zext_ln91_1, %sext_ln91_110

]]></Node>
<StgValue><ssdm name="mul_ln91_48"/></StgValue>
</operation>

<operation id="1167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:457  %sext_ln91_111 = sext i16 %mul_ln91_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_111"/></StgValue>
</operation>

<operation id="1168" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:458  %l1_out_buffer_48 = add nsw i32 %sext_ln91_111, %l1_out_buffer_48_351

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48"/></StgValue>
</operation>

<operation id="1169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:465  %sext_ln91_113 = sext i8 %select_ln91_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_113"/></StgValue>
</operation>

<operation id="1170" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:466  %mul_ln91_49 = mul i16 %zext_ln91_1, %sext_ln91_113

]]></Node>
<StgValue><ssdm name="mul_ln91_49"/></StgValue>
</operation>

<operation id="1171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:467  %sext_ln91_114 = sext i16 %mul_ln91_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_114"/></StgValue>
</operation>

<operation id="1172" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:468  %l1_out_buffer_49 = add nsw i32 %sext_ln91_114, %l1_out_buffer_49_352

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49"/></StgValue>
</operation>

<operation id="1173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:474  %sext_ln91_115 = sext i8 %select_ln91_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_115"/></StgValue>
</operation>

<operation id="1174" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:475  %mul_ln91_50 = mul i16 %zext_ln91_1, %sext_ln91_115

]]></Node>
<StgValue><ssdm name="mul_ln91_50"/></StgValue>
</operation>

<operation id="1175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:476  %sext_ln91_116 = sext i16 %mul_ln91_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_116"/></StgValue>
</operation>

<operation id="1176" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:477  %l1_out_buffer_50 = add nsw i32 %sext_ln91_116, %l1_out_buffer_50_353

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50"/></StgValue>
</operation>

<operation id="1177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:483  %sext_ln91_117 = sext i8 %select_ln91_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_117"/></StgValue>
</operation>

<operation id="1178" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:484  %mul_ln91_51 = mul i16 %zext_ln91_1, %sext_ln91_117

]]></Node>
<StgValue><ssdm name="mul_ln91_51"/></StgValue>
</operation>

<operation id="1179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:485  %sext_ln91_118 = sext i16 %mul_ln91_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_118"/></StgValue>
</operation>

<operation id="1180" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:486  %l1_out_buffer_51 = add nsw i32 %sext_ln91_118, %l1_out_buffer_51_354

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51"/></StgValue>
</operation>

<operation id="1181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:492  %sext_ln91_119 = sext i8 %select_ln91_52 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_119"/></StgValue>
</operation>

<operation id="1182" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:493  %mul_ln91_52 = mul i16 %zext_ln91_1, %sext_ln91_119

]]></Node>
<StgValue><ssdm name="mul_ln91_52"/></StgValue>
</operation>

<operation id="1183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:494  %sext_ln91_120 = sext i16 %mul_ln91_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_120"/></StgValue>
</operation>

<operation id="1184" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:495  %l1_out_buffer_52 = add nsw i32 %sext_ln91_120, %l1_out_buffer_52_355

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52"/></StgValue>
</operation>

<operation id="1185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:502  %sext_ln91_122 = sext i8 %select_ln91_53 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_122"/></StgValue>
</operation>

<operation id="1186" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:503  %mul_ln91_53 = mul i16 %zext_ln91_1, %sext_ln91_122

]]></Node>
<StgValue><ssdm name="mul_ln91_53"/></StgValue>
</operation>

<operation id="1187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:504  %sext_ln91_123 = sext i16 %mul_ln91_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_123"/></StgValue>
</operation>

<operation id="1188" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:505  %l1_out_buffer_53 = add nsw i32 %sext_ln91_123, %l1_out_buffer_53_356

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53"/></StgValue>
</operation>

<operation id="1189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:512  %sext_ln91_125 = sext i8 %select_ln91_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_125"/></StgValue>
</operation>

<operation id="1190" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:513  %mul_ln91_54 = mul i16 %zext_ln91_1, %sext_ln91_125

]]></Node>
<StgValue><ssdm name="mul_ln91_54"/></StgValue>
</operation>

<operation id="1191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:514  %sext_ln91_126 = sext i16 %mul_ln91_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_126"/></StgValue>
</operation>

<operation id="1192" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:515  %l1_out_buffer_54 = add nsw i32 %sext_ln91_126, %l1_out_buffer_54_357

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54"/></StgValue>
</operation>

<operation id="1193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:521  %sext_ln91_127 = sext i8 %select_ln91_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_127"/></StgValue>
</operation>

<operation id="1194" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:522  %mul_ln91_55 = mul i16 %zext_ln91_1, %sext_ln91_127

]]></Node>
<StgValue><ssdm name="mul_ln91_55"/></StgValue>
</operation>

<operation id="1195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:523  %sext_ln91_128 = sext i16 %mul_ln91_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_128"/></StgValue>
</operation>

<operation id="1196" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:524  %l1_out_buffer_55 = add nsw i32 %sext_ln91_128, %l1_out_buffer_55_358

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:530  %sext_ln91_129 = sext i8 %select_ln91_56 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_129"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:531  %mul_ln91_56 = mul i16 %zext_ln91_1, %sext_ln91_129

]]></Node>
<StgValue><ssdm name="mul_ln91_56"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:532  %sext_ln91_130 = sext i16 %mul_ln91_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_130"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:533  %l1_out_buffer_56 = add nsw i32 %sext_ln91_130, %l1_out_buffer_56_359

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:539  %sext_ln91_131 = sext i8 %select_ln91_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_131"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:540  %mul_ln91_57 = mul i16 %zext_ln91_1, %sext_ln91_131

]]></Node>
<StgValue><ssdm name="mul_ln91_57"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:541  %sext_ln91_132 = sext i16 %mul_ln91_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_132"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:542  %l1_out_buffer_57 = add nsw i32 %sext_ln91_132, %l1_out_buffer_57_360

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:548  %sext_ln91_133 = sext i8 %select_ln91_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_133"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:549  %mul_ln91_58 = mul i16 %zext_ln91_1, %sext_ln91_133

]]></Node>
<StgValue><ssdm name="mul_ln91_58"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:550  %sext_ln91_134 = sext i16 %mul_ln91_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_134"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:551  %l1_out_buffer_58 = add nsw i32 %sext_ln91_134, %l1_out_buffer_58_361

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:557  %sext_ln91_135 = sext i8 %select_ln91_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_135"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:558  %mul_ln91_59 = mul i16 %zext_ln91_1, %sext_ln91_135

]]></Node>
<StgValue><ssdm name="mul_ln91_59"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:559  %sext_ln91_136 = sext i16 %mul_ln91_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_136"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:560  %l1_out_buffer_59 = add nsw i32 %sext_ln91_136, %l1_out_buffer_59_362

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="15" op_0_bw="7">
<![CDATA[
l1_mat_mul_outer_end:566  %sext_ln91_137 = sext i7 %select_ln91_60 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_137"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l1_mat_mul_outer_end:567  %mul_ln91_60 = mul i15 %zext_ln91_2, %sext_ln91_137

]]></Node>
<StgValue><ssdm name="mul_ln91_60"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="15">
<![CDATA[
l1_mat_mul_outer_end:568  %sext_ln91_138 = sext i15 %mul_ln91_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_138"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:569  %l1_out_buffer_60 = add nsw i32 %sext_ln91_138, %l1_out_buffer_60_363

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:576  %sext_ln91_140 = sext i8 %select_ln91_61 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_140"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:577  %mul_ln91_61 = mul i16 %zext_ln91_1, %sext_ln91_140

]]></Node>
<StgValue><ssdm name="mul_ln91_61"/></StgValue>
</operation>

<operation id="1219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:578  %sext_ln91_141 = sext i16 %mul_ln91_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_141"/></StgValue>
</operation>

<operation id="1220" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:579  %l1_out_buffer_61 = add nsw i32 %sext_ln91_141, %l1_out_buffer_61_364

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61"/></StgValue>
</operation>

<operation id="1221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:586  %sext_ln91_143 = sext i8 %select_ln91_62 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_143"/></StgValue>
</operation>

<operation id="1222" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:587  %mul_ln91_62 = mul i16 %zext_ln91_1, %sext_ln91_143

]]></Node>
<StgValue><ssdm name="mul_ln91_62"/></StgValue>
</operation>

<operation id="1223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:588  %sext_ln91_144 = sext i16 %mul_ln91_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_144"/></StgValue>
</operation>

<operation id="1224" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:589  %l1_out_buffer_62 = add nsw i32 %sext_ln91_144, %l1_out_buffer_62_365

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62"/></StgValue>
</operation>

<operation id="1225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="8">
<![CDATA[
l1_mat_mul_outer_end:595  %sext_ln91_145 = sext i8 %select_ln91_63 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_145"/></StgValue>
</operation>

<operation id="1226" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l1_mat_mul_outer_end:596  %mul_ln91_63 = mul i16 %zext_ln91_1, %sext_ln91_145

]]></Node>
<StgValue><ssdm name="mul_ln91_63"/></StgValue>
</operation>

<operation id="1227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="16">
<![CDATA[
l1_mat_mul_outer_end:597  %sext_ln91_146 = sext i16 %mul_ln91_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_146"/></StgValue>
</operation>

<operation id="1228" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_mat_mul_outer_end:598  %l1_out_buffer_63 = add nsw i32 %sext_ln91_146, %l1_out_buffer_63_366

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63"/></StgValue>
</operation>

<operation id="1229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l1_mat_mul_outer_end:599  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
l1_mat_mul_outer_end:600  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:64  %i2_0 = phi i7 [ %i_6, %l1_bias_relu_write_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="1233" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:65  %icmp_ln96 = icmp eq i7 %i2_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="1234" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:67  %i_6 = add i7 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1235" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l1_bias_relu_write_begin:3  %add_ln99 = add i7 %shl_ln, %i2_0

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="1236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="7">
<![CDATA[
l1_bias_relu_write_begin:4  %zext_ln99 = zext i7 %add_ln99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="1237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l1_bias_relu_write_begin:5  %l1_biases_addr = getelementptr inbounds [128 x i8]* @l1_biases, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="l1_biases_addr"/></StgValue>
</operation>

<operation id="1238" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="7">
<![CDATA[
l1_bias_relu_write_begin:6  %l1_biases_load = load i8* %l1_biases_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_biases_load"/></StgValue>
</operation>

<operation id="1239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="6" op_0_bw="7">
<![CDATA[
l1_bias_relu_write_begin:8  %trunc_ln99 = trunc i7 %i2_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %l1_out_buffer_63_4 = phi i32 [ %l1_out_buffer_63_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_63_366, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63_4"/></StgValue>
</operation>

<operation id="1241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %l1_out_buffer_62_4 = phi i32 [ %l1_out_buffer_62_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_62_365, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62_4"/></StgValue>
</operation>

<operation id="1242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2  %l1_out_buffer_61_4 = phi i32 [ %l1_out_buffer_61_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_61_364, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61_4"/></StgValue>
</operation>

<operation id="1243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:3  %l1_out_buffer_60_4 = phi i32 [ %l1_out_buffer_60_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_60_363, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60_4"/></StgValue>
</operation>

<operation id="1244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:4  %l1_out_buffer_59_4 = phi i32 [ %l1_out_buffer_59_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_59_362, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59_4"/></StgValue>
</operation>

<operation id="1245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:5  %l1_out_buffer_58_4 = phi i32 [ %l1_out_buffer_58_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_58_361, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58_4"/></StgValue>
</operation>

<operation id="1246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:6  %l1_out_buffer_57_4 = phi i32 [ %l1_out_buffer_57_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_57_360, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57_4"/></StgValue>
</operation>

<operation id="1247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:7  %l1_out_buffer_56_4 = phi i32 [ %l1_out_buffer_56_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_56_359, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56_4"/></StgValue>
</operation>

<operation id="1248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:8  %l1_out_buffer_55_4 = phi i32 [ %l1_out_buffer_55_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_55_358, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55_4"/></StgValue>
</operation>

<operation id="1249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:9  %l1_out_buffer_54_4 = phi i32 [ %l1_out_buffer_54_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_54_357, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54_4"/></StgValue>
</operation>

<operation id="1250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:10  %l1_out_buffer_53_4 = phi i32 [ %l1_out_buffer_53_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_53_356, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53_4"/></StgValue>
</operation>

<operation id="1251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:11  %l1_out_buffer_52_4 = phi i32 [ %l1_out_buffer_52_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_52_355, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52_4"/></StgValue>
</operation>

<operation id="1252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:12  %l1_out_buffer_51_4 = phi i32 [ %l1_out_buffer_51_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_51_354, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51_4"/></StgValue>
</operation>

<operation id="1253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:13  %l1_out_buffer_50_4 = phi i32 [ %l1_out_buffer_50_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_50_353, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50_4"/></StgValue>
</operation>

<operation id="1254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:14  %l1_out_buffer_49_4 = phi i32 [ %l1_out_buffer_49_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_49_352, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49_4"/></StgValue>
</operation>

<operation id="1255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:15  %l1_out_buffer_48_4 = phi i32 [ %l1_out_buffer_48_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_48_351, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48_4"/></StgValue>
</operation>

<operation id="1256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:16  %l1_out_buffer_47_4 = phi i32 [ %l1_out_buffer_47_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_47_350, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47_4"/></StgValue>
</operation>

<operation id="1257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:17  %l1_out_buffer_46_4 = phi i32 [ %l1_out_buffer_46_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_46_349, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46_4"/></StgValue>
</operation>

<operation id="1258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:18  %l1_out_buffer_45_4 = phi i32 [ %l1_out_buffer_45_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_45_348, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45_4"/></StgValue>
</operation>

<operation id="1259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:19  %l1_out_buffer_44_4 = phi i32 [ %l1_out_buffer_44_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_44_347, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44_4"/></StgValue>
</operation>

<operation id="1260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:20  %l1_out_buffer_43_4 = phi i32 [ %l1_out_buffer_43_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_43_346, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43_4"/></StgValue>
</operation>

<operation id="1261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:21  %l1_out_buffer_42_4 = phi i32 [ %l1_out_buffer_42_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_42_345, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42_4"/></StgValue>
</operation>

<operation id="1262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:22  %l1_out_buffer_41_4 = phi i32 [ %l1_out_buffer_41_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_41_344, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41_4"/></StgValue>
</operation>

<operation id="1263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:23  %l1_out_buffer_40_4 = phi i32 [ %l1_out_buffer_40_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_40_343, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40_4"/></StgValue>
</operation>

<operation id="1264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:24  %l1_out_buffer_39_4 = phi i32 [ %l1_out_buffer_39_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_39_342, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39_4"/></StgValue>
</operation>

<operation id="1265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:25  %l1_out_buffer_38_4 = phi i32 [ %l1_out_buffer_38_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_38_341, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38_4"/></StgValue>
</operation>

<operation id="1266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:26  %l1_out_buffer_37_4 = phi i32 [ %l1_out_buffer_37_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_37_340, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37_4"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:27  %l1_out_buffer_36_4 = phi i32 [ %l1_out_buffer_36_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_36_339, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36_4"/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:28  %l1_out_buffer_35_4 = phi i32 [ %l1_out_buffer_35_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_35_338, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35_4"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:29  %l1_out_buffer_34_4 = phi i32 [ %l1_out_buffer_34_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_34_337, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34_4"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:30  %l1_out_buffer_33_4 = phi i32 [ %l1_out_buffer_33_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_33_336, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33_4"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:31  %l1_out_buffer_32_4 = phi i32 [ %l1_out_buffer_32_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_32_335, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32_4"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:32  %l1_out_buffer_31_4 = phi i32 [ %l1_out_buffer_31_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_31_334, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31_4"/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:33  %l1_out_buffer_30_4 = phi i32 [ %l1_out_buffer_30_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_30_333, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30_4"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:34  %l1_out_buffer_29_4 = phi i32 [ %l1_out_buffer_29_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_29_332, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29_4"/></StgValue>
</operation>

<operation id="1275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:35  %l1_out_buffer_28_4 = phi i32 [ %l1_out_buffer_28_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_28_331, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28_4"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:36  %l1_out_buffer_27_4 = phi i32 [ %l1_out_buffer_27_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_27_330, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27_4"/></StgValue>
</operation>

<operation id="1277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:37  %l1_out_buffer_26_4 = phi i32 [ %l1_out_buffer_26_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_26_329, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26_4"/></StgValue>
</operation>

<operation id="1278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:38  %l1_out_buffer_25_4 = phi i32 [ %l1_out_buffer_25_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_25_328, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25_4"/></StgValue>
</operation>

<operation id="1279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:39  %l1_out_buffer_24_4 = phi i32 [ %l1_out_buffer_24_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_24_327, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24_4"/></StgValue>
</operation>

<operation id="1280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:40  %l1_out_buffer_23_4 = phi i32 [ %l1_out_buffer_23_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_23_326, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23_4"/></StgValue>
</operation>

<operation id="1281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:41  %l1_out_buffer_22_4 = phi i32 [ %l1_out_buffer_22_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_22_325, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22_4"/></StgValue>
</operation>

<operation id="1282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:42  %l1_out_buffer_21_4 = phi i32 [ %l1_out_buffer_21_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_21_324, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21_4"/></StgValue>
</operation>

<operation id="1283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:43  %l1_out_buffer_20_4 = phi i32 [ %l1_out_buffer_20_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_20_323, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20_4"/></StgValue>
</operation>

<operation id="1284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:44  %l1_out_buffer_19_4 = phi i32 [ %l1_out_buffer_19_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_19_322, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19_4"/></StgValue>
</operation>

<operation id="1285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:45  %l1_out_buffer_18_4 = phi i32 [ %l1_out_buffer_18_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_18_321, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18_4"/></StgValue>
</operation>

<operation id="1286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:46  %l1_out_buffer_17_4 = phi i32 [ %l1_out_buffer_17_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_17_320, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17_4"/></StgValue>
</operation>

<operation id="1287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:47  %l1_out_buffer_16_4 = phi i32 [ %l1_out_buffer_16_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_16_319, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16_4"/></StgValue>
</operation>

<operation id="1288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:48  %l1_out_buffer_15_4 = phi i32 [ %l1_out_buffer_15_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_15_318, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15_4"/></StgValue>
</operation>

<operation id="1289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:49  %l1_out_buffer_14_4 = phi i32 [ %l1_out_buffer_14_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_14_317, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14_4"/></StgValue>
</operation>

<operation id="1290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:50  %l1_out_buffer_13_4 = phi i32 [ %l1_out_buffer_13_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_13_316, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13_4"/></StgValue>
</operation>

<operation id="1291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:51  %l1_out_buffer_12_4 = phi i32 [ %l1_out_buffer_12_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_12_315, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12_4"/></StgValue>
</operation>

<operation id="1292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:52  %l1_out_buffer_11_4 = phi i32 [ %l1_out_buffer_11_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_11_314, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11_4"/></StgValue>
</operation>

<operation id="1293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:53  %l1_out_buffer_10_4 = phi i32 [ %l1_out_buffer_10_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_10_313, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10_4"/></StgValue>
</operation>

<operation id="1294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:54  %l1_out_buffer_9_4 = phi i32 [ %l1_out_buffer_9_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_9_312, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9_4"/></StgValue>
</operation>

<operation id="1295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:55  %l1_out_buffer_8_4 = phi i32 [ %l1_out_buffer_8_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_8_311, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8_4"/></StgValue>
</operation>

<operation id="1296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:56  %l1_out_buffer_7_4 = phi i32 [ %l1_out_buffer_7_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_7_310, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7_4"/></StgValue>
</operation>

<operation id="1297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:57  %l1_out_buffer_6_4 = phi i32 [ %l1_out_buffer_6_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_6_39, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6_4"/></StgValue>
</operation>

<operation id="1298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:58  %l1_out_buffer_5_4 = phi i32 [ %l1_out_buffer_5_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_5_38, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5_4"/></StgValue>
</operation>

<operation id="1299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:59  %l1_out_buffer_4_4 = phi i32 [ %l1_out_buffer_4_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_4_37, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4_4"/></StgValue>
</operation>

<operation id="1300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:60  %l1_out_buffer_3_4 = phi i32 [ %l1_out_buffer_3_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_3_36, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3_4"/></StgValue>
</operation>

<operation id="1301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:61  %l1_out_buffer_2_4 = phi i32 [ %l1_out_buffer_2_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_2_35, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2_4"/></StgValue>
</operation>

<operation id="1302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:62  %l1_out_buffer_1_4 = phi i32 [ %l1_out_buffer_1_5, %l1_bias_relu_write_end ], [ %l1_out_buffer_1_34, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1_4"/></StgValue>
</operation>

<operation id="1303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:63  %l1_out_buffer_0_42 = phi i32 [ %l1_out_buffer_0_53, %l1_bias_relu_write_end ], [ %l1_out_buffer_0_31, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_42"/></StgValue>
</operation>

<operation id="1304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:66  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:68  br i1 %icmp_ln96, label %l1_end, label %l1_bias_relu_write_begin

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l1_bias_relu_write_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="1307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l1_bias_relu_write_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l1_bias_relu_write_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="1309" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="7">
<![CDATA[
l1_bias_relu_write_begin:6  %l1_biases_load = load i8* %l1_biases_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_biases_load"/></StgValue>
</operation>

<operation id="1310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="8">
<![CDATA[
l1_bias_relu_write_begin:7  %sext_ln99 = sext i8 %l1_biases_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="1311" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="6">
<![CDATA[
l1_bias_relu_write_begin:9  %tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %l1_out_buffer_0_42, i32 %l1_out_buffer_1_4, i32 %l1_out_buffer_2_4, i32 %l1_out_buffer_3_4, i32 %l1_out_buffer_4_4, i32 %l1_out_buffer_5_4, i32 %l1_out_buffer_6_4, i32 %l1_out_buffer_7_4, i32 %l1_out_buffer_8_4, i32 %l1_out_buffer_9_4, i32 %l1_out_buffer_10_4, i32 %l1_out_buffer_11_4, i32 %l1_out_buffer_12_4, i32 %l1_out_buffer_13_4, i32 %l1_out_buffer_14_4, i32 %l1_out_buffer_15_4, i32 %l1_out_buffer_16_4, i32 %l1_out_buffer_17_4, i32 %l1_out_buffer_18_4, i32 %l1_out_buffer_19_4, i32 %l1_out_buffer_20_4, i32 %l1_out_buffer_21_4, i32 %l1_out_buffer_22_4, i32 %l1_out_buffer_23_4, i32 %l1_out_buffer_24_4, i32 %l1_out_buffer_25_4, i32 %l1_out_buffer_26_4, i32 %l1_out_buffer_27_4, i32 %l1_out_buffer_28_4, i32 %l1_out_buffer_29_4, i32 %l1_out_buffer_30_4, i32 %l1_out_buffer_31_4, i32 %l1_out_buffer_32_4, i32 %l1_out_buffer_33_4, i32 %l1_out_buffer_34_4, i32 %l1_out_buffer_35_4, i32 %l1_out_buffer_36_4, i32 %l1_out_buffer_37_4, i32 %l1_out_buffer_38_4, i32 %l1_out_buffer_39_4, i32 %l1_out_buffer_40_4, i32 %l1_out_buffer_41_4, i32 %l1_out_buffer_42_4, i32 %l1_out_buffer_43_4, i32 %l1_out_buffer_44_4, i32 %l1_out_buffer_45_4, i32 %l1_out_buffer_46_4, i32 %l1_out_buffer_47_4, i32 %l1_out_buffer_48_4, i32 %l1_out_buffer_49_4, i32 %l1_out_buffer_50_4, i32 %l1_out_buffer_51_4, i32 %l1_out_buffer_52_4, i32 %l1_out_buffer_53_4, i32 %l1_out_buffer_54_4, i32 %l1_out_buffer_55_4, i32 %l1_out_buffer_56_4, i32 %l1_out_buffer_57_4, i32 %l1_out_buffer_58_4, i32 %l1_out_buffer_59_4, i32 %l1_out_buffer_60_4, i32 %l1_out_buffer_61_4, i32 %l1_out_buffer_62_4, i32 %l1_out_buffer_63_4, i6 %trunc_ln99)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1312" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l1_bias_relu_write_begin:10  %add_ln99_1 = add nsw i32 %sext_ln99, %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="1313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l1_bias_relu_write_begin:11  %trunc_ln7 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %add_ln99_1, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="1314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l1_bias_relu_write_begin:12  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln99_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1315" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
l1_bias_relu_write_begin:13  %l1_out_buffer_0 = select i1 %tmp_23, i23 0, i23 %trunc_ln7

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0"/></StgValue>
</operation>

<operation id="1316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="23">
<![CDATA[
l1_bias_relu_write_begin:14  %l1_out_buffer_0_5 = zext i23 %l1_out_buffer_0 to i32

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_5"/></StgValue>
</operation>

<operation id="1317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_begin:15  switch i6 %trunc_ln99, label %branch63 [
    i6 0, label %l1_bias_relu_write_end
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln101"/></StgValue>
</operation>

<operation id="1318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="0">
<![CDATA[
branch62:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
branch61:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch60:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
branch59:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0">
<![CDATA[
branch58:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch57:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
branch56:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0">
<![CDATA[
branch55:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
branch54:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
branch53:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
branch52:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch51:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
branch50:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0">
<![CDATA[
branch49:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0">
<![CDATA[
branch48:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
branch47:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
branch46:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
branch45:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0">
<![CDATA[
branch44:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
branch43:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
branch42:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0">
<![CDATA[
branch41:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
branch40:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
branch39:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0">
<![CDATA[
branch38:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
branch37:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0">
<![CDATA[
branch36:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0">
<![CDATA[
branch35:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0">
<![CDATA[
branch34:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch33:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
branch32:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0">
<![CDATA[
branch31:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch30:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
branch29:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0">
<![CDATA[
branch28:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch27:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
branch26:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
branch25:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch24:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch21:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
branch20:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0">
<![CDATA[
branch19:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
branch18:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0">
<![CDATA[
branch16:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
branch15:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch14:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0">
<![CDATA[
branch13:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
branch12:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch11:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
branch10:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch8:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
branch4:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="trunc_ln99" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
branch63:0  br label %l1_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:0  %l1_out_buffer_63_5 = phi i32 [ %l1_out_buffer_0_5, %branch63 ], [ %l1_out_buffer_63_4, %branch62 ], [ %l1_out_buffer_63_4, %branch61 ], [ %l1_out_buffer_63_4, %branch60 ], [ %l1_out_buffer_63_4, %branch59 ], [ %l1_out_buffer_63_4, %branch58 ], [ %l1_out_buffer_63_4, %branch57 ], [ %l1_out_buffer_63_4, %branch56 ], [ %l1_out_buffer_63_4, %branch55 ], [ %l1_out_buffer_63_4, %branch54 ], [ %l1_out_buffer_63_4, %branch53 ], [ %l1_out_buffer_63_4, %branch52 ], [ %l1_out_buffer_63_4, %branch51 ], [ %l1_out_buffer_63_4, %branch50 ], [ %l1_out_buffer_63_4, %branch49 ], [ %l1_out_buffer_63_4, %branch48 ], [ %l1_out_buffer_63_4, %branch47 ], [ %l1_out_buffer_63_4, %branch46 ], [ %l1_out_buffer_63_4, %branch45 ], [ %l1_out_buffer_63_4, %branch44 ], [ %l1_out_buffer_63_4, %branch43 ], [ %l1_out_buffer_63_4, %branch42 ], [ %l1_out_buffer_63_4, %branch41 ], [ %l1_out_buffer_63_4, %branch40 ], [ %l1_out_buffer_63_4, %branch39 ], [ %l1_out_buffer_63_4, %branch38 ], [ %l1_out_buffer_63_4, %branch37 ], [ %l1_out_buffer_63_4, %branch36 ], [ %l1_out_buffer_63_4, %branch35 ], [ %l1_out_buffer_63_4, %branch34 ], [ %l1_out_buffer_63_4, %branch33 ], [ %l1_out_buffer_63_4, %branch32 ], [ %l1_out_buffer_63_4, %branch31 ], [ %l1_out_buffer_63_4, %branch30 ], [ %l1_out_buffer_63_4, %branch29 ], [ %l1_out_buffer_63_4, %branch28 ], [ %l1_out_buffer_63_4, %branch27 ], [ %l1_out_buffer_63_4, %branch26 ], [ %l1_out_buffer_63_4, %branch25 ], [ %l1_out_buffer_63_4, %branch24 ], [ %l1_out_buffer_63_4, %branch23 ], [ %l1_out_buffer_63_4, %branch22 ], [ %l1_out_buffer_63_4, %branch21 ], [ %l1_out_buffer_63_4, %branch20 ], [ %l1_out_buffer_63_4, %branch19 ], [ %l1_out_buffer_63_4, %branch18 ], [ %l1_out_buffer_63_4, %branch17 ], [ %l1_out_buffer_63_4, %branch16 ], [ %l1_out_buffer_63_4, %branch15 ], [ %l1_out_buffer_63_4, %branch14 ], [ %l1_out_buffer_63_4, %branch13 ], [ %l1_out_buffer_63_4, %branch12 ], [ %l1_out_buffer_63_4, %branch11 ], [ %l1_out_buffer_63_4, %branch10 ], [ %l1_out_buffer_63_4, %branch9 ], [ %l1_out_buffer_63_4, %branch8 ], [ %l1_out_buffer_63_4, %branch7 ], [ %l1_out_buffer_63_4, %branch6 ], [ %l1_out_buffer_63_4, %branch5 ], [ %l1_out_buffer_63_4, %branch4 ], [ %l1_out_buffer_63_4, %branch3 ], [ %l1_out_buffer_63_4, %branch2 ], [ %l1_out_buffer_63_4, %branch1 ], [ %l1_out_buffer_63_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_63_5"/></StgValue>
</operation>

<operation id="1382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:1  %l1_out_buffer_62_5 = phi i32 [ %l1_out_buffer_62_4, %branch63 ], [ %l1_out_buffer_0_5, %branch62 ], [ %l1_out_buffer_62_4, %branch61 ], [ %l1_out_buffer_62_4, %branch60 ], [ %l1_out_buffer_62_4, %branch59 ], [ %l1_out_buffer_62_4, %branch58 ], [ %l1_out_buffer_62_4, %branch57 ], [ %l1_out_buffer_62_4, %branch56 ], [ %l1_out_buffer_62_4, %branch55 ], [ %l1_out_buffer_62_4, %branch54 ], [ %l1_out_buffer_62_4, %branch53 ], [ %l1_out_buffer_62_4, %branch52 ], [ %l1_out_buffer_62_4, %branch51 ], [ %l1_out_buffer_62_4, %branch50 ], [ %l1_out_buffer_62_4, %branch49 ], [ %l1_out_buffer_62_4, %branch48 ], [ %l1_out_buffer_62_4, %branch47 ], [ %l1_out_buffer_62_4, %branch46 ], [ %l1_out_buffer_62_4, %branch45 ], [ %l1_out_buffer_62_4, %branch44 ], [ %l1_out_buffer_62_4, %branch43 ], [ %l1_out_buffer_62_4, %branch42 ], [ %l1_out_buffer_62_4, %branch41 ], [ %l1_out_buffer_62_4, %branch40 ], [ %l1_out_buffer_62_4, %branch39 ], [ %l1_out_buffer_62_4, %branch38 ], [ %l1_out_buffer_62_4, %branch37 ], [ %l1_out_buffer_62_4, %branch36 ], [ %l1_out_buffer_62_4, %branch35 ], [ %l1_out_buffer_62_4, %branch34 ], [ %l1_out_buffer_62_4, %branch33 ], [ %l1_out_buffer_62_4, %branch32 ], [ %l1_out_buffer_62_4, %branch31 ], [ %l1_out_buffer_62_4, %branch30 ], [ %l1_out_buffer_62_4, %branch29 ], [ %l1_out_buffer_62_4, %branch28 ], [ %l1_out_buffer_62_4, %branch27 ], [ %l1_out_buffer_62_4, %branch26 ], [ %l1_out_buffer_62_4, %branch25 ], [ %l1_out_buffer_62_4, %branch24 ], [ %l1_out_buffer_62_4, %branch23 ], [ %l1_out_buffer_62_4, %branch22 ], [ %l1_out_buffer_62_4, %branch21 ], [ %l1_out_buffer_62_4, %branch20 ], [ %l1_out_buffer_62_4, %branch19 ], [ %l1_out_buffer_62_4, %branch18 ], [ %l1_out_buffer_62_4, %branch17 ], [ %l1_out_buffer_62_4, %branch16 ], [ %l1_out_buffer_62_4, %branch15 ], [ %l1_out_buffer_62_4, %branch14 ], [ %l1_out_buffer_62_4, %branch13 ], [ %l1_out_buffer_62_4, %branch12 ], [ %l1_out_buffer_62_4, %branch11 ], [ %l1_out_buffer_62_4, %branch10 ], [ %l1_out_buffer_62_4, %branch9 ], [ %l1_out_buffer_62_4, %branch8 ], [ %l1_out_buffer_62_4, %branch7 ], [ %l1_out_buffer_62_4, %branch6 ], [ %l1_out_buffer_62_4, %branch5 ], [ %l1_out_buffer_62_4, %branch4 ], [ %l1_out_buffer_62_4, %branch3 ], [ %l1_out_buffer_62_4, %branch2 ], [ %l1_out_buffer_62_4, %branch1 ], [ %l1_out_buffer_62_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_62_5"/></StgValue>
</operation>

<operation id="1383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:2  %l1_out_buffer_61_5 = phi i32 [ %l1_out_buffer_61_4, %branch63 ], [ %l1_out_buffer_61_4, %branch62 ], [ %l1_out_buffer_0_5, %branch61 ], [ %l1_out_buffer_61_4, %branch60 ], [ %l1_out_buffer_61_4, %branch59 ], [ %l1_out_buffer_61_4, %branch58 ], [ %l1_out_buffer_61_4, %branch57 ], [ %l1_out_buffer_61_4, %branch56 ], [ %l1_out_buffer_61_4, %branch55 ], [ %l1_out_buffer_61_4, %branch54 ], [ %l1_out_buffer_61_4, %branch53 ], [ %l1_out_buffer_61_4, %branch52 ], [ %l1_out_buffer_61_4, %branch51 ], [ %l1_out_buffer_61_4, %branch50 ], [ %l1_out_buffer_61_4, %branch49 ], [ %l1_out_buffer_61_4, %branch48 ], [ %l1_out_buffer_61_4, %branch47 ], [ %l1_out_buffer_61_4, %branch46 ], [ %l1_out_buffer_61_4, %branch45 ], [ %l1_out_buffer_61_4, %branch44 ], [ %l1_out_buffer_61_4, %branch43 ], [ %l1_out_buffer_61_4, %branch42 ], [ %l1_out_buffer_61_4, %branch41 ], [ %l1_out_buffer_61_4, %branch40 ], [ %l1_out_buffer_61_4, %branch39 ], [ %l1_out_buffer_61_4, %branch38 ], [ %l1_out_buffer_61_4, %branch37 ], [ %l1_out_buffer_61_4, %branch36 ], [ %l1_out_buffer_61_4, %branch35 ], [ %l1_out_buffer_61_4, %branch34 ], [ %l1_out_buffer_61_4, %branch33 ], [ %l1_out_buffer_61_4, %branch32 ], [ %l1_out_buffer_61_4, %branch31 ], [ %l1_out_buffer_61_4, %branch30 ], [ %l1_out_buffer_61_4, %branch29 ], [ %l1_out_buffer_61_4, %branch28 ], [ %l1_out_buffer_61_4, %branch27 ], [ %l1_out_buffer_61_4, %branch26 ], [ %l1_out_buffer_61_4, %branch25 ], [ %l1_out_buffer_61_4, %branch24 ], [ %l1_out_buffer_61_4, %branch23 ], [ %l1_out_buffer_61_4, %branch22 ], [ %l1_out_buffer_61_4, %branch21 ], [ %l1_out_buffer_61_4, %branch20 ], [ %l1_out_buffer_61_4, %branch19 ], [ %l1_out_buffer_61_4, %branch18 ], [ %l1_out_buffer_61_4, %branch17 ], [ %l1_out_buffer_61_4, %branch16 ], [ %l1_out_buffer_61_4, %branch15 ], [ %l1_out_buffer_61_4, %branch14 ], [ %l1_out_buffer_61_4, %branch13 ], [ %l1_out_buffer_61_4, %branch12 ], [ %l1_out_buffer_61_4, %branch11 ], [ %l1_out_buffer_61_4, %branch10 ], [ %l1_out_buffer_61_4, %branch9 ], [ %l1_out_buffer_61_4, %branch8 ], [ %l1_out_buffer_61_4, %branch7 ], [ %l1_out_buffer_61_4, %branch6 ], [ %l1_out_buffer_61_4, %branch5 ], [ %l1_out_buffer_61_4, %branch4 ], [ %l1_out_buffer_61_4, %branch3 ], [ %l1_out_buffer_61_4, %branch2 ], [ %l1_out_buffer_61_4, %branch1 ], [ %l1_out_buffer_61_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_61_5"/></StgValue>
</operation>

<operation id="1384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:3  %l1_out_buffer_60_5 = phi i32 [ %l1_out_buffer_60_4, %branch63 ], [ %l1_out_buffer_60_4, %branch62 ], [ %l1_out_buffer_60_4, %branch61 ], [ %l1_out_buffer_0_5, %branch60 ], [ %l1_out_buffer_60_4, %branch59 ], [ %l1_out_buffer_60_4, %branch58 ], [ %l1_out_buffer_60_4, %branch57 ], [ %l1_out_buffer_60_4, %branch56 ], [ %l1_out_buffer_60_4, %branch55 ], [ %l1_out_buffer_60_4, %branch54 ], [ %l1_out_buffer_60_4, %branch53 ], [ %l1_out_buffer_60_4, %branch52 ], [ %l1_out_buffer_60_4, %branch51 ], [ %l1_out_buffer_60_4, %branch50 ], [ %l1_out_buffer_60_4, %branch49 ], [ %l1_out_buffer_60_4, %branch48 ], [ %l1_out_buffer_60_4, %branch47 ], [ %l1_out_buffer_60_4, %branch46 ], [ %l1_out_buffer_60_4, %branch45 ], [ %l1_out_buffer_60_4, %branch44 ], [ %l1_out_buffer_60_4, %branch43 ], [ %l1_out_buffer_60_4, %branch42 ], [ %l1_out_buffer_60_4, %branch41 ], [ %l1_out_buffer_60_4, %branch40 ], [ %l1_out_buffer_60_4, %branch39 ], [ %l1_out_buffer_60_4, %branch38 ], [ %l1_out_buffer_60_4, %branch37 ], [ %l1_out_buffer_60_4, %branch36 ], [ %l1_out_buffer_60_4, %branch35 ], [ %l1_out_buffer_60_4, %branch34 ], [ %l1_out_buffer_60_4, %branch33 ], [ %l1_out_buffer_60_4, %branch32 ], [ %l1_out_buffer_60_4, %branch31 ], [ %l1_out_buffer_60_4, %branch30 ], [ %l1_out_buffer_60_4, %branch29 ], [ %l1_out_buffer_60_4, %branch28 ], [ %l1_out_buffer_60_4, %branch27 ], [ %l1_out_buffer_60_4, %branch26 ], [ %l1_out_buffer_60_4, %branch25 ], [ %l1_out_buffer_60_4, %branch24 ], [ %l1_out_buffer_60_4, %branch23 ], [ %l1_out_buffer_60_4, %branch22 ], [ %l1_out_buffer_60_4, %branch21 ], [ %l1_out_buffer_60_4, %branch20 ], [ %l1_out_buffer_60_4, %branch19 ], [ %l1_out_buffer_60_4, %branch18 ], [ %l1_out_buffer_60_4, %branch17 ], [ %l1_out_buffer_60_4, %branch16 ], [ %l1_out_buffer_60_4, %branch15 ], [ %l1_out_buffer_60_4, %branch14 ], [ %l1_out_buffer_60_4, %branch13 ], [ %l1_out_buffer_60_4, %branch12 ], [ %l1_out_buffer_60_4, %branch11 ], [ %l1_out_buffer_60_4, %branch10 ], [ %l1_out_buffer_60_4, %branch9 ], [ %l1_out_buffer_60_4, %branch8 ], [ %l1_out_buffer_60_4, %branch7 ], [ %l1_out_buffer_60_4, %branch6 ], [ %l1_out_buffer_60_4, %branch5 ], [ %l1_out_buffer_60_4, %branch4 ], [ %l1_out_buffer_60_4, %branch3 ], [ %l1_out_buffer_60_4, %branch2 ], [ %l1_out_buffer_60_4, %branch1 ], [ %l1_out_buffer_60_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_60_5"/></StgValue>
</operation>

<operation id="1385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:4  %l1_out_buffer_59_5 = phi i32 [ %l1_out_buffer_59_4, %branch63 ], [ %l1_out_buffer_59_4, %branch62 ], [ %l1_out_buffer_59_4, %branch61 ], [ %l1_out_buffer_59_4, %branch60 ], [ %l1_out_buffer_0_5, %branch59 ], [ %l1_out_buffer_59_4, %branch58 ], [ %l1_out_buffer_59_4, %branch57 ], [ %l1_out_buffer_59_4, %branch56 ], [ %l1_out_buffer_59_4, %branch55 ], [ %l1_out_buffer_59_4, %branch54 ], [ %l1_out_buffer_59_4, %branch53 ], [ %l1_out_buffer_59_4, %branch52 ], [ %l1_out_buffer_59_4, %branch51 ], [ %l1_out_buffer_59_4, %branch50 ], [ %l1_out_buffer_59_4, %branch49 ], [ %l1_out_buffer_59_4, %branch48 ], [ %l1_out_buffer_59_4, %branch47 ], [ %l1_out_buffer_59_4, %branch46 ], [ %l1_out_buffer_59_4, %branch45 ], [ %l1_out_buffer_59_4, %branch44 ], [ %l1_out_buffer_59_4, %branch43 ], [ %l1_out_buffer_59_4, %branch42 ], [ %l1_out_buffer_59_4, %branch41 ], [ %l1_out_buffer_59_4, %branch40 ], [ %l1_out_buffer_59_4, %branch39 ], [ %l1_out_buffer_59_4, %branch38 ], [ %l1_out_buffer_59_4, %branch37 ], [ %l1_out_buffer_59_4, %branch36 ], [ %l1_out_buffer_59_4, %branch35 ], [ %l1_out_buffer_59_4, %branch34 ], [ %l1_out_buffer_59_4, %branch33 ], [ %l1_out_buffer_59_4, %branch32 ], [ %l1_out_buffer_59_4, %branch31 ], [ %l1_out_buffer_59_4, %branch30 ], [ %l1_out_buffer_59_4, %branch29 ], [ %l1_out_buffer_59_4, %branch28 ], [ %l1_out_buffer_59_4, %branch27 ], [ %l1_out_buffer_59_4, %branch26 ], [ %l1_out_buffer_59_4, %branch25 ], [ %l1_out_buffer_59_4, %branch24 ], [ %l1_out_buffer_59_4, %branch23 ], [ %l1_out_buffer_59_4, %branch22 ], [ %l1_out_buffer_59_4, %branch21 ], [ %l1_out_buffer_59_4, %branch20 ], [ %l1_out_buffer_59_4, %branch19 ], [ %l1_out_buffer_59_4, %branch18 ], [ %l1_out_buffer_59_4, %branch17 ], [ %l1_out_buffer_59_4, %branch16 ], [ %l1_out_buffer_59_4, %branch15 ], [ %l1_out_buffer_59_4, %branch14 ], [ %l1_out_buffer_59_4, %branch13 ], [ %l1_out_buffer_59_4, %branch12 ], [ %l1_out_buffer_59_4, %branch11 ], [ %l1_out_buffer_59_4, %branch10 ], [ %l1_out_buffer_59_4, %branch9 ], [ %l1_out_buffer_59_4, %branch8 ], [ %l1_out_buffer_59_4, %branch7 ], [ %l1_out_buffer_59_4, %branch6 ], [ %l1_out_buffer_59_4, %branch5 ], [ %l1_out_buffer_59_4, %branch4 ], [ %l1_out_buffer_59_4, %branch3 ], [ %l1_out_buffer_59_4, %branch2 ], [ %l1_out_buffer_59_4, %branch1 ], [ %l1_out_buffer_59_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_59_5"/></StgValue>
</operation>

<operation id="1386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:5  %l1_out_buffer_58_5 = phi i32 [ %l1_out_buffer_58_4, %branch63 ], [ %l1_out_buffer_58_4, %branch62 ], [ %l1_out_buffer_58_4, %branch61 ], [ %l1_out_buffer_58_4, %branch60 ], [ %l1_out_buffer_58_4, %branch59 ], [ %l1_out_buffer_0_5, %branch58 ], [ %l1_out_buffer_58_4, %branch57 ], [ %l1_out_buffer_58_4, %branch56 ], [ %l1_out_buffer_58_4, %branch55 ], [ %l1_out_buffer_58_4, %branch54 ], [ %l1_out_buffer_58_4, %branch53 ], [ %l1_out_buffer_58_4, %branch52 ], [ %l1_out_buffer_58_4, %branch51 ], [ %l1_out_buffer_58_4, %branch50 ], [ %l1_out_buffer_58_4, %branch49 ], [ %l1_out_buffer_58_4, %branch48 ], [ %l1_out_buffer_58_4, %branch47 ], [ %l1_out_buffer_58_4, %branch46 ], [ %l1_out_buffer_58_4, %branch45 ], [ %l1_out_buffer_58_4, %branch44 ], [ %l1_out_buffer_58_4, %branch43 ], [ %l1_out_buffer_58_4, %branch42 ], [ %l1_out_buffer_58_4, %branch41 ], [ %l1_out_buffer_58_4, %branch40 ], [ %l1_out_buffer_58_4, %branch39 ], [ %l1_out_buffer_58_4, %branch38 ], [ %l1_out_buffer_58_4, %branch37 ], [ %l1_out_buffer_58_4, %branch36 ], [ %l1_out_buffer_58_4, %branch35 ], [ %l1_out_buffer_58_4, %branch34 ], [ %l1_out_buffer_58_4, %branch33 ], [ %l1_out_buffer_58_4, %branch32 ], [ %l1_out_buffer_58_4, %branch31 ], [ %l1_out_buffer_58_4, %branch30 ], [ %l1_out_buffer_58_4, %branch29 ], [ %l1_out_buffer_58_4, %branch28 ], [ %l1_out_buffer_58_4, %branch27 ], [ %l1_out_buffer_58_4, %branch26 ], [ %l1_out_buffer_58_4, %branch25 ], [ %l1_out_buffer_58_4, %branch24 ], [ %l1_out_buffer_58_4, %branch23 ], [ %l1_out_buffer_58_4, %branch22 ], [ %l1_out_buffer_58_4, %branch21 ], [ %l1_out_buffer_58_4, %branch20 ], [ %l1_out_buffer_58_4, %branch19 ], [ %l1_out_buffer_58_4, %branch18 ], [ %l1_out_buffer_58_4, %branch17 ], [ %l1_out_buffer_58_4, %branch16 ], [ %l1_out_buffer_58_4, %branch15 ], [ %l1_out_buffer_58_4, %branch14 ], [ %l1_out_buffer_58_4, %branch13 ], [ %l1_out_buffer_58_4, %branch12 ], [ %l1_out_buffer_58_4, %branch11 ], [ %l1_out_buffer_58_4, %branch10 ], [ %l1_out_buffer_58_4, %branch9 ], [ %l1_out_buffer_58_4, %branch8 ], [ %l1_out_buffer_58_4, %branch7 ], [ %l1_out_buffer_58_4, %branch6 ], [ %l1_out_buffer_58_4, %branch5 ], [ %l1_out_buffer_58_4, %branch4 ], [ %l1_out_buffer_58_4, %branch3 ], [ %l1_out_buffer_58_4, %branch2 ], [ %l1_out_buffer_58_4, %branch1 ], [ %l1_out_buffer_58_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_58_5"/></StgValue>
</operation>

<operation id="1387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:6  %l1_out_buffer_57_5 = phi i32 [ %l1_out_buffer_57_4, %branch63 ], [ %l1_out_buffer_57_4, %branch62 ], [ %l1_out_buffer_57_4, %branch61 ], [ %l1_out_buffer_57_4, %branch60 ], [ %l1_out_buffer_57_4, %branch59 ], [ %l1_out_buffer_57_4, %branch58 ], [ %l1_out_buffer_0_5, %branch57 ], [ %l1_out_buffer_57_4, %branch56 ], [ %l1_out_buffer_57_4, %branch55 ], [ %l1_out_buffer_57_4, %branch54 ], [ %l1_out_buffer_57_4, %branch53 ], [ %l1_out_buffer_57_4, %branch52 ], [ %l1_out_buffer_57_4, %branch51 ], [ %l1_out_buffer_57_4, %branch50 ], [ %l1_out_buffer_57_4, %branch49 ], [ %l1_out_buffer_57_4, %branch48 ], [ %l1_out_buffer_57_4, %branch47 ], [ %l1_out_buffer_57_4, %branch46 ], [ %l1_out_buffer_57_4, %branch45 ], [ %l1_out_buffer_57_4, %branch44 ], [ %l1_out_buffer_57_4, %branch43 ], [ %l1_out_buffer_57_4, %branch42 ], [ %l1_out_buffer_57_4, %branch41 ], [ %l1_out_buffer_57_4, %branch40 ], [ %l1_out_buffer_57_4, %branch39 ], [ %l1_out_buffer_57_4, %branch38 ], [ %l1_out_buffer_57_4, %branch37 ], [ %l1_out_buffer_57_4, %branch36 ], [ %l1_out_buffer_57_4, %branch35 ], [ %l1_out_buffer_57_4, %branch34 ], [ %l1_out_buffer_57_4, %branch33 ], [ %l1_out_buffer_57_4, %branch32 ], [ %l1_out_buffer_57_4, %branch31 ], [ %l1_out_buffer_57_4, %branch30 ], [ %l1_out_buffer_57_4, %branch29 ], [ %l1_out_buffer_57_4, %branch28 ], [ %l1_out_buffer_57_4, %branch27 ], [ %l1_out_buffer_57_4, %branch26 ], [ %l1_out_buffer_57_4, %branch25 ], [ %l1_out_buffer_57_4, %branch24 ], [ %l1_out_buffer_57_4, %branch23 ], [ %l1_out_buffer_57_4, %branch22 ], [ %l1_out_buffer_57_4, %branch21 ], [ %l1_out_buffer_57_4, %branch20 ], [ %l1_out_buffer_57_4, %branch19 ], [ %l1_out_buffer_57_4, %branch18 ], [ %l1_out_buffer_57_4, %branch17 ], [ %l1_out_buffer_57_4, %branch16 ], [ %l1_out_buffer_57_4, %branch15 ], [ %l1_out_buffer_57_4, %branch14 ], [ %l1_out_buffer_57_4, %branch13 ], [ %l1_out_buffer_57_4, %branch12 ], [ %l1_out_buffer_57_4, %branch11 ], [ %l1_out_buffer_57_4, %branch10 ], [ %l1_out_buffer_57_4, %branch9 ], [ %l1_out_buffer_57_4, %branch8 ], [ %l1_out_buffer_57_4, %branch7 ], [ %l1_out_buffer_57_4, %branch6 ], [ %l1_out_buffer_57_4, %branch5 ], [ %l1_out_buffer_57_4, %branch4 ], [ %l1_out_buffer_57_4, %branch3 ], [ %l1_out_buffer_57_4, %branch2 ], [ %l1_out_buffer_57_4, %branch1 ], [ %l1_out_buffer_57_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_57_5"/></StgValue>
</operation>

<operation id="1388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:7  %l1_out_buffer_56_5 = phi i32 [ %l1_out_buffer_56_4, %branch63 ], [ %l1_out_buffer_56_4, %branch62 ], [ %l1_out_buffer_56_4, %branch61 ], [ %l1_out_buffer_56_4, %branch60 ], [ %l1_out_buffer_56_4, %branch59 ], [ %l1_out_buffer_56_4, %branch58 ], [ %l1_out_buffer_56_4, %branch57 ], [ %l1_out_buffer_0_5, %branch56 ], [ %l1_out_buffer_56_4, %branch55 ], [ %l1_out_buffer_56_4, %branch54 ], [ %l1_out_buffer_56_4, %branch53 ], [ %l1_out_buffer_56_4, %branch52 ], [ %l1_out_buffer_56_4, %branch51 ], [ %l1_out_buffer_56_4, %branch50 ], [ %l1_out_buffer_56_4, %branch49 ], [ %l1_out_buffer_56_4, %branch48 ], [ %l1_out_buffer_56_4, %branch47 ], [ %l1_out_buffer_56_4, %branch46 ], [ %l1_out_buffer_56_4, %branch45 ], [ %l1_out_buffer_56_4, %branch44 ], [ %l1_out_buffer_56_4, %branch43 ], [ %l1_out_buffer_56_4, %branch42 ], [ %l1_out_buffer_56_4, %branch41 ], [ %l1_out_buffer_56_4, %branch40 ], [ %l1_out_buffer_56_4, %branch39 ], [ %l1_out_buffer_56_4, %branch38 ], [ %l1_out_buffer_56_4, %branch37 ], [ %l1_out_buffer_56_4, %branch36 ], [ %l1_out_buffer_56_4, %branch35 ], [ %l1_out_buffer_56_4, %branch34 ], [ %l1_out_buffer_56_4, %branch33 ], [ %l1_out_buffer_56_4, %branch32 ], [ %l1_out_buffer_56_4, %branch31 ], [ %l1_out_buffer_56_4, %branch30 ], [ %l1_out_buffer_56_4, %branch29 ], [ %l1_out_buffer_56_4, %branch28 ], [ %l1_out_buffer_56_4, %branch27 ], [ %l1_out_buffer_56_4, %branch26 ], [ %l1_out_buffer_56_4, %branch25 ], [ %l1_out_buffer_56_4, %branch24 ], [ %l1_out_buffer_56_4, %branch23 ], [ %l1_out_buffer_56_4, %branch22 ], [ %l1_out_buffer_56_4, %branch21 ], [ %l1_out_buffer_56_4, %branch20 ], [ %l1_out_buffer_56_4, %branch19 ], [ %l1_out_buffer_56_4, %branch18 ], [ %l1_out_buffer_56_4, %branch17 ], [ %l1_out_buffer_56_4, %branch16 ], [ %l1_out_buffer_56_4, %branch15 ], [ %l1_out_buffer_56_4, %branch14 ], [ %l1_out_buffer_56_4, %branch13 ], [ %l1_out_buffer_56_4, %branch12 ], [ %l1_out_buffer_56_4, %branch11 ], [ %l1_out_buffer_56_4, %branch10 ], [ %l1_out_buffer_56_4, %branch9 ], [ %l1_out_buffer_56_4, %branch8 ], [ %l1_out_buffer_56_4, %branch7 ], [ %l1_out_buffer_56_4, %branch6 ], [ %l1_out_buffer_56_4, %branch5 ], [ %l1_out_buffer_56_4, %branch4 ], [ %l1_out_buffer_56_4, %branch3 ], [ %l1_out_buffer_56_4, %branch2 ], [ %l1_out_buffer_56_4, %branch1 ], [ %l1_out_buffer_56_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_56_5"/></StgValue>
</operation>

<operation id="1389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:8  %l1_out_buffer_55_5 = phi i32 [ %l1_out_buffer_55_4, %branch63 ], [ %l1_out_buffer_55_4, %branch62 ], [ %l1_out_buffer_55_4, %branch61 ], [ %l1_out_buffer_55_4, %branch60 ], [ %l1_out_buffer_55_4, %branch59 ], [ %l1_out_buffer_55_4, %branch58 ], [ %l1_out_buffer_55_4, %branch57 ], [ %l1_out_buffer_55_4, %branch56 ], [ %l1_out_buffer_0_5, %branch55 ], [ %l1_out_buffer_55_4, %branch54 ], [ %l1_out_buffer_55_4, %branch53 ], [ %l1_out_buffer_55_4, %branch52 ], [ %l1_out_buffer_55_4, %branch51 ], [ %l1_out_buffer_55_4, %branch50 ], [ %l1_out_buffer_55_4, %branch49 ], [ %l1_out_buffer_55_4, %branch48 ], [ %l1_out_buffer_55_4, %branch47 ], [ %l1_out_buffer_55_4, %branch46 ], [ %l1_out_buffer_55_4, %branch45 ], [ %l1_out_buffer_55_4, %branch44 ], [ %l1_out_buffer_55_4, %branch43 ], [ %l1_out_buffer_55_4, %branch42 ], [ %l1_out_buffer_55_4, %branch41 ], [ %l1_out_buffer_55_4, %branch40 ], [ %l1_out_buffer_55_4, %branch39 ], [ %l1_out_buffer_55_4, %branch38 ], [ %l1_out_buffer_55_4, %branch37 ], [ %l1_out_buffer_55_4, %branch36 ], [ %l1_out_buffer_55_4, %branch35 ], [ %l1_out_buffer_55_4, %branch34 ], [ %l1_out_buffer_55_4, %branch33 ], [ %l1_out_buffer_55_4, %branch32 ], [ %l1_out_buffer_55_4, %branch31 ], [ %l1_out_buffer_55_4, %branch30 ], [ %l1_out_buffer_55_4, %branch29 ], [ %l1_out_buffer_55_4, %branch28 ], [ %l1_out_buffer_55_4, %branch27 ], [ %l1_out_buffer_55_4, %branch26 ], [ %l1_out_buffer_55_4, %branch25 ], [ %l1_out_buffer_55_4, %branch24 ], [ %l1_out_buffer_55_4, %branch23 ], [ %l1_out_buffer_55_4, %branch22 ], [ %l1_out_buffer_55_4, %branch21 ], [ %l1_out_buffer_55_4, %branch20 ], [ %l1_out_buffer_55_4, %branch19 ], [ %l1_out_buffer_55_4, %branch18 ], [ %l1_out_buffer_55_4, %branch17 ], [ %l1_out_buffer_55_4, %branch16 ], [ %l1_out_buffer_55_4, %branch15 ], [ %l1_out_buffer_55_4, %branch14 ], [ %l1_out_buffer_55_4, %branch13 ], [ %l1_out_buffer_55_4, %branch12 ], [ %l1_out_buffer_55_4, %branch11 ], [ %l1_out_buffer_55_4, %branch10 ], [ %l1_out_buffer_55_4, %branch9 ], [ %l1_out_buffer_55_4, %branch8 ], [ %l1_out_buffer_55_4, %branch7 ], [ %l1_out_buffer_55_4, %branch6 ], [ %l1_out_buffer_55_4, %branch5 ], [ %l1_out_buffer_55_4, %branch4 ], [ %l1_out_buffer_55_4, %branch3 ], [ %l1_out_buffer_55_4, %branch2 ], [ %l1_out_buffer_55_4, %branch1 ], [ %l1_out_buffer_55_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_55_5"/></StgValue>
</operation>

<operation id="1390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:9  %l1_out_buffer_54_5 = phi i32 [ %l1_out_buffer_54_4, %branch63 ], [ %l1_out_buffer_54_4, %branch62 ], [ %l1_out_buffer_54_4, %branch61 ], [ %l1_out_buffer_54_4, %branch60 ], [ %l1_out_buffer_54_4, %branch59 ], [ %l1_out_buffer_54_4, %branch58 ], [ %l1_out_buffer_54_4, %branch57 ], [ %l1_out_buffer_54_4, %branch56 ], [ %l1_out_buffer_54_4, %branch55 ], [ %l1_out_buffer_0_5, %branch54 ], [ %l1_out_buffer_54_4, %branch53 ], [ %l1_out_buffer_54_4, %branch52 ], [ %l1_out_buffer_54_4, %branch51 ], [ %l1_out_buffer_54_4, %branch50 ], [ %l1_out_buffer_54_4, %branch49 ], [ %l1_out_buffer_54_4, %branch48 ], [ %l1_out_buffer_54_4, %branch47 ], [ %l1_out_buffer_54_4, %branch46 ], [ %l1_out_buffer_54_4, %branch45 ], [ %l1_out_buffer_54_4, %branch44 ], [ %l1_out_buffer_54_4, %branch43 ], [ %l1_out_buffer_54_4, %branch42 ], [ %l1_out_buffer_54_4, %branch41 ], [ %l1_out_buffer_54_4, %branch40 ], [ %l1_out_buffer_54_4, %branch39 ], [ %l1_out_buffer_54_4, %branch38 ], [ %l1_out_buffer_54_4, %branch37 ], [ %l1_out_buffer_54_4, %branch36 ], [ %l1_out_buffer_54_4, %branch35 ], [ %l1_out_buffer_54_4, %branch34 ], [ %l1_out_buffer_54_4, %branch33 ], [ %l1_out_buffer_54_4, %branch32 ], [ %l1_out_buffer_54_4, %branch31 ], [ %l1_out_buffer_54_4, %branch30 ], [ %l1_out_buffer_54_4, %branch29 ], [ %l1_out_buffer_54_4, %branch28 ], [ %l1_out_buffer_54_4, %branch27 ], [ %l1_out_buffer_54_4, %branch26 ], [ %l1_out_buffer_54_4, %branch25 ], [ %l1_out_buffer_54_4, %branch24 ], [ %l1_out_buffer_54_4, %branch23 ], [ %l1_out_buffer_54_4, %branch22 ], [ %l1_out_buffer_54_4, %branch21 ], [ %l1_out_buffer_54_4, %branch20 ], [ %l1_out_buffer_54_4, %branch19 ], [ %l1_out_buffer_54_4, %branch18 ], [ %l1_out_buffer_54_4, %branch17 ], [ %l1_out_buffer_54_4, %branch16 ], [ %l1_out_buffer_54_4, %branch15 ], [ %l1_out_buffer_54_4, %branch14 ], [ %l1_out_buffer_54_4, %branch13 ], [ %l1_out_buffer_54_4, %branch12 ], [ %l1_out_buffer_54_4, %branch11 ], [ %l1_out_buffer_54_4, %branch10 ], [ %l1_out_buffer_54_4, %branch9 ], [ %l1_out_buffer_54_4, %branch8 ], [ %l1_out_buffer_54_4, %branch7 ], [ %l1_out_buffer_54_4, %branch6 ], [ %l1_out_buffer_54_4, %branch5 ], [ %l1_out_buffer_54_4, %branch4 ], [ %l1_out_buffer_54_4, %branch3 ], [ %l1_out_buffer_54_4, %branch2 ], [ %l1_out_buffer_54_4, %branch1 ], [ %l1_out_buffer_54_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_54_5"/></StgValue>
</operation>

<operation id="1391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:10  %l1_out_buffer_53_5 = phi i32 [ %l1_out_buffer_53_4, %branch63 ], [ %l1_out_buffer_53_4, %branch62 ], [ %l1_out_buffer_53_4, %branch61 ], [ %l1_out_buffer_53_4, %branch60 ], [ %l1_out_buffer_53_4, %branch59 ], [ %l1_out_buffer_53_4, %branch58 ], [ %l1_out_buffer_53_4, %branch57 ], [ %l1_out_buffer_53_4, %branch56 ], [ %l1_out_buffer_53_4, %branch55 ], [ %l1_out_buffer_53_4, %branch54 ], [ %l1_out_buffer_0_5, %branch53 ], [ %l1_out_buffer_53_4, %branch52 ], [ %l1_out_buffer_53_4, %branch51 ], [ %l1_out_buffer_53_4, %branch50 ], [ %l1_out_buffer_53_4, %branch49 ], [ %l1_out_buffer_53_4, %branch48 ], [ %l1_out_buffer_53_4, %branch47 ], [ %l1_out_buffer_53_4, %branch46 ], [ %l1_out_buffer_53_4, %branch45 ], [ %l1_out_buffer_53_4, %branch44 ], [ %l1_out_buffer_53_4, %branch43 ], [ %l1_out_buffer_53_4, %branch42 ], [ %l1_out_buffer_53_4, %branch41 ], [ %l1_out_buffer_53_4, %branch40 ], [ %l1_out_buffer_53_4, %branch39 ], [ %l1_out_buffer_53_4, %branch38 ], [ %l1_out_buffer_53_4, %branch37 ], [ %l1_out_buffer_53_4, %branch36 ], [ %l1_out_buffer_53_4, %branch35 ], [ %l1_out_buffer_53_4, %branch34 ], [ %l1_out_buffer_53_4, %branch33 ], [ %l1_out_buffer_53_4, %branch32 ], [ %l1_out_buffer_53_4, %branch31 ], [ %l1_out_buffer_53_4, %branch30 ], [ %l1_out_buffer_53_4, %branch29 ], [ %l1_out_buffer_53_4, %branch28 ], [ %l1_out_buffer_53_4, %branch27 ], [ %l1_out_buffer_53_4, %branch26 ], [ %l1_out_buffer_53_4, %branch25 ], [ %l1_out_buffer_53_4, %branch24 ], [ %l1_out_buffer_53_4, %branch23 ], [ %l1_out_buffer_53_4, %branch22 ], [ %l1_out_buffer_53_4, %branch21 ], [ %l1_out_buffer_53_4, %branch20 ], [ %l1_out_buffer_53_4, %branch19 ], [ %l1_out_buffer_53_4, %branch18 ], [ %l1_out_buffer_53_4, %branch17 ], [ %l1_out_buffer_53_4, %branch16 ], [ %l1_out_buffer_53_4, %branch15 ], [ %l1_out_buffer_53_4, %branch14 ], [ %l1_out_buffer_53_4, %branch13 ], [ %l1_out_buffer_53_4, %branch12 ], [ %l1_out_buffer_53_4, %branch11 ], [ %l1_out_buffer_53_4, %branch10 ], [ %l1_out_buffer_53_4, %branch9 ], [ %l1_out_buffer_53_4, %branch8 ], [ %l1_out_buffer_53_4, %branch7 ], [ %l1_out_buffer_53_4, %branch6 ], [ %l1_out_buffer_53_4, %branch5 ], [ %l1_out_buffer_53_4, %branch4 ], [ %l1_out_buffer_53_4, %branch3 ], [ %l1_out_buffer_53_4, %branch2 ], [ %l1_out_buffer_53_4, %branch1 ], [ %l1_out_buffer_53_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_53_5"/></StgValue>
</operation>

<operation id="1392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:11  %l1_out_buffer_52_5 = phi i32 [ %l1_out_buffer_52_4, %branch63 ], [ %l1_out_buffer_52_4, %branch62 ], [ %l1_out_buffer_52_4, %branch61 ], [ %l1_out_buffer_52_4, %branch60 ], [ %l1_out_buffer_52_4, %branch59 ], [ %l1_out_buffer_52_4, %branch58 ], [ %l1_out_buffer_52_4, %branch57 ], [ %l1_out_buffer_52_4, %branch56 ], [ %l1_out_buffer_52_4, %branch55 ], [ %l1_out_buffer_52_4, %branch54 ], [ %l1_out_buffer_52_4, %branch53 ], [ %l1_out_buffer_0_5, %branch52 ], [ %l1_out_buffer_52_4, %branch51 ], [ %l1_out_buffer_52_4, %branch50 ], [ %l1_out_buffer_52_4, %branch49 ], [ %l1_out_buffer_52_4, %branch48 ], [ %l1_out_buffer_52_4, %branch47 ], [ %l1_out_buffer_52_4, %branch46 ], [ %l1_out_buffer_52_4, %branch45 ], [ %l1_out_buffer_52_4, %branch44 ], [ %l1_out_buffer_52_4, %branch43 ], [ %l1_out_buffer_52_4, %branch42 ], [ %l1_out_buffer_52_4, %branch41 ], [ %l1_out_buffer_52_4, %branch40 ], [ %l1_out_buffer_52_4, %branch39 ], [ %l1_out_buffer_52_4, %branch38 ], [ %l1_out_buffer_52_4, %branch37 ], [ %l1_out_buffer_52_4, %branch36 ], [ %l1_out_buffer_52_4, %branch35 ], [ %l1_out_buffer_52_4, %branch34 ], [ %l1_out_buffer_52_4, %branch33 ], [ %l1_out_buffer_52_4, %branch32 ], [ %l1_out_buffer_52_4, %branch31 ], [ %l1_out_buffer_52_4, %branch30 ], [ %l1_out_buffer_52_4, %branch29 ], [ %l1_out_buffer_52_4, %branch28 ], [ %l1_out_buffer_52_4, %branch27 ], [ %l1_out_buffer_52_4, %branch26 ], [ %l1_out_buffer_52_4, %branch25 ], [ %l1_out_buffer_52_4, %branch24 ], [ %l1_out_buffer_52_4, %branch23 ], [ %l1_out_buffer_52_4, %branch22 ], [ %l1_out_buffer_52_4, %branch21 ], [ %l1_out_buffer_52_4, %branch20 ], [ %l1_out_buffer_52_4, %branch19 ], [ %l1_out_buffer_52_4, %branch18 ], [ %l1_out_buffer_52_4, %branch17 ], [ %l1_out_buffer_52_4, %branch16 ], [ %l1_out_buffer_52_4, %branch15 ], [ %l1_out_buffer_52_4, %branch14 ], [ %l1_out_buffer_52_4, %branch13 ], [ %l1_out_buffer_52_4, %branch12 ], [ %l1_out_buffer_52_4, %branch11 ], [ %l1_out_buffer_52_4, %branch10 ], [ %l1_out_buffer_52_4, %branch9 ], [ %l1_out_buffer_52_4, %branch8 ], [ %l1_out_buffer_52_4, %branch7 ], [ %l1_out_buffer_52_4, %branch6 ], [ %l1_out_buffer_52_4, %branch5 ], [ %l1_out_buffer_52_4, %branch4 ], [ %l1_out_buffer_52_4, %branch3 ], [ %l1_out_buffer_52_4, %branch2 ], [ %l1_out_buffer_52_4, %branch1 ], [ %l1_out_buffer_52_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_52_5"/></StgValue>
</operation>

<operation id="1393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:12  %l1_out_buffer_51_5 = phi i32 [ %l1_out_buffer_51_4, %branch63 ], [ %l1_out_buffer_51_4, %branch62 ], [ %l1_out_buffer_51_4, %branch61 ], [ %l1_out_buffer_51_4, %branch60 ], [ %l1_out_buffer_51_4, %branch59 ], [ %l1_out_buffer_51_4, %branch58 ], [ %l1_out_buffer_51_4, %branch57 ], [ %l1_out_buffer_51_4, %branch56 ], [ %l1_out_buffer_51_4, %branch55 ], [ %l1_out_buffer_51_4, %branch54 ], [ %l1_out_buffer_51_4, %branch53 ], [ %l1_out_buffer_51_4, %branch52 ], [ %l1_out_buffer_0_5, %branch51 ], [ %l1_out_buffer_51_4, %branch50 ], [ %l1_out_buffer_51_4, %branch49 ], [ %l1_out_buffer_51_4, %branch48 ], [ %l1_out_buffer_51_4, %branch47 ], [ %l1_out_buffer_51_4, %branch46 ], [ %l1_out_buffer_51_4, %branch45 ], [ %l1_out_buffer_51_4, %branch44 ], [ %l1_out_buffer_51_4, %branch43 ], [ %l1_out_buffer_51_4, %branch42 ], [ %l1_out_buffer_51_4, %branch41 ], [ %l1_out_buffer_51_4, %branch40 ], [ %l1_out_buffer_51_4, %branch39 ], [ %l1_out_buffer_51_4, %branch38 ], [ %l1_out_buffer_51_4, %branch37 ], [ %l1_out_buffer_51_4, %branch36 ], [ %l1_out_buffer_51_4, %branch35 ], [ %l1_out_buffer_51_4, %branch34 ], [ %l1_out_buffer_51_4, %branch33 ], [ %l1_out_buffer_51_4, %branch32 ], [ %l1_out_buffer_51_4, %branch31 ], [ %l1_out_buffer_51_4, %branch30 ], [ %l1_out_buffer_51_4, %branch29 ], [ %l1_out_buffer_51_4, %branch28 ], [ %l1_out_buffer_51_4, %branch27 ], [ %l1_out_buffer_51_4, %branch26 ], [ %l1_out_buffer_51_4, %branch25 ], [ %l1_out_buffer_51_4, %branch24 ], [ %l1_out_buffer_51_4, %branch23 ], [ %l1_out_buffer_51_4, %branch22 ], [ %l1_out_buffer_51_4, %branch21 ], [ %l1_out_buffer_51_4, %branch20 ], [ %l1_out_buffer_51_4, %branch19 ], [ %l1_out_buffer_51_4, %branch18 ], [ %l1_out_buffer_51_4, %branch17 ], [ %l1_out_buffer_51_4, %branch16 ], [ %l1_out_buffer_51_4, %branch15 ], [ %l1_out_buffer_51_4, %branch14 ], [ %l1_out_buffer_51_4, %branch13 ], [ %l1_out_buffer_51_4, %branch12 ], [ %l1_out_buffer_51_4, %branch11 ], [ %l1_out_buffer_51_4, %branch10 ], [ %l1_out_buffer_51_4, %branch9 ], [ %l1_out_buffer_51_4, %branch8 ], [ %l1_out_buffer_51_4, %branch7 ], [ %l1_out_buffer_51_4, %branch6 ], [ %l1_out_buffer_51_4, %branch5 ], [ %l1_out_buffer_51_4, %branch4 ], [ %l1_out_buffer_51_4, %branch3 ], [ %l1_out_buffer_51_4, %branch2 ], [ %l1_out_buffer_51_4, %branch1 ], [ %l1_out_buffer_51_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_51_5"/></StgValue>
</operation>

<operation id="1394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:13  %l1_out_buffer_50_5 = phi i32 [ %l1_out_buffer_50_4, %branch63 ], [ %l1_out_buffer_50_4, %branch62 ], [ %l1_out_buffer_50_4, %branch61 ], [ %l1_out_buffer_50_4, %branch60 ], [ %l1_out_buffer_50_4, %branch59 ], [ %l1_out_buffer_50_4, %branch58 ], [ %l1_out_buffer_50_4, %branch57 ], [ %l1_out_buffer_50_4, %branch56 ], [ %l1_out_buffer_50_4, %branch55 ], [ %l1_out_buffer_50_4, %branch54 ], [ %l1_out_buffer_50_4, %branch53 ], [ %l1_out_buffer_50_4, %branch52 ], [ %l1_out_buffer_50_4, %branch51 ], [ %l1_out_buffer_0_5, %branch50 ], [ %l1_out_buffer_50_4, %branch49 ], [ %l1_out_buffer_50_4, %branch48 ], [ %l1_out_buffer_50_4, %branch47 ], [ %l1_out_buffer_50_4, %branch46 ], [ %l1_out_buffer_50_4, %branch45 ], [ %l1_out_buffer_50_4, %branch44 ], [ %l1_out_buffer_50_4, %branch43 ], [ %l1_out_buffer_50_4, %branch42 ], [ %l1_out_buffer_50_4, %branch41 ], [ %l1_out_buffer_50_4, %branch40 ], [ %l1_out_buffer_50_4, %branch39 ], [ %l1_out_buffer_50_4, %branch38 ], [ %l1_out_buffer_50_4, %branch37 ], [ %l1_out_buffer_50_4, %branch36 ], [ %l1_out_buffer_50_4, %branch35 ], [ %l1_out_buffer_50_4, %branch34 ], [ %l1_out_buffer_50_4, %branch33 ], [ %l1_out_buffer_50_4, %branch32 ], [ %l1_out_buffer_50_4, %branch31 ], [ %l1_out_buffer_50_4, %branch30 ], [ %l1_out_buffer_50_4, %branch29 ], [ %l1_out_buffer_50_4, %branch28 ], [ %l1_out_buffer_50_4, %branch27 ], [ %l1_out_buffer_50_4, %branch26 ], [ %l1_out_buffer_50_4, %branch25 ], [ %l1_out_buffer_50_4, %branch24 ], [ %l1_out_buffer_50_4, %branch23 ], [ %l1_out_buffer_50_4, %branch22 ], [ %l1_out_buffer_50_4, %branch21 ], [ %l1_out_buffer_50_4, %branch20 ], [ %l1_out_buffer_50_4, %branch19 ], [ %l1_out_buffer_50_4, %branch18 ], [ %l1_out_buffer_50_4, %branch17 ], [ %l1_out_buffer_50_4, %branch16 ], [ %l1_out_buffer_50_4, %branch15 ], [ %l1_out_buffer_50_4, %branch14 ], [ %l1_out_buffer_50_4, %branch13 ], [ %l1_out_buffer_50_4, %branch12 ], [ %l1_out_buffer_50_4, %branch11 ], [ %l1_out_buffer_50_4, %branch10 ], [ %l1_out_buffer_50_4, %branch9 ], [ %l1_out_buffer_50_4, %branch8 ], [ %l1_out_buffer_50_4, %branch7 ], [ %l1_out_buffer_50_4, %branch6 ], [ %l1_out_buffer_50_4, %branch5 ], [ %l1_out_buffer_50_4, %branch4 ], [ %l1_out_buffer_50_4, %branch3 ], [ %l1_out_buffer_50_4, %branch2 ], [ %l1_out_buffer_50_4, %branch1 ], [ %l1_out_buffer_50_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_50_5"/></StgValue>
</operation>

<operation id="1395" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:14  %l1_out_buffer_49_5 = phi i32 [ %l1_out_buffer_49_4, %branch63 ], [ %l1_out_buffer_49_4, %branch62 ], [ %l1_out_buffer_49_4, %branch61 ], [ %l1_out_buffer_49_4, %branch60 ], [ %l1_out_buffer_49_4, %branch59 ], [ %l1_out_buffer_49_4, %branch58 ], [ %l1_out_buffer_49_4, %branch57 ], [ %l1_out_buffer_49_4, %branch56 ], [ %l1_out_buffer_49_4, %branch55 ], [ %l1_out_buffer_49_4, %branch54 ], [ %l1_out_buffer_49_4, %branch53 ], [ %l1_out_buffer_49_4, %branch52 ], [ %l1_out_buffer_49_4, %branch51 ], [ %l1_out_buffer_49_4, %branch50 ], [ %l1_out_buffer_0_5, %branch49 ], [ %l1_out_buffer_49_4, %branch48 ], [ %l1_out_buffer_49_4, %branch47 ], [ %l1_out_buffer_49_4, %branch46 ], [ %l1_out_buffer_49_4, %branch45 ], [ %l1_out_buffer_49_4, %branch44 ], [ %l1_out_buffer_49_4, %branch43 ], [ %l1_out_buffer_49_4, %branch42 ], [ %l1_out_buffer_49_4, %branch41 ], [ %l1_out_buffer_49_4, %branch40 ], [ %l1_out_buffer_49_4, %branch39 ], [ %l1_out_buffer_49_4, %branch38 ], [ %l1_out_buffer_49_4, %branch37 ], [ %l1_out_buffer_49_4, %branch36 ], [ %l1_out_buffer_49_4, %branch35 ], [ %l1_out_buffer_49_4, %branch34 ], [ %l1_out_buffer_49_4, %branch33 ], [ %l1_out_buffer_49_4, %branch32 ], [ %l1_out_buffer_49_4, %branch31 ], [ %l1_out_buffer_49_4, %branch30 ], [ %l1_out_buffer_49_4, %branch29 ], [ %l1_out_buffer_49_4, %branch28 ], [ %l1_out_buffer_49_4, %branch27 ], [ %l1_out_buffer_49_4, %branch26 ], [ %l1_out_buffer_49_4, %branch25 ], [ %l1_out_buffer_49_4, %branch24 ], [ %l1_out_buffer_49_4, %branch23 ], [ %l1_out_buffer_49_4, %branch22 ], [ %l1_out_buffer_49_4, %branch21 ], [ %l1_out_buffer_49_4, %branch20 ], [ %l1_out_buffer_49_4, %branch19 ], [ %l1_out_buffer_49_4, %branch18 ], [ %l1_out_buffer_49_4, %branch17 ], [ %l1_out_buffer_49_4, %branch16 ], [ %l1_out_buffer_49_4, %branch15 ], [ %l1_out_buffer_49_4, %branch14 ], [ %l1_out_buffer_49_4, %branch13 ], [ %l1_out_buffer_49_4, %branch12 ], [ %l1_out_buffer_49_4, %branch11 ], [ %l1_out_buffer_49_4, %branch10 ], [ %l1_out_buffer_49_4, %branch9 ], [ %l1_out_buffer_49_4, %branch8 ], [ %l1_out_buffer_49_4, %branch7 ], [ %l1_out_buffer_49_4, %branch6 ], [ %l1_out_buffer_49_4, %branch5 ], [ %l1_out_buffer_49_4, %branch4 ], [ %l1_out_buffer_49_4, %branch3 ], [ %l1_out_buffer_49_4, %branch2 ], [ %l1_out_buffer_49_4, %branch1 ], [ %l1_out_buffer_49_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_49_5"/></StgValue>
</operation>

<operation id="1396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:15  %l1_out_buffer_48_5 = phi i32 [ %l1_out_buffer_48_4, %branch63 ], [ %l1_out_buffer_48_4, %branch62 ], [ %l1_out_buffer_48_4, %branch61 ], [ %l1_out_buffer_48_4, %branch60 ], [ %l1_out_buffer_48_4, %branch59 ], [ %l1_out_buffer_48_4, %branch58 ], [ %l1_out_buffer_48_4, %branch57 ], [ %l1_out_buffer_48_4, %branch56 ], [ %l1_out_buffer_48_4, %branch55 ], [ %l1_out_buffer_48_4, %branch54 ], [ %l1_out_buffer_48_4, %branch53 ], [ %l1_out_buffer_48_4, %branch52 ], [ %l1_out_buffer_48_4, %branch51 ], [ %l1_out_buffer_48_4, %branch50 ], [ %l1_out_buffer_48_4, %branch49 ], [ %l1_out_buffer_0_5, %branch48 ], [ %l1_out_buffer_48_4, %branch47 ], [ %l1_out_buffer_48_4, %branch46 ], [ %l1_out_buffer_48_4, %branch45 ], [ %l1_out_buffer_48_4, %branch44 ], [ %l1_out_buffer_48_4, %branch43 ], [ %l1_out_buffer_48_4, %branch42 ], [ %l1_out_buffer_48_4, %branch41 ], [ %l1_out_buffer_48_4, %branch40 ], [ %l1_out_buffer_48_4, %branch39 ], [ %l1_out_buffer_48_4, %branch38 ], [ %l1_out_buffer_48_4, %branch37 ], [ %l1_out_buffer_48_4, %branch36 ], [ %l1_out_buffer_48_4, %branch35 ], [ %l1_out_buffer_48_4, %branch34 ], [ %l1_out_buffer_48_4, %branch33 ], [ %l1_out_buffer_48_4, %branch32 ], [ %l1_out_buffer_48_4, %branch31 ], [ %l1_out_buffer_48_4, %branch30 ], [ %l1_out_buffer_48_4, %branch29 ], [ %l1_out_buffer_48_4, %branch28 ], [ %l1_out_buffer_48_4, %branch27 ], [ %l1_out_buffer_48_4, %branch26 ], [ %l1_out_buffer_48_4, %branch25 ], [ %l1_out_buffer_48_4, %branch24 ], [ %l1_out_buffer_48_4, %branch23 ], [ %l1_out_buffer_48_4, %branch22 ], [ %l1_out_buffer_48_4, %branch21 ], [ %l1_out_buffer_48_4, %branch20 ], [ %l1_out_buffer_48_4, %branch19 ], [ %l1_out_buffer_48_4, %branch18 ], [ %l1_out_buffer_48_4, %branch17 ], [ %l1_out_buffer_48_4, %branch16 ], [ %l1_out_buffer_48_4, %branch15 ], [ %l1_out_buffer_48_4, %branch14 ], [ %l1_out_buffer_48_4, %branch13 ], [ %l1_out_buffer_48_4, %branch12 ], [ %l1_out_buffer_48_4, %branch11 ], [ %l1_out_buffer_48_4, %branch10 ], [ %l1_out_buffer_48_4, %branch9 ], [ %l1_out_buffer_48_4, %branch8 ], [ %l1_out_buffer_48_4, %branch7 ], [ %l1_out_buffer_48_4, %branch6 ], [ %l1_out_buffer_48_4, %branch5 ], [ %l1_out_buffer_48_4, %branch4 ], [ %l1_out_buffer_48_4, %branch3 ], [ %l1_out_buffer_48_4, %branch2 ], [ %l1_out_buffer_48_4, %branch1 ], [ %l1_out_buffer_48_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_48_5"/></StgValue>
</operation>

<operation id="1397" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:16  %l1_out_buffer_47_5 = phi i32 [ %l1_out_buffer_47_4, %branch63 ], [ %l1_out_buffer_47_4, %branch62 ], [ %l1_out_buffer_47_4, %branch61 ], [ %l1_out_buffer_47_4, %branch60 ], [ %l1_out_buffer_47_4, %branch59 ], [ %l1_out_buffer_47_4, %branch58 ], [ %l1_out_buffer_47_4, %branch57 ], [ %l1_out_buffer_47_4, %branch56 ], [ %l1_out_buffer_47_4, %branch55 ], [ %l1_out_buffer_47_4, %branch54 ], [ %l1_out_buffer_47_4, %branch53 ], [ %l1_out_buffer_47_4, %branch52 ], [ %l1_out_buffer_47_4, %branch51 ], [ %l1_out_buffer_47_4, %branch50 ], [ %l1_out_buffer_47_4, %branch49 ], [ %l1_out_buffer_47_4, %branch48 ], [ %l1_out_buffer_0_5, %branch47 ], [ %l1_out_buffer_47_4, %branch46 ], [ %l1_out_buffer_47_4, %branch45 ], [ %l1_out_buffer_47_4, %branch44 ], [ %l1_out_buffer_47_4, %branch43 ], [ %l1_out_buffer_47_4, %branch42 ], [ %l1_out_buffer_47_4, %branch41 ], [ %l1_out_buffer_47_4, %branch40 ], [ %l1_out_buffer_47_4, %branch39 ], [ %l1_out_buffer_47_4, %branch38 ], [ %l1_out_buffer_47_4, %branch37 ], [ %l1_out_buffer_47_4, %branch36 ], [ %l1_out_buffer_47_4, %branch35 ], [ %l1_out_buffer_47_4, %branch34 ], [ %l1_out_buffer_47_4, %branch33 ], [ %l1_out_buffer_47_4, %branch32 ], [ %l1_out_buffer_47_4, %branch31 ], [ %l1_out_buffer_47_4, %branch30 ], [ %l1_out_buffer_47_4, %branch29 ], [ %l1_out_buffer_47_4, %branch28 ], [ %l1_out_buffer_47_4, %branch27 ], [ %l1_out_buffer_47_4, %branch26 ], [ %l1_out_buffer_47_4, %branch25 ], [ %l1_out_buffer_47_4, %branch24 ], [ %l1_out_buffer_47_4, %branch23 ], [ %l1_out_buffer_47_4, %branch22 ], [ %l1_out_buffer_47_4, %branch21 ], [ %l1_out_buffer_47_4, %branch20 ], [ %l1_out_buffer_47_4, %branch19 ], [ %l1_out_buffer_47_4, %branch18 ], [ %l1_out_buffer_47_4, %branch17 ], [ %l1_out_buffer_47_4, %branch16 ], [ %l1_out_buffer_47_4, %branch15 ], [ %l1_out_buffer_47_4, %branch14 ], [ %l1_out_buffer_47_4, %branch13 ], [ %l1_out_buffer_47_4, %branch12 ], [ %l1_out_buffer_47_4, %branch11 ], [ %l1_out_buffer_47_4, %branch10 ], [ %l1_out_buffer_47_4, %branch9 ], [ %l1_out_buffer_47_4, %branch8 ], [ %l1_out_buffer_47_4, %branch7 ], [ %l1_out_buffer_47_4, %branch6 ], [ %l1_out_buffer_47_4, %branch5 ], [ %l1_out_buffer_47_4, %branch4 ], [ %l1_out_buffer_47_4, %branch3 ], [ %l1_out_buffer_47_4, %branch2 ], [ %l1_out_buffer_47_4, %branch1 ], [ %l1_out_buffer_47_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_47_5"/></StgValue>
</operation>

<operation id="1398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:17  %l1_out_buffer_46_5 = phi i32 [ %l1_out_buffer_46_4, %branch63 ], [ %l1_out_buffer_46_4, %branch62 ], [ %l1_out_buffer_46_4, %branch61 ], [ %l1_out_buffer_46_4, %branch60 ], [ %l1_out_buffer_46_4, %branch59 ], [ %l1_out_buffer_46_4, %branch58 ], [ %l1_out_buffer_46_4, %branch57 ], [ %l1_out_buffer_46_4, %branch56 ], [ %l1_out_buffer_46_4, %branch55 ], [ %l1_out_buffer_46_4, %branch54 ], [ %l1_out_buffer_46_4, %branch53 ], [ %l1_out_buffer_46_4, %branch52 ], [ %l1_out_buffer_46_4, %branch51 ], [ %l1_out_buffer_46_4, %branch50 ], [ %l1_out_buffer_46_4, %branch49 ], [ %l1_out_buffer_46_4, %branch48 ], [ %l1_out_buffer_46_4, %branch47 ], [ %l1_out_buffer_0_5, %branch46 ], [ %l1_out_buffer_46_4, %branch45 ], [ %l1_out_buffer_46_4, %branch44 ], [ %l1_out_buffer_46_4, %branch43 ], [ %l1_out_buffer_46_4, %branch42 ], [ %l1_out_buffer_46_4, %branch41 ], [ %l1_out_buffer_46_4, %branch40 ], [ %l1_out_buffer_46_4, %branch39 ], [ %l1_out_buffer_46_4, %branch38 ], [ %l1_out_buffer_46_4, %branch37 ], [ %l1_out_buffer_46_4, %branch36 ], [ %l1_out_buffer_46_4, %branch35 ], [ %l1_out_buffer_46_4, %branch34 ], [ %l1_out_buffer_46_4, %branch33 ], [ %l1_out_buffer_46_4, %branch32 ], [ %l1_out_buffer_46_4, %branch31 ], [ %l1_out_buffer_46_4, %branch30 ], [ %l1_out_buffer_46_4, %branch29 ], [ %l1_out_buffer_46_4, %branch28 ], [ %l1_out_buffer_46_4, %branch27 ], [ %l1_out_buffer_46_4, %branch26 ], [ %l1_out_buffer_46_4, %branch25 ], [ %l1_out_buffer_46_4, %branch24 ], [ %l1_out_buffer_46_4, %branch23 ], [ %l1_out_buffer_46_4, %branch22 ], [ %l1_out_buffer_46_4, %branch21 ], [ %l1_out_buffer_46_4, %branch20 ], [ %l1_out_buffer_46_4, %branch19 ], [ %l1_out_buffer_46_4, %branch18 ], [ %l1_out_buffer_46_4, %branch17 ], [ %l1_out_buffer_46_4, %branch16 ], [ %l1_out_buffer_46_4, %branch15 ], [ %l1_out_buffer_46_4, %branch14 ], [ %l1_out_buffer_46_4, %branch13 ], [ %l1_out_buffer_46_4, %branch12 ], [ %l1_out_buffer_46_4, %branch11 ], [ %l1_out_buffer_46_4, %branch10 ], [ %l1_out_buffer_46_4, %branch9 ], [ %l1_out_buffer_46_4, %branch8 ], [ %l1_out_buffer_46_4, %branch7 ], [ %l1_out_buffer_46_4, %branch6 ], [ %l1_out_buffer_46_4, %branch5 ], [ %l1_out_buffer_46_4, %branch4 ], [ %l1_out_buffer_46_4, %branch3 ], [ %l1_out_buffer_46_4, %branch2 ], [ %l1_out_buffer_46_4, %branch1 ], [ %l1_out_buffer_46_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_46_5"/></StgValue>
</operation>

<operation id="1399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:18  %l1_out_buffer_45_5 = phi i32 [ %l1_out_buffer_45_4, %branch63 ], [ %l1_out_buffer_45_4, %branch62 ], [ %l1_out_buffer_45_4, %branch61 ], [ %l1_out_buffer_45_4, %branch60 ], [ %l1_out_buffer_45_4, %branch59 ], [ %l1_out_buffer_45_4, %branch58 ], [ %l1_out_buffer_45_4, %branch57 ], [ %l1_out_buffer_45_4, %branch56 ], [ %l1_out_buffer_45_4, %branch55 ], [ %l1_out_buffer_45_4, %branch54 ], [ %l1_out_buffer_45_4, %branch53 ], [ %l1_out_buffer_45_4, %branch52 ], [ %l1_out_buffer_45_4, %branch51 ], [ %l1_out_buffer_45_4, %branch50 ], [ %l1_out_buffer_45_4, %branch49 ], [ %l1_out_buffer_45_4, %branch48 ], [ %l1_out_buffer_45_4, %branch47 ], [ %l1_out_buffer_45_4, %branch46 ], [ %l1_out_buffer_0_5, %branch45 ], [ %l1_out_buffer_45_4, %branch44 ], [ %l1_out_buffer_45_4, %branch43 ], [ %l1_out_buffer_45_4, %branch42 ], [ %l1_out_buffer_45_4, %branch41 ], [ %l1_out_buffer_45_4, %branch40 ], [ %l1_out_buffer_45_4, %branch39 ], [ %l1_out_buffer_45_4, %branch38 ], [ %l1_out_buffer_45_4, %branch37 ], [ %l1_out_buffer_45_4, %branch36 ], [ %l1_out_buffer_45_4, %branch35 ], [ %l1_out_buffer_45_4, %branch34 ], [ %l1_out_buffer_45_4, %branch33 ], [ %l1_out_buffer_45_4, %branch32 ], [ %l1_out_buffer_45_4, %branch31 ], [ %l1_out_buffer_45_4, %branch30 ], [ %l1_out_buffer_45_4, %branch29 ], [ %l1_out_buffer_45_4, %branch28 ], [ %l1_out_buffer_45_4, %branch27 ], [ %l1_out_buffer_45_4, %branch26 ], [ %l1_out_buffer_45_4, %branch25 ], [ %l1_out_buffer_45_4, %branch24 ], [ %l1_out_buffer_45_4, %branch23 ], [ %l1_out_buffer_45_4, %branch22 ], [ %l1_out_buffer_45_4, %branch21 ], [ %l1_out_buffer_45_4, %branch20 ], [ %l1_out_buffer_45_4, %branch19 ], [ %l1_out_buffer_45_4, %branch18 ], [ %l1_out_buffer_45_4, %branch17 ], [ %l1_out_buffer_45_4, %branch16 ], [ %l1_out_buffer_45_4, %branch15 ], [ %l1_out_buffer_45_4, %branch14 ], [ %l1_out_buffer_45_4, %branch13 ], [ %l1_out_buffer_45_4, %branch12 ], [ %l1_out_buffer_45_4, %branch11 ], [ %l1_out_buffer_45_4, %branch10 ], [ %l1_out_buffer_45_4, %branch9 ], [ %l1_out_buffer_45_4, %branch8 ], [ %l1_out_buffer_45_4, %branch7 ], [ %l1_out_buffer_45_4, %branch6 ], [ %l1_out_buffer_45_4, %branch5 ], [ %l1_out_buffer_45_4, %branch4 ], [ %l1_out_buffer_45_4, %branch3 ], [ %l1_out_buffer_45_4, %branch2 ], [ %l1_out_buffer_45_4, %branch1 ], [ %l1_out_buffer_45_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_45_5"/></StgValue>
</operation>

<operation id="1400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:19  %l1_out_buffer_44_5 = phi i32 [ %l1_out_buffer_44_4, %branch63 ], [ %l1_out_buffer_44_4, %branch62 ], [ %l1_out_buffer_44_4, %branch61 ], [ %l1_out_buffer_44_4, %branch60 ], [ %l1_out_buffer_44_4, %branch59 ], [ %l1_out_buffer_44_4, %branch58 ], [ %l1_out_buffer_44_4, %branch57 ], [ %l1_out_buffer_44_4, %branch56 ], [ %l1_out_buffer_44_4, %branch55 ], [ %l1_out_buffer_44_4, %branch54 ], [ %l1_out_buffer_44_4, %branch53 ], [ %l1_out_buffer_44_4, %branch52 ], [ %l1_out_buffer_44_4, %branch51 ], [ %l1_out_buffer_44_4, %branch50 ], [ %l1_out_buffer_44_4, %branch49 ], [ %l1_out_buffer_44_4, %branch48 ], [ %l1_out_buffer_44_4, %branch47 ], [ %l1_out_buffer_44_4, %branch46 ], [ %l1_out_buffer_44_4, %branch45 ], [ %l1_out_buffer_0_5, %branch44 ], [ %l1_out_buffer_44_4, %branch43 ], [ %l1_out_buffer_44_4, %branch42 ], [ %l1_out_buffer_44_4, %branch41 ], [ %l1_out_buffer_44_4, %branch40 ], [ %l1_out_buffer_44_4, %branch39 ], [ %l1_out_buffer_44_4, %branch38 ], [ %l1_out_buffer_44_4, %branch37 ], [ %l1_out_buffer_44_4, %branch36 ], [ %l1_out_buffer_44_4, %branch35 ], [ %l1_out_buffer_44_4, %branch34 ], [ %l1_out_buffer_44_4, %branch33 ], [ %l1_out_buffer_44_4, %branch32 ], [ %l1_out_buffer_44_4, %branch31 ], [ %l1_out_buffer_44_4, %branch30 ], [ %l1_out_buffer_44_4, %branch29 ], [ %l1_out_buffer_44_4, %branch28 ], [ %l1_out_buffer_44_4, %branch27 ], [ %l1_out_buffer_44_4, %branch26 ], [ %l1_out_buffer_44_4, %branch25 ], [ %l1_out_buffer_44_4, %branch24 ], [ %l1_out_buffer_44_4, %branch23 ], [ %l1_out_buffer_44_4, %branch22 ], [ %l1_out_buffer_44_4, %branch21 ], [ %l1_out_buffer_44_4, %branch20 ], [ %l1_out_buffer_44_4, %branch19 ], [ %l1_out_buffer_44_4, %branch18 ], [ %l1_out_buffer_44_4, %branch17 ], [ %l1_out_buffer_44_4, %branch16 ], [ %l1_out_buffer_44_4, %branch15 ], [ %l1_out_buffer_44_4, %branch14 ], [ %l1_out_buffer_44_4, %branch13 ], [ %l1_out_buffer_44_4, %branch12 ], [ %l1_out_buffer_44_4, %branch11 ], [ %l1_out_buffer_44_4, %branch10 ], [ %l1_out_buffer_44_4, %branch9 ], [ %l1_out_buffer_44_4, %branch8 ], [ %l1_out_buffer_44_4, %branch7 ], [ %l1_out_buffer_44_4, %branch6 ], [ %l1_out_buffer_44_4, %branch5 ], [ %l1_out_buffer_44_4, %branch4 ], [ %l1_out_buffer_44_4, %branch3 ], [ %l1_out_buffer_44_4, %branch2 ], [ %l1_out_buffer_44_4, %branch1 ], [ %l1_out_buffer_44_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_44_5"/></StgValue>
</operation>

<operation id="1401" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:20  %l1_out_buffer_43_5 = phi i32 [ %l1_out_buffer_43_4, %branch63 ], [ %l1_out_buffer_43_4, %branch62 ], [ %l1_out_buffer_43_4, %branch61 ], [ %l1_out_buffer_43_4, %branch60 ], [ %l1_out_buffer_43_4, %branch59 ], [ %l1_out_buffer_43_4, %branch58 ], [ %l1_out_buffer_43_4, %branch57 ], [ %l1_out_buffer_43_4, %branch56 ], [ %l1_out_buffer_43_4, %branch55 ], [ %l1_out_buffer_43_4, %branch54 ], [ %l1_out_buffer_43_4, %branch53 ], [ %l1_out_buffer_43_4, %branch52 ], [ %l1_out_buffer_43_4, %branch51 ], [ %l1_out_buffer_43_4, %branch50 ], [ %l1_out_buffer_43_4, %branch49 ], [ %l1_out_buffer_43_4, %branch48 ], [ %l1_out_buffer_43_4, %branch47 ], [ %l1_out_buffer_43_4, %branch46 ], [ %l1_out_buffer_43_4, %branch45 ], [ %l1_out_buffer_43_4, %branch44 ], [ %l1_out_buffer_0_5, %branch43 ], [ %l1_out_buffer_43_4, %branch42 ], [ %l1_out_buffer_43_4, %branch41 ], [ %l1_out_buffer_43_4, %branch40 ], [ %l1_out_buffer_43_4, %branch39 ], [ %l1_out_buffer_43_4, %branch38 ], [ %l1_out_buffer_43_4, %branch37 ], [ %l1_out_buffer_43_4, %branch36 ], [ %l1_out_buffer_43_4, %branch35 ], [ %l1_out_buffer_43_4, %branch34 ], [ %l1_out_buffer_43_4, %branch33 ], [ %l1_out_buffer_43_4, %branch32 ], [ %l1_out_buffer_43_4, %branch31 ], [ %l1_out_buffer_43_4, %branch30 ], [ %l1_out_buffer_43_4, %branch29 ], [ %l1_out_buffer_43_4, %branch28 ], [ %l1_out_buffer_43_4, %branch27 ], [ %l1_out_buffer_43_4, %branch26 ], [ %l1_out_buffer_43_4, %branch25 ], [ %l1_out_buffer_43_4, %branch24 ], [ %l1_out_buffer_43_4, %branch23 ], [ %l1_out_buffer_43_4, %branch22 ], [ %l1_out_buffer_43_4, %branch21 ], [ %l1_out_buffer_43_4, %branch20 ], [ %l1_out_buffer_43_4, %branch19 ], [ %l1_out_buffer_43_4, %branch18 ], [ %l1_out_buffer_43_4, %branch17 ], [ %l1_out_buffer_43_4, %branch16 ], [ %l1_out_buffer_43_4, %branch15 ], [ %l1_out_buffer_43_4, %branch14 ], [ %l1_out_buffer_43_4, %branch13 ], [ %l1_out_buffer_43_4, %branch12 ], [ %l1_out_buffer_43_4, %branch11 ], [ %l1_out_buffer_43_4, %branch10 ], [ %l1_out_buffer_43_4, %branch9 ], [ %l1_out_buffer_43_4, %branch8 ], [ %l1_out_buffer_43_4, %branch7 ], [ %l1_out_buffer_43_4, %branch6 ], [ %l1_out_buffer_43_4, %branch5 ], [ %l1_out_buffer_43_4, %branch4 ], [ %l1_out_buffer_43_4, %branch3 ], [ %l1_out_buffer_43_4, %branch2 ], [ %l1_out_buffer_43_4, %branch1 ], [ %l1_out_buffer_43_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_43_5"/></StgValue>
</operation>

<operation id="1402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:21  %l1_out_buffer_42_5 = phi i32 [ %l1_out_buffer_42_4, %branch63 ], [ %l1_out_buffer_42_4, %branch62 ], [ %l1_out_buffer_42_4, %branch61 ], [ %l1_out_buffer_42_4, %branch60 ], [ %l1_out_buffer_42_4, %branch59 ], [ %l1_out_buffer_42_4, %branch58 ], [ %l1_out_buffer_42_4, %branch57 ], [ %l1_out_buffer_42_4, %branch56 ], [ %l1_out_buffer_42_4, %branch55 ], [ %l1_out_buffer_42_4, %branch54 ], [ %l1_out_buffer_42_4, %branch53 ], [ %l1_out_buffer_42_4, %branch52 ], [ %l1_out_buffer_42_4, %branch51 ], [ %l1_out_buffer_42_4, %branch50 ], [ %l1_out_buffer_42_4, %branch49 ], [ %l1_out_buffer_42_4, %branch48 ], [ %l1_out_buffer_42_4, %branch47 ], [ %l1_out_buffer_42_4, %branch46 ], [ %l1_out_buffer_42_4, %branch45 ], [ %l1_out_buffer_42_4, %branch44 ], [ %l1_out_buffer_42_4, %branch43 ], [ %l1_out_buffer_0_5, %branch42 ], [ %l1_out_buffer_42_4, %branch41 ], [ %l1_out_buffer_42_4, %branch40 ], [ %l1_out_buffer_42_4, %branch39 ], [ %l1_out_buffer_42_4, %branch38 ], [ %l1_out_buffer_42_4, %branch37 ], [ %l1_out_buffer_42_4, %branch36 ], [ %l1_out_buffer_42_4, %branch35 ], [ %l1_out_buffer_42_4, %branch34 ], [ %l1_out_buffer_42_4, %branch33 ], [ %l1_out_buffer_42_4, %branch32 ], [ %l1_out_buffer_42_4, %branch31 ], [ %l1_out_buffer_42_4, %branch30 ], [ %l1_out_buffer_42_4, %branch29 ], [ %l1_out_buffer_42_4, %branch28 ], [ %l1_out_buffer_42_4, %branch27 ], [ %l1_out_buffer_42_4, %branch26 ], [ %l1_out_buffer_42_4, %branch25 ], [ %l1_out_buffer_42_4, %branch24 ], [ %l1_out_buffer_42_4, %branch23 ], [ %l1_out_buffer_42_4, %branch22 ], [ %l1_out_buffer_42_4, %branch21 ], [ %l1_out_buffer_42_4, %branch20 ], [ %l1_out_buffer_42_4, %branch19 ], [ %l1_out_buffer_42_4, %branch18 ], [ %l1_out_buffer_42_4, %branch17 ], [ %l1_out_buffer_42_4, %branch16 ], [ %l1_out_buffer_42_4, %branch15 ], [ %l1_out_buffer_42_4, %branch14 ], [ %l1_out_buffer_42_4, %branch13 ], [ %l1_out_buffer_42_4, %branch12 ], [ %l1_out_buffer_42_4, %branch11 ], [ %l1_out_buffer_42_4, %branch10 ], [ %l1_out_buffer_42_4, %branch9 ], [ %l1_out_buffer_42_4, %branch8 ], [ %l1_out_buffer_42_4, %branch7 ], [ %l1_out_buffer_42_4, %branch6 ], [ %l1_out_buffer_42_4, %branch5 ], [ %l1_out_buffer_42_4, %branch4 ], [ %l1_out_buffer_42_4, %branch3 ], [ %l1_out_buffer_42_4, %branch2 ], [ %l1_out_buffer_42_4, %branch1 ], [ %l1_out_buffer_42_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_42_5"/></StgValue>
</operation>

<operation id="1403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:22  %l1_out_buffer_41_5 = phi i32 [ %l1_out_buffer_41_4, %branch63 ], [ %l1_out_buffer_41_4, %branch62 ], [ %l1_out_buffer_41_4, %branch61 ], [ %l1_out_buffer_41_4, %branch60 ], [ %l1_out_buffer_41_4, %branch59 ], [ %l1_out_buffer_41_4, %branch58 ], [ %l1_out_buffer_41_4, %branch57 ], [ %l1_out_buffer_41_4, %branch56 ], [ %l1_out_buffer_41_4, %branch55 ], [ %l1_out_buffer_41_4, %branch54 ], [ %l1_out_buffer_41_4, %branch53 ], [ %l1_out_buffer_41_4, %branch52 ], [ %l1_out_buffer_41_4, %branch51 ], [ %l1_out_buffer_41_4, %branch50 ], [ %l1_out_buffer_41_4, %branch49 ], [ %l1_out_buffer_41_4, %branch48 ], [ %l1_out_buffer_41_4, %branch47 ], [ %l1_out_buffer_41_4, %branch46 ], [ %l1_out_buffer_41_4, %branch45 ], [ %l1_out_buffer_41_4, %branch44 ], [ %l1_out_buffer_41_4, %branch43 ], [ %l1_out_buffer_41_4, %branch42 ], [ %l1_out_buffer_0_5, %branch41 ], [ %l1_out_buffer_41_4, %branch40 ], [ %l1_out_buffer_41_4, %branch39 ], [ %l1_out_buffer_41_4, %branch38 ], [ %l1_out_buffer_41_4, %branch37 ], [ %l1_out_buffer_41_4, %branch36 ], [ %l1_out_buffer_41_4, %branch35 ], [ %l1_out_buffer_41_4, %branch34 ], [ %l1_out_buffer_41_4, %branch33 ], [ %l1_out_buffer_41_4, %branch32 ], [ %l1_out_buffer_41_4, %branch31 ], [ %l1_out_buffer_41_4, %branch30 ], [ %l1_out_buffer_41_4, %branch29 ], [ %l1_out_buffer_41_4, %branch28 ], [ %l1_out_buffer_41_4, %branch27 ], [ %l1_out_buffer_41_4, %branch26 ], [ %l1_out_buffer_41_4, %branch25 ], [ %l1_out_buffer_41_4, %branch24 ], [ %l1_out_buffer_41_4, %branch23 ], [ %l1_out_buffer_41_4, %branch22 ], [ %l1_out_buffer_41_4, %branch21 ], [ %l1_out_buffer_41_4, %branch20 ], [ %l1_out_buffer_41_4, %branch19 ], [ %l1_out_buffer_41_4, %branch18 ], [ %l1_out_buffer_41_4, %branch17 ], [ %l1_out_buffer_41_4, %branch16 ], [ %l1_out_buffer_41_4, %branch15 ], [ %l1_out_buffer_41_4, %branch14 ], [ %l1_out_buffer_41_4, %branch13 ], [ %l1_out_buffer_41_4, %branch12 ], [ %l1_out_buffer_41_4, %branch11 ], [ %l1_out_buffer_41_4, %branch10 ], [ %l1_out_buffer_41_4, %branch9 ], [ %l1_out_buffer_41_4, %branch8 ], [ %l1_out_buffer_41_4, %branch7 ], [ %l1_out_buffer_41_4, %branch6 ], [ %l1_out_buffer_41_4, %branch5 ], [ %l1_out_buffer_41_4, %branch4 ], [ %l1_out_buffer_41_4, %branch3 ], [ %l1_out_buffer_41_4, %branch2 ], [ %l1_out_buffer_41_4, %branch1 ], [ %l1_out_buffer_41_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_41_5"/></StgValue>
</operation>

<operation id="1404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:23  %l1_out_buffer_40_5 = phi i32 [ %l1_out_buffer_40_4, %branch63 ], [ %l1_out_buffer_40_4, %branch62 ], [ %l1_out_buffer_40_4, %branch61 ], [ %l1_out_buffer_40_4, %branch60 ], [ %l1_out_buffer_40_4, %branch59 ], [ %l1_out_buffer_40_4, %branch58 ], [ %l1_out_buffer_40_4, %branch57 ], [ %l1_out_buffer_40_4, %branch56 ], [ %l1_out_buffer_40_4, %branch55 ], [ %l1_out_buffer_40_4, %branch54 ], [ %l1_out_buffer_40_4, %branch53 ], [ %l1_out_buffer_40_4, %branch52 ], [ %l1_out_buffer_40_4, %branch51 ], [ %l1_out_buffer_40_4, %branch50 ], [ %l1_out_buffer_40_4, %branch49 ], [ %l1_out_buffer_40_4, %branch48 ], [ %l1_out_buffer_40_4, %branch47 ], [ %l1_out_buffer_40_4, %branch46 ], [ %l1_out_buffer_40_4, %branch45 ], [ %l1_out_buffer_40_4, %branch44 ], [ %l1_out_buffer_40_4, %branch43 ], [ %l1_out_buffer_40_4, %branch42 ], [ %l1_out_buffer_40_4, %branch41 ], [ %l1_out_buffer_0_5, %branch40 ], [ %l1_out_buffer_40_4, %branch39 ], [ %l1_out_buffer_40_4, %branch38 ], [ %l1_out_buffer_40_4, %branch37 ], [ %l1_out_buffer_40_4, %branch36 ], [ %l1_out_buffer_40_4, %branch35 ], [ %l1_out_buffer_40_4, %branch34 ], [ %l1_out_buffer_40_4, %branch33 ], [ %l1_out_buffer_40_4, %branch32 ], [ %l1_out_buffer_40_4, %branch31 ], [ %l1_out_buffer_40_4, %branch30 ], [ %l1_out_buffer_40_4, %branch29 ], [ %l1_out_buffer_40_4, %branch28 ], [ %l1_out_buffer_40_4, %branch27 ], [ %l1_out_buffer_40_4, %branch26 ], [ %l1_out_buffer_40_4, %branch25 ], [ %l1_out_buffer_40_4, %branch24 ], [ %l1_out_buffer_40_4, %branch23 ], [ %l1_out_buffer_40_4, %branch22 ], [ %l1_out_buffer_40_4, %branch21 ], [ %l1_out_buffer_40_4, %branch20 ], [ %l1_out_buffer_40_4, %branch19 ], [ %l1_out_buffer_40_4, %branch18 ], [ %l1_out_buffer_40_4, %branch17 ], [ %l1_out_buffer_40_4, %branch16 ], [ %l1_out_buffer_40_4, %branch15 ], [ %l1_out_buffer_40_4, %branch14 ], [ %l1_out_buffer_40_4, %branch13 ], [ %l1_out_buffer_40_4, %branch12 ], [ %l1_out_buffer_40_4, %branch11 ], [ %l1_out_buffer_40_4, %branch10 ], [ %l1_out_buffer_40_4, %branch9 ], [ %l1_out_buffer_40_4, %branch8 ], [ %l1_out_buffer_40_4, %branch7 ], [ %l1_out_buffer_40_4, %branch6 ], [ %l1_out_buffer_40_4, %branch5 ], [ %l1_out_buffer_40_4, %branch4 ], [ %l1_out_buffer_40_4, %branch3 ], [ %l1_out_buffer_40_4, %branch2 ], [ %l1_out_buffer_40_4, %branch1 ], [ %l1_out_buffer_40_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_40_5"/></StgValue>
</operation>

<operation id="1405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:24  %l1_out_buffer_39_5 = phi i32 [ %l1_out_buffer_39_4, %branch63 ], [ %l1_out_buffer_39_4, %branch62 ], [ %l1_out_buffer_39_4, %branch61 ], [ %l1_out_buffer_39_4, %branch60 ], [ %l1_out_buffer_39_4, %branch59 ], [ %l1_out_buffer_39_4, %branch58 ], [ %l1_out_buffer_39_4, %branch57 ], [ %l1_out_buffer_39_4, %branch56 ], [ %l1_out_buffer_39_4, %branch55 ], [ %l1_out_buffer_39_4, %branch54 ], [ %l1_out_buffer_39_4, %branch53 ], [ %l1_out_buffer_39_4, %branch52 ], [ %l1_out_buffer_39_4, %branch51 ], [ %l1_out_buffer_39_4, %branch50 ], [ %l1_out_buffer_39_4, %branch49 ], [ %l1_out_buffer_39_4, %branch48 ], [ %l1_out_buffer_39_4, %branch47 ], [ %l1_out_buffer_39_4, %branch46 ], [ %l1_out_buffer_39_4, %branch45 ], [ %l1_out_buffer_39_4, %branch44 ], [ %l1_out_buffer_39_4, %branch43 ], [ %l1_out_buffer_39_4, %branch42 ], [ %l1_out_buffer_39_4, %branch41 ], [ %l1_out_buffer_39_4, %branch40 ], [ %l1_out_buffer_0_5, %branch39 ], [ %l1_out_buffer_39_4, %branch38 ], [ %l1_out_buffer_39_4, %branch37 ], [ %l1_out_buffer_39_4, %branch36 ], [ %l1_out_buffer_39_4, %branch35 ], [ %l1_out_buffer_39_4, %branch34 ], [ %l1_out_buffer_39_4, %branch33 ], [ %l1_out_buffer_39_4, %branch32 ], [ %l1_out_buffer_39_4, %branch31 ], [ %l1_out_buffer_39_4, %branch30 ], [ %l1_out_buffer_39_4, %branch29 ], [ %l1_out_buffer_39_4, %branch28 ], [ %l1_out_buffer_39_4, %branch27 ], [ %l1_out_buffer_39_4, %branch26 ], [ %l1_out_buffer_39_4, %branch25 ], [ %l1_out_buffer_39_4, %branch24 ], [ %l1_out_buffer_39_4, %branch23 ], [ %l1_out_buffer_39_4, %branch22 ], [ %l1_out_buffer_39_4, %branch21 ], [ %l1_out_buffer_39_4, %branch20 ], [ %l1_out_buffer_39_4, %branch19 ], [ %l1_out_buffer_39_4, %branch18 ], [ %l1_out_buffer_39_4, %branch17 ], [ %l1_out_buffer_39_4, %branch16 ], [ %l1_out_buffer_39_4, %branch15 ], [ %l1_out_buffer_39_4, %branch14 ], [ %l1_out_buffer_39_4, %branch13 ], [ %l1_out_buffer_39_4, %branch12 ], [ %l1_out_buffer_39_4, %branch11 ], [ %l1_out_buffer_39_4, %branch10 ], [ %l1_out_buffer_39_4, %branch9 ], [ %l1_out_buffer_39_4, %branch8 ], [ %l1_out_buffer_39_4, %branch7 ], [ %l1_out_buffer_39_4, %branch6 ], [ %l1_out_buffer_39_4, %branch5 ], [ %l1_out_buffer_39_4, %branch4 ], [ %l1_out_buffer_39_4, %branch3 ], [ %l1_out_buffer_39_4, %branch2 ], [ %l1_out_buffer_39_4, %branch1 ], [ %l1_out_buffer_39_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_39_5"/></StgValue>
</operation>

<operation id="1406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:25  %l1_out_buffer_38_5 = phi i32 [ %l1_out_buffer_38_4, %branch63 ], [ %l1_out_buffer_38_4, %branch62 ], [ %l1_out_buffer_38_4, %branch61 ], [ %l1_out_buffer_38_4, %branch60 ], [ %l1_out_buffer_38_4, %branch59 ], [ %l1_out_buffer_38_4, %branch58 ], [ %l1_out_buffer_38_4, %branch57 ], [ %l1_out_buffer_38_4, %branch56 ], [ %l1_out_buffer_38_4, %branch55 ], [ %l1_out_buffer_38_4, %branch54 ], [ %l1_out_buffer_38_4, %branch53 ], [ %l1_out_buffer_38_4, %branch52 ], [ %l1_out_buffer_38_4, %branch51 ], [ %l1_out_buffer_38_4, %branch50 ], [ %l1_out_buffer_38_4, %branch49 ], [ %l1_out_buffer_38_4, %branch48 ], [ %l1_out_buffer_38_4, %branch47 ], [ %l1_out_buffer_38_4, %branch46 ], [ %l1_out_buffer_38_4, %branch45 ], [ %l1_out_buffer_38_4, %branch44 ], [ %l1_out_buffer_38_4, %branch43 ], [ %l1_out_buffer_38_4, %branch42 ], [ %l1_out_buffer_38_4, %branch41 ], [ %l1_out_buffer_38_4, %branch40 ], [ %l1_out_buffer_38_4, %branch39 ], [ %l1_out_buffer_0_5, %branch38 ], [ %l1_out_buffer_38_4, %branch37 ], [ %l1_out_buffer_38_4, %branch36 ], [ %l1_out_buffer_38_4, %branch35 ], [ %l1_out_buffer_38_4, %branch34 ], [ %l1_out_buffer_38_4, %branch33 ], [ %l1_out_buffer_38_4, %branch32 ], [ %l1_out_buffer_38_4, %branch31 ], [ %l1_out_buffer_38_4, %branch30 ], [ %l1_out_buffer_38_4, %branch29 ], [ %l1_out_buffer_38_4, %branch28 ], [ %l1_out_buffer_38_4, %branch27 ], [ %l1_out_buffer_38_4, %branch26 ], [ %l1_out_buffer_38_4, %branch25 ], [ %l1_out_buffer_38_4, %branch24 ], [ %l1_out_buffer_38_4, %branch23 ], [ %l1_out_buffer_38_4, %branch22 ], [ %l1_out_buffer_38_4, %branch21 ], [ %l1_out_buffer_38_4, %branch20 ], [ %l1_out_buffer_38_4, %branch19 ], [ %l1_out_buffer_38_4, %branch18 ], [ %l1_out_buffer_38_4, %branch17 ], [ %l1_out_buffer_38_4, %branch16 ], [ %l1_out_buffer_38_4, %branch15 ], [ %l1_out_buffer_38_4, %branch14 ], [ %l1_out_buffer_38_4, %branch13 ], [ %l1_out_buffer_38_4, %branch12 ], [ %l1_out_buffer_38_4, %branch11 ], [ %l1_out_buffer_38_4, %branch10 ], [ %l1_out_buffer_38_4, %branch9 ], [ %l1_out_buffer_38_4, %branch8 ], [ %l1_out_buffer_38_4, %branch7 ], [ %l1_out_buffer_38_4, %branch6 ], [ %l1_out_buffer_38_4, %branch5 ], [ %l1_out_buffer_38_4, %branch4 ], [ %l1_out_buffer_38_4, %branch3 ], [ %l1_out_buffer_38_4, %branch2 ], [ %l1_out_buffer_38_4, %branch1 ], [ %l1_out_buffer_38_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_38_5"/></StgValue>
</operation>

<operation id="1407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:26  %l1_out_buffer_37_5 = phi i32 [ %l1_out_buffer_37_4, %branch63 ], [ %l1_out_buffer_37_4, %branch62 ], [ %l1_out_buffer_37_4, %branch61 ], [ %l1_out_buffer_37_4, %branch60 ], [ %l1_out_buffer_37_4, %branch59 ], [ %l1_out_buffer_37_4, %branch58 ], [ %l1_out_buffer_37_4, %branch57 ], [ %l1_out_buffer_37_4, %branch56 ], [ %l1_out_buffer_37_4, %branch55 ], [ %l1_out_buffer_37_4, %branch54 ], [ %l1_out_buffer_37_4, %branch53 ], [ %l1_out_buffer_37_4, %branch52 ], [ %l1_out_buffer_37_4, %branch51 ], [ %l1_out_buffer_37_4, %branch50 ], [ %l1_out_buffer_37_4, %branch49 ], [ %l1_out_buffer_37_4, %branch48 ], [ %l1_out_buffer_37_4, %branch47 ], [ %l1_out_buffer_37_4, %branch46 ], [ %l1_out_buffer_37_4, %branch45 ], [ %l1_out_buffer_37_4, %branch44 ], [ %l1_out_buffer_37_4, %branch43 ], [ %l1_out_buffer_37_4, %branch42 ], [ %l1_out_buffer_37_4, %branch41 ], [ %l1_out_buffer_37_4, %branch40 ], [ %l1_out_buffer_37_4, %branch39 ], [ %l1_out_buffer_37_4, %branch38 ], [ %l1_out_buffer_0_5, %branch37 ], [ %l1_out_buffer_37_4, %branch36 ], [ %l1_out_buffer_37_4, %branch35 ], [ %l1_out_buffer_37_4, %branch34 ], [ %l1_out_buffer_37_4, %branch33 ], [ %l1_out_buffer_37_4, %branch32 ], [ %l1_out_buffer_37_4, %branch31 ], [ %l1_out_buffer_37_4, %branch30 ], [ %l1_out_buffer_37_4, %branch29 ], [ %l1_out_buffer_37_4, %branch28 ], [ %l1_out_buffer_37_4, %branch27 ], [ %l1_out_buffer_37_4, %branch26 ], [ %l1_out_buffer_37_4, %branch25 ], [ %l1_out_buffer_37_4, %branch24 ], [ %l1_out_buffer_37_4, %branch23 ], [ %l1_out_buffer_37_4, %branch22 ], [ %l1_out_buffer_37_4, %branch21 ], [ %l1_out_buffer_37_4, %branch20 ], [ %l1_out_buffer_37_4, %branch19 ], [ %l1_out_buffer_37_4, %branch18 ], [ %l1_out_buffer_37_4, %branch17 ], [ %l1_out_buffer_37_4, %branch16 ], [ %l1_out_buffer_37_4, %branch15 ], [ %l1_out_buffer_37_4, %branch14 ], [ %l1_out_buffer_37_4, %branch13 ], [ %l1_out_buffer_37_4, %branch12 ], [ %l1_out_buffer_37_4, %branch11 ], [ %l1_out_buffer_37_4, %branch10 ], [ %l1_out_buffer_37_4, %branch9 ], [ %l1_out_buffer_37_4, %branch8 ], [ %l1_out_buffer_37_4, %branch7 ], [ %l1_out_buffer_37_4, %branch6 ], [ %l1_out_buffer_37_4, %branch5 ], [ %l1_out_buffer_37_4, %branch4 ], [ %l1_out_buffer_37_4, %branch3 ], [ %l1_out_buffer_37_4, %branch2 ], [ %l1_out_buffer_37_4, %branch1 ], [ %l1_out_buffer_37_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_37_5"/></StgValue>
</operation>

<operation id="1408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:27  %l1_out_buffer_36_5 = phi i32 [ %l1_out_buffer_36_4, %branch63 ], [ %l1_out_buffer_36_4, %branch62 ], [ %l1_out_buffer_36_4, %branch61 ], [ %l1_out_buffer_36_4, %branch60 ], [ %l1_out_buffer_36_4, %branch59 ], [ %l1_out_buffer_36_4, %branch58 ], [ %l1_out_buffer_36_4, %branch57 ], [ %l1_out_buffer_36_4, %branch56 ], [ %l1_out_buffer_36_4, %branch55 ], [ %l1_out_buffer_36_4, %branch54 ], [ %l1_out_buffer_36_4, %branch53 ], [ %l1_out_buffer_36_4, %branch52 ], [ %l1_out_buffer_36_4, %branch51 ], [ %l1_out_buffer_36_4, %branch50 ], [ %l1_out_buffer_36_4, %branch49 ], [ %l1_out_buffer_36_4, %branch48 ], [ %l1_out_buffer_36_4, %branch47 ], [ %l1_out_buffer_36_4, %branch46 ], [ %l1_out_buffer_36_4, %branch45 ], [ %l1_out_buffer_36_4, %branch44 ], [ %l1_out_buffer_36_4, %branch43 ], [ %l1_out_buffer_36_4, %branch42 ], [ %l1_out_buffer_36_4, %branch41 ], [ %l1_out_buffer_36_4, %branch40 ], [ %l1_out_buffer_36_4, %branch39 ], [ %l1_out_buffer_36_4, %branch38 ], [ %l1_out_buffer_36_4, %branch37 ], [ %l1_out_buffer_0_5, %branch36 ], [ %l1_out_buffer_36_4, %branch35 ], [ %l1_out_buffer_36_4, %branch34 ], [ %l1_out_buffer_36_4, %branch33 ], [ %l1_out_buffer_36_4, %branch32 ], [ %l1_out_buffer_36_4, %branch31 ], [ %l1_out_buffer_36_4, %branch30 ], [ %l1_out_buffer_36_4, %branch29 ], [ %l1_out_buffer_36_4, %branch28 ], [ %l1_out_buffer_36_4, %branch27 ], [ %l1_out_buffer_36_4, %branch26 ], [ %l1_out_buffer_36_4, %branch25 ], [ %l1_out_buffer_36_4, %branch24 ], [ %l1_out_buffer_36_4, %branch23 ], [ %l1_out_buffer_36_4, %branch22 ], [ %l1_out_buffer_36_4, %branch21 ], [ %l1_out_buffer_36_4, %branch20 ], [ %l1_out_buffer_36_4, %branch19 ], [ %l1_out_buffer_36_4, %branch18 ], [ %l1_out_buffer_36_4, %branch17 ], [ %l1_out_buffer_36_4, %branch16 ], [ %l1_out_buffer_36_4, %branch15 ], [ %l1_out_buffer_36_4, %branch14 ], [ %l1_out_buffer_36_4, %branch13 ], [ %l1_out_buffer_36_4, %branch12 ], [ %l1_out_buffer_36_4, %branch11 ], [ %l1_out_buffer_36_4, %branch10 ], [ %l1_out_buffer_36_4, %branch9 ], [ %l1_out_buffer_36_4, %branch8 ], [ %l1_out_buffer_36_4, %branch7 ], [ %l1_out_buffer_36_4, %branch6 ], [ %l1_out_buffer_36_4, %branch5 ], [ %l1_out_buffer_36_4, %branch4 ], [ %l1_out_buffer_36_4, %branch3 ], [ %l1_out_buffer_36_4, %branch2 ], [ %l1_out_buffer_36_4, %branch1 ], [ %l1_out_buffer_36_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_36_5"/></StgValue>
</operation>

<operation id="1409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:28  %l1_out_buffer_35_5 = phi i32 [ %l1_out_buffer_35_4, %branch63 ], [ %l1_out_buffer_35_4, %branch62 ], [ %l1_out_buffer_35_4, %branch61 ], [ %l1_out_buffer_35_4, %branch60 ], [ %l1_out_buffer_35_4, %branch59 ], [ %l1_out_buffer_35_4, %branch58 ], [ %l1_out_buffer_35_4, %branch57 ], [ %l1_out_buffer_35_4, %branch56 ], [ %l1_out_buffer_35_4, %branch55 ], [ %l1_out_buffer_35_4, %branch54 ], [ %l1_out_buffer_35_4, %branch53 ], [ %l1_out_buffer_35_4, %branch52 ], [ %l1_out_buffer_35_4, %branch51 ], [ %l1_out_buffer_35_4, %branch50 ], [ %l1_out_buffer_35_4, %branch49 ], [ %l1_out_buffer_35_4, %branch48 ], [ %l1_out_buffer_35_4, %branch47 ], [ %l1_out_buffer_35_4, %branch46 ], [ %l1_out_buffer_35_4, %branch45 ], [ %l1_out_buffer_35_4, %branch44 ], [ %l1_out_buffer_35_4, %branch43 ], [ %l1_out_buffer_35_4, %branch42 ], [ %l1_out_buffer_35_4, %branch41 ], [ %l1_out_buffer_35_4, %branch40 ], [ %l1_out_buffer_35_4, %branch39 ], [ %l1_out_buffer_35_4, %branch38 ], [ %l1_out_buffer_35_4, %branch37 ], [ %l1_out_buffer_35_4, %branch36 ], [ %l1_out_buffer_0_5, %branch35 ], [ %l1_out_buffer_35_4, %branch34 ], [ %l1_out_buffer_35_4, %branch33 ], [ %l1_out_buffer_35_4, %branch32 ], [ %l1_out_buffer_35_4, %branch31 ], [ %l1_out_buffer_35_4, %branch30 ], [ %l1_out_buffer_35_4, %branch29 ], [ %l1_out_buffer_35_4, %branch28 ], [ %l1_out_buffer_35_4, %branch27 ], [ %l1_out_buffer_35_4, %branch26 ], [ %l1_out_buffer_35_4, %branch25 ], [ %l1_out_buffer_35_4, %branch24 ], [ %l1_out_buffer_35_4, %branch23 ], [ %l1_out_buffer_35_4, %branch22 ], [ %l1_out_buffer_35_4, %branch21 ], [ %l1_out_buffer_35_4, %branch20 ], [ %l1_out_buffer_35_4, %branch19 ], [ %l1_out_buffer_35_4, %branch18 ], [ %l1_out_buffer_35_4, %branch17 ], [ %l1_out_buffer_35_4, %branch16 ], [ %l1_out_buffer_35_4, %branch15 ], [ %l1_out_buffer_35_4, %branch14 ], [ %l1_out_buffer_35_4, %branch13 ], [ %l1_out_buffer_35_4, %branch12 ], [ %l1_out_buffer_35_4, %branch11 ], [ %l1_out_buffer_35_4, %branch10 ], [ %l1_out_buffer_35_4, %branch9 ], [ %l1_out_buffer_35_4, %branch8 ], [ %l1_out_buffer_35_4, %branch7 ], [ %l1_out_buffer_35_4, %branch6 ], [ %l1_out_buffer_35_4, %branch5 ], [ %l1_out_buffer_35_4, %branch4 ], [ %l1_out_buffer_35_4, %branch3 ], [ %l1_out_buffer_35_4, %branch2 ], [ %l1_out_buffer_35_4, %branch1 ], [ %l1_out_buffer_35_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_35_5"/></StgValue>
</operation>

<operation id="1410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:29  %l1_out_buffer_34_5 = phi i32 [ %l1_out_buffer_34_4, %branch63 ], [ %l1_out_buffer_34_4, %branch62 ], [ %l1_out_buffer_34_4, %branch61 ], [ %l1_out_buffer_34_4, %branch60 ], [ %l1_out_buffer_34_4, %branch59 ], [ %l1_out_buffer_34_4, %branch58 ], [ %l1_out_buffer_34_4, %branch57 ], [ %l1_out_buffer_34_4, %branch56 ], [ %l1_out_buffer_34_4, %branch55 ], [ %l1_out_buffer_34_4, %branch54 ], [ %l1_out_buffer_34_4, %branch53 ], [ %l1_out_buffer_34_4, %branch52 ], [ %l1_out_buffer_34_4, %branch51 ], [ %l1_out_buffer_34_4, %branch50 ], [ %l1_out_buffer_34_4, %branch49 ], [ %l1_out_buffer_34_4, %branch48 ], [ %l1_out_buffer_34_4, %branch47 ], [ %l1_out_buffer_34_4, %branch46 ], [ %l1_out_buffer_34_4, %branch45 ], [ %l1_out_buffer_34_4, %branch44 ], [ %l1_out_buffer_34_4, %branch43 ], [ %l1_out_buffer_34_4, %branch42 ], [ %l1_out_buffer_34_4, %branch41 ], [ %l1_out_buffer_34_4, %branch40 ], [ %l1_out_buffer_34_4, %branch39 ], [ %l1_out_buffer_34_4, %branch38 ], [ %l1_out_buffer_34_4, %branch37 ], [ %l1_out_buffer_34_4, %branch36 ], [ %l1_out_buffer_34_4, %branch35 ], [ %l1_out_buffer_0_5, %branch34 ], [ %l1_out_buffer_34_4, %branch33 ], [ %l1_out_buffer_34_4, %branch32 ], [ %l1_out_buffer_34_4, %branch31 ], [ %l1_out_buffer_34_4, %branch30 ], [ %l1_out_buffer_34_4, %branch29 ], [ %l1_out_buffer_34_4, %branch28 ], [ %l1_out_buffer_34_4, %branch27 ], [ %l1_out_buffer_34_4, %branch26 ], [ %l1_out_buffer_34_4, %branch25 ], [ %l1_out_buffer_34_4, %branch24 ], [ %l1_out_buffer_34_4, %branch23 ], [ %l1_out_buffer_34_4, %branch22 ], [ %l1_out_buffer_34_4, %branch21 ], [ %l1_out_buffer_34_4, %branch20 ], [ %l1_out_buffer_34_4, %branch19 ], [ %l1_out_buffer_34_4, %branch18 ], [ %l1_out_buffer_34_4, %branch17 ], [ %l1_out_buffer_34_4, %branch16 ], [ %l1_out_buffer_34_4, %branch15 ], [ %l1_out_buffer_34_4, %branch14 ], [ %l1_out_buffer_34_4, %branch13 ], [ %l1_out_buffer_34_4, %branch12 ], [ %l1_out_buffer_34_4, %branch11 ], [ %l1_out_buffer_34_4, %branch10 ], [ %l1_out_buffer_34_4, %branch9 ], [ %l1_out_buffer_34_4, %branch8 ], [ %l1_out_buffer_34_4, %branch7 ], [ %l1_out_buffer_34_4, %branch6 ], [ %l1_out_buffer_34_4, %branch5 ], [ %l1_out_buffer_34_4, %branch4 ], [ %l1_out_buffer_34_4, %branch3 ], [ %l1_out_buffer_34_4, %branch2 ], [ %l1_out_buffer_34_4, %branch1 ], [ %l1_out_buffer_34_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_34_5"/></StgValue>
</operation>

<operation id="1411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:30  %l1_out_buffer_33_5 = phi i32 [ %l1_out_buffer_33_4, %branch63 ], [ %l1_out_buffer_33_4, %branch62 ], [ %l1_out_buffer_33_4, %branch61 ], [ %l1_out_buffer_33_4, %branch60 ], [ %l1_out_buffer_33_4, %branch59 ], [ %l1_out_buffer_33_4, %branch58 ], [ %l1_out_buffer_33_4, %branch57 ], [ %l1_out_buffer_33_4, %branch56 ], [ %l1_out_buffer_33_4, %branch55 ], [ %l1_out_buffer_33_4, %branch54 ], [ %l1_out_buffer_33_4, %branch53 ], [ %l1_out_buffer_33_4, %branch52 ], [ %l1_out_buffer_33_4, %branch51 ], [ %l1_out_buffer_33_4, %branch50 ], [ %l1_out_buffer_33_4, %branch49 ], [ %l1_out_buffer_33_4, %branch48 ], [ %l1_out_buffer_33_4, %branch47 ], [ %l1_out_buffer_33_4, %branch46 ], [ %l1_out_buffer_33_4, %branch45 ], [ %l1_out_buffer_33_4, %branch44 ], [ %l1_out_buffer_33_4, %branch43 ], [ %l1_out_buffer_33_4, %branch42 ], [ %l1_out_buffer_33_4, %branch41 ], [ %l1_out_buffer_33_4, %branch40 ], [ %l1_out_buffer_33_4, %branch39 ], [ %l1_out_buffer_33_4, %branch38 ], [ %l1_out_buffer_33_4, %branch37 ], [ %l1_out_buffer_33_4, %branch36 ], [ %l1_out_buffer_33_4, %branch35 ], [ %l1_out_buffer_33_4, %branch34 ], [ %l1_out_buffer_0_5, %branch33 ], [ %l1_out_buffer_33_4, %branch32 ], [ %l1_out_buffer_33_4, %branch31 ], [ %l1_out_buffer_33_4, %branch30 ], [ %l1_out_buffer_33_4, %branch29 ], [ %l1_out_buffer_33_4, %branch28 ], [ %l1_out_buffer_33_4, %branch27 ], [ %l1_out_buffer_33_4, %branch26 ], [ %l1_out_buffer_33_4, %branch25 ], [ %l1_out_buffer_33_4, %branch24 ], [ %l1_out_buffer_33_4, %branch23 ], [ %l1_out_buffer_33_4, %branch22 ], [ %l1_out_buffer_33_4, %branch21 ], [ %l1_out_buffer_33_4, %branch20 ], [ %l1_out_buffer_33_4, %branch19 ], [ %l1_out_buffer_33_4, %branch18 ], [ %l1_out_buffer_33_4, %branch17 ], [ %l1_out_buffer_33_4, %branch16 ], [ %l1_out_buffer_33_4, %branch15 ], [ %l1_out_buffer_33_4, %branch14 ], [ %l1_out_buffer_33_4, %branch13 ], [ %l1_out_buffer_33_4, %branch12 ], [ %l1_out_buffer_33_4, %branch11 ], [ %l1_out_buffer_33_4, %branch10 ], [ %l1_out_buffer_33_4, %branch9 ], [ %l1_out_buffer_33_4, %branch8 ], [ %l1_out_buffer_33_4, %branch7 ], [ %l1_out_buffer_33_4, %branch6 ], [ %l1_out_buffer_33_4, %branch5 ], [ %l1_out_buffer_33_4, %branch4 ], [ %l1_out_buffer_33_4, %branch3 ], [ %l1_out_buffer_33_4, %branch2 ], [ %l1_out_buffer_33_4, %branch1 ], [ %l1_out_buffer_33_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_33_5"/></StgValue>
</operation>

<operation id="1412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:31  %l1_out_buffer_32_5 = phi i32 [ %l1_out_buffer_32_4, %branch63 ], [ %l1_out_buffer_32_4, %branch62 ], [ %l1_out_buffer_32_4, %branch61 ], [ %l1_out_buffer_32_4, %branch60 ], [ %l1_out_buffer_32_4, %branch59 ], [ %l1_out_buffer_32_4, %branch58 ], [ %l1_out_buffer_32_4, %branch57 ], [ %l1_out_buffer_32_4, %branch56 ], [ %l1_out_buffer_32_4, %branch55 ], [ %l1_out_buffer_32_4, %branch54 ], [ %l1_out_buffer_32_4, %branch53 ], [ %l1_out_buffer_32_4, %branch52 ], [ %l1_out_buffer_32_4, %branch51 ], [ %l1_out_buffer_32_4, %branch50 ], [ %l1_out_buffer_32_4, %branch49 ], [ %l1_out_buffer_32_4, %branch48 ], [ %l1_out_buffer_32_4, %branch47 ], [ %l1_out_buffer_32_4, %branch46 ], [ %l1_out_buffer_32_4, %branch45 ], [ %l1_out_buffer_32_4, %branch44 ], [ %l1_out_buffer_32_4, %branch43 ], [ %l1_out_buffer_32_4, %branch42 ], [ %l1_out_buffer_32_4, %branch41 ], [ %l1_out_buffer_32_4, %branch40 ], [ %l1_out_buffer_32_4, %branch39 ], [ %l1_out_buffer_32_4, %branch38 ], [ %l1_out_buffer_32_4, %branch37 ], [ %l1_out_buffer_32_4, %branch36 ], [ %l1_out_buffer_32_4, %branch35 ], [ %l1_out_buffer_32_4, %branch34 ], [ %l1_out_buffer_32_4, %branch33 ], [ %l1_out_buffer_0_5, %branch32 ], [ %l1_out_buffer_32_4, %branch31 ], [ %l1_out_buffer_32_4, %branch30 ], [ %l1_out_buffer_32_4, %branch29 ], [ %l1_out_buffer_32_4, %branch28 ], [ %l1_out_buffer_32_4, %branch27 ], [ %l1_out_buffer_32_4, %branch26 ], [ %l1_out_buffer_32_4, %branch25 ], [ %l1_out_buffer_32_4, %branch24 ], [ %l1_out_buffer_32_4, %branch23 ], [ %l1_out_buffer_32_4, %branch22 ], [ %l1_out_buffer_32_4, %branch21 ], [ %l1_out_buffer_32_4, %branch20 ], [ %l1_out_buffer_32_4, %branch19 ], [ %l1_out_buffer_32_4, %branch18 ], [ %l1_out_buffer_32_4, %branch17 ], [ %l1_out_buffer_32_4, %branch16 ], [ %l1_out_buffer_32_4, %branch15 ], [ %l1_out_buffer_32_4, %branch14 ], [ %l1_out_buffer_32_4, %branch13 ], [ %l1_out_buffer_32_4, %branch12 ], [ %l1_out_buffer_32_4, %branch11 ], [ %l1_out_buffer_32_4, %branch10 ], [ %l1_out_buffer_32_4, %branch9 ], [ %l1_out_buffer_32_4, %branch8 ], [ %l1_out_buffer_32_4, %branch7 ], [ %l1_out_buffer_32_4, %branch6 ], [ %l1_out_buffer_32_4, %branch5 ], [ %l1_out_buffer_32_4, %branch4 ], [ %l1_out_buffer_32_4, %branch3 ], [ %l1_out_buffer_32_4, %branch2 ], [ %l1_out_buffer_32_4, %branch1 ], [ %l1_out_buffer_32_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_32_5"/></StgValue>
</operation>

<operation id="1413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:32  %l1_out_buffer_31_5 = phi i32 [ %l1_out_buffer_31_4, %branch63 ], [ %l1_out_buffer_31_4, %branch62 ], [ %l1_out_buffer_31_4, %branch61 ], [ %l1_out_buffer_31_4, %branch60 ], [ %l1_out_buffer_31_4, %branch59 ], [ %l1_out_buffer_31_4, %branch58 ], [ %l1_out_buffer_31_4, %branch57 ], [ %l1_out_buffer_31_4, %branch56 ], [ %l1_out_buffer_31_4, %branch55 ], [ %l1_out_buffer_31_4, %branch54 ], [ %l1_out_buffer_31_4, %branch53 ], [ %l1_out_buffer_31_4, %branch52 ], [ %l1_out_buffer_31_4, %branch51 ], [ %l1_out_buffer_31_4, %branch50 ], [ %l1_out_buffer_31_4, %branch49 ], [ %l1_out_buffer_31_4, %branch48 ], [ %l1_out_buffer_31_4, %branch47 ], [ %l1_out_buffer_31_4, %branch46 ], [ %l1_out_buffer_31_4, %branch45 ], [ %l1_out_buffer_31_4, %branch44 ], [ %l1_out_buffer_31_4, %branch43 ], [ %l1_out_buffer_31_4, %branch42 ], [ %l1_out_buffer_31_4, %branch41 ], [ %l1_out_buffer_31_4, %branch40 ], [ %l1_out_buffer_31_4, %branch39 ], [ %l1_out_buffer_31_4, %branch38 ], [ %l1_out_buffer_31_4, %branch37 ], [ %l1_out_buffer_31_4, %branch36 ], [ %l1_out_buffer_31_4, %branch35 ], [ %l1_out_buffer_31_4, %branch34 ], [ %l1_out_buffer_31_4, %branch33 ], [ %l1_out_buffer_31_4, %branch32 ], [ %l1_out_buffer_0_5, %branch31 ], [ %l1_out_buffer_31_4, %branch30 ], [ %l1_out_buffer_31_4, %branch29 ], [ %l1_out_buffer_31_4, %branch28 ], [ %l1_out_buffer_31_4, %branch27 ], [ %l1_out_buffer_31_4, %branch26 ], [ %l1_out_buffer_31_4, %branch25 ], [ %l1_out_buffer_31_4, %branch24 ], [ %l1_out_buffer_31_4, %branch23 ], [ %l1_out_buffer_31_4, %branch22 ], [ %l1_out_buffer_31_4, %branch21 ], [ %l1_out_buffer_31_4, %branch20 ], [ %l1_out_buffer_31_4, %branch19 ], [ %l1_out_buffer_31_4, %branch18 ], [ %l1_out_buffer_31_4, %branch17 ], [ %l1_out_buffer_31_4, %branch16 ], [ %l1_out_buffer_31_4, %branch15 ], [ %l1_out_buffer_31_4, %branch14 ], [ %l1_out_buffer_31_4, %branch13 ], [ %l1_out_buffer_31_4, %branch12 ], [ %l1_out_buffer_31_4, %branch11 ], [ %l1_out_buffer_31_4, %branch10 ], [ %l1_out_buffer_31_4, %branch9 ], [ %l1_out_buffer_31_4, %branch8 ], [ %l1_out_buffer_31_4, %branch7 ], [ %l1_out_buffer_31_4, %branch6 ], [ %l1_out_buffer_31_4, %branch5 ], [ %l1_out_buffer_31_4, %branch4 ], [ %l1_out_buffer_31_4, %branch3 ], [ %l1_out_buffer_31_4, %branch2 ], [ %l1_out_buffer_31_4, %branch1 ], [ %l1_out_buffer_31_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_31_5"/></StgValue>
</operation>

<operation id="1414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:33  %l1_out_buffer_30_5 = phi i32 [ %l1_out_buffer_30_4, %branch63 ], [ %l1_out_buffer_30_4, %branch62 ], [ %l1_out_buffer_30_4, %branch61 ], [ %l1_out_buffer_30_4, %branch60 ], [ %l1_out_buffer_30_4, %branch59 ], [ %l1_out_buffer_30_4, %branch58 ], [ %l1_out_buffer_30_4, %branch57 ], [ %l1_out_buffer_30_4, %branch56 ], [ %l1_out_buffer_30_4, %branch55 ], [ %l1_out_buffer_30_4, %branch54 ], [ %l1_out_buffer_30_4, %branch53 ], [ %l1_out_buffer_30_4, %branch52 ], [ %l1_out_buffer_30_4, %branch51 ], [ %l1_out_buffer_30_4, %branch50 ], [ %l1_out_buffer_30_4, %branch49 ], [ %l1_out_buffer_30_4, %branch48 ], [ %l1_out_buffer_30_4, %branch47 ], [ %l1_out_buffer_30_4, %branch46 ], [ %l1_out_buffer_30_4, %branch45 ], [ %l1_out_buffer_30_4, %branch44 ], [ %l1_out_buffer_30_4, %branch43 ], [ %l1_out_buffer_30_4, %branch42 ], [ %l1_out_buffer_30_4, %branch41 ], [ %l1_out_buffer_30_4, %branch40 ], [ %l1_out_buffer_30_4, %branch39 ], [ %l1_out_buffer_30_4, %branch38 ], [ %l1_out_buffer_30_4, %branch37 ], [ %l1_out_buffer_30_4, %branch36 ], [ %l1_out_buffer_30_4, %branch35 ], [ %l1_out_buffer_30_4, %branch34 ], [ %l1_out_buffer_30_4, %branch33 ], [ %l1_out_buffer_30_4, %branch32 ], [ %l1_out_buffer_30_4, %branch31 ], [ %l1_out_buffer_0_5, %branch30 ], [ %l1_out_buffer_30_4, %branch29 ], [ %l1_out_buffer_30_4, %branch28 ], [ %l1_out_buffer_30_4, %branch27 ], [ %l1_out_buffer_30_4, %branch26 ], [ %l1_out_buffer_30_4, %branch25 ], [ %l1_out_buffer_30_4, %branch24 ], [ %l1_out_buffer_30_4, %branch23 ], [ %l1_out_buffer_30_4, %branch22 ], [ %l1_out_buffer_30_4, %branch21 ], [ %l1_out_buffer_30_4, %branch20 ], [ %l1_out_buffer_30_4, %branch19 ], [ %l1_out_buffer_30_4, %branch18 ], [ %l1_out_buffer_30_4, %branch17 ], [ %l1_out_buffer_30_4, %branch16 ], [ %l1_out_buffer_30_4, %branch15 ], [ %l1_out_buffer_30_4, %branch14 ], [ %l1_out_buffer_30_4, %branch13 ], [ %l1_out_buffer_30_4, %branch12 ], [ %l1_out_buffer_30_4, %branch11 ], [ %l1_out_buffer_30_4, %branch10 ], [ %l1_out_buffer_30_4, %branch9 ], [ %l1_out_buffer_30_4, %branch8 ], [ %l1_out_buffer_30_4, %branch7 ], [ %l1_out_buffer_30_4, %branch6 ], [ %l1_out_buffer_30_4, %branch5 ], [ %l1_out_buffer_30_4, %branch4 ], [ %l1_out_buffer_30_4, %branch3 ], [ %l1_out_buffer_30_4, %branch2 ], [ %l1_out_buffer_30_4, %branch1 ], [ %l1_out_buffer_30_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_30_5"/></StgValue>
</operation>

<operation id="1415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:34  %l1_out_buffer_29_5 = phi i32 [ %l1_out_buffer_29_4, %branch63 ], [ %l1_out_buffer_29_4, %branch62 ], [ %l1_out_buffer_29_4, %branch61 ], [ %l1_out_buffer_29_4, %branch60 ], [ %l1_out_buffer_29_4, %branch59 ], [ %l1_out_buffer_29_4, %branch58 ], [ %l1_out_buffer_29_4, %branch57 ], [ %l1_out_buffer_29_4, %branch56 ], [ %l1_out_buffer_29_4, %branch55 ], [ %l1_out_buffer_29_4, %branch54 ], [ %l1_out_buffer_29_4, %branch53 ], [ %l1_out_buffer_29_4, %branch52 ], [ %l1_out_buffer_29_4, %branch51 ], [ %l1_out_buffer_29_4, %branch50 ], [ %l1_out_buffer_29_4, %branch49 ], [ %l1_out_buffer_29_4, %branch48 ], [ %l1_out_buffer_29_4, %branch47 ], [ %l1_out_buffer_29_4, %branch46 ], [ %l1_out_buffer_29_4, %branch45 ], [ %l1_out_buffer_29_4, %branch44 ], [ %l1_out_buffer_29_4, %branch43 ], [ %l1_out_buffer_29_4, %branch42 ], [ %l1_out_buffer_29_4, %branch41 ], [ %l1_out_buffer_29_4, %branch40 ], [ %l1_out_buffer_29_4, %branch39 ], [ %l1_out_buffer_29_4, %branch38 ], [ %l1_out_buffer_29_4, %branch37 ], [ %l1_out_buffer_29_4, %branch36 ], [ %l1_out_buffer_29_4, %branch35 ], [ %l1_out_buffer_29_4, %branch34 ], [ %l1_out_buffer_29_4, %branch33 ], [ %l1_out_buffer_29_4, %branch32 ], [ %l1_out_buffer_29_4, %branch31 ], [ %l1_out_buffer_29_4, %branch30 ], [ %l1_out_buffer_0_5, %branch29 ], [ %l1_out_buffer_29_4, %branch28 ], [ %l1_out_buffer_29_4, %branch27 ], [ %l1_out_buffer_29_4, %branch26 ], [ %l1_out_buffer_29_4, %branch25 ], [ %l1_out_buffer_29_4, %branch24 ], [ %l1_out_buffer_29_4, %branch23 ], [ %l1_out_buffer_29_4, %branch22 ], [ %l1_out_buffer_29_4, %branch21 ], [ %l1_out_buffer_29_4, %branch20 ], [ %l1_out_buffer_29_4, %branch19 ], [ %l1_out_buffer_29_4, %branch18 ], [ %l1_out_buffer_29_4, %branch17 ], [ %l1_out_buffer_29_4, %branch16 ], [ %l1_out_buffer_29_4, %branch15 ], [ %l1_out_buffer_29_4, %branch14 ], [ %l1_out_buffer_29_4, %branch13 ], [ %l1_out_buffer_29_4, %branch12 ], [ %l1_out_buffer_29_4, %branch11 ], [ %l1_out_buffer_29_4, %branch10 ], [ %l1_out_buffer_29_4, %branch9 ], [ %l1_out_buffer_29_4, %branch8 ], [ %l1_out_buffer_29_4, %branch7 ], [ %l1_out_buffer_29_4, %branch6 ], [ %l1_out_buffer_29_4, %branch5 ], [ %l1_out_buffer_29_4, %branch4 ], [ %l1_out_buffer_29_4, %branch3 ], [ %l1_out_buffer_29_4, %branch2 ], [ %l1_out_buffer_29_4, %branch1 ], [ %l1_out_buffer_29_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_29_5"/></StgValue>
</operation>

<operation id="1416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:35  %l1_out_buffer_28_5 = phi i32 [ %l1_out_buffer_28_4, %branch63 ], [ %l1_out_buffer_28_4, %branch62 ], [ %l1_out_buffer_28_4, %branch61 ], [ %l1_out_buffer_28_4, %branch60 ], [ %l1_out_buffer_28_4, %branch59 ], [ %l1_out_buffer_28_4, %branch58 ], [ %l1_out_buffer_28_4, %branch57 ], [ %l1_out_buffer_28_4, %branch56 ], [ %l1_out_buffer_28_4, %branch55 ], [ %l1_out_buffer_28_4, %branch54 ], [ %l1_out_buffer_28_4, %branch53 ], [ %l1_out_buffer_28_4, %branch52 ], [ %l1_out_buffer_28_4, %branch51 ], [ %l1_out_buffer_28_4, %branch50 ], [ %l1_out_buffer_28_4, %branch49 ], [ %l1_out_buffer_28_4, %branch48 ], [ %l1_out_buffer_28_4, %branch47 ], [ %l1_out_buffer_28_4, %branch46 ], [ %l1_out_buffer_28_4, %branch45 ], [ %l1_out_buffer_28_4, %branch44 ], [ %l1_out_buffer_28_4, %branch43 ], [ %l1_out_buffer_28_4, %branch42 ], [ %l1_out_buffer_28_4, %branch41 ], [ %l1_out_buffer_28_4, %branch40 ], [ %l1_out_buffer_28_4, %branch39 ], [ %l1_out_buffer_28_4, %branch38 ], [ %l1_out_buffer_28_4, %branch37 ], [ %l1_out_buffer_28_4, %branch36 ], [ %l1_out_buffer_28_4, %branch35 ], [ %l1_out_buffer_28_4, %branch34 ], [ %l1_out_buffer_28_4, %branch33 ], [ %l1_out_buffer_28_4, %branch32 ], [ %l1_out_buffer_28_4, %branch31 ], [ %l1_out_buffer_28_4, %branch30 ], [ %l1_out_buffer_28_4, %branch29 ], [ %l1_out_buffer_0_5, %branch28 ], [ %l1_out_buffer_28_4, %branch27 ], [ %l1_out_buffer_28_4, %branch26 ], [ %l1_out_buffer_28_4, %branch25 ], [ %l1_out_buffer_28_4, %branch24 ], [ %l1_out_buffer_28_4, %branch23 ], [ %l1_out_buffer_28_4, %branch22 ], [ %l1_out_buffer_28_4, %branch21 ], [ %l1_out_buffer_28_4, %branch20 ], [ %l1_out_buffer_28_4, %branch19 ], [ %l1_out_buffer_28_4, %branch18 ], [ %l1_out_buffer_28_4, %branch17 ], [ %l1_out_buffer_28_4, %branch16 ], [ %l1_out_buffer_28_4, %branch15 ], [ %l1_out_buffer_28_4, %branch14 ], [ %l1_out_buffer_28_4, %branch13 ], [ %l1_out_buffer_28_4, %branch12 ], [ %l1_out_buffer_28_4, %branch11 ], [ %l1_out_buffer_28_4, %branch10 ], [ %l1_out_buffer_28_4, %branch9 ], [ %l1_out_buffer_28_4, %branch8 ], [ %l1_out_buffer_28_4, %branch7 ], [ %l1_out_buffer_28_4, %branch6 ], [ %l1_out_buffer_28_4, %branch5 ], [ %l1_out_buffer_28_4, %branch4 ], [ %l1_out_buffer_28_4, %branch3 ], [ %l1_out_buffer_28_4, %branch2 ], [ %l1_out_buffer_28_4, %branch1 ], [ %l1_out_buffer_28_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_28_5"/></StgValue>
</operation>

<operation id="1417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:36  %l1_out_buffer_27_5 = phi i32 [ %l1_out_buffer_27_4, %branch63 ], [ %l1_out_buffer_27_4, %branch62 ], [ %l1_out_buffer_27_4, %branch61 ], [ %l1_out_buffer_27_4, %branch60 ], [ %l1_out_buffer_27_4, %branch59 ], [ %l1_out_buffer_27_4, %branch58 ], [ %l1_out_buffer_27_4, %branch57 ], [ %l1_out_buffer_27_4, %branch56 ], [ %l1_out_buffer_27_4, %branch55 ], [ %l1_out_buffer_27_4, %branch54 ], [ %l1_out_buffer_27_4, %branch53 ], [ %l1_out_buffer_27_4, %branch52 ], [ %l1_out_buffer_27_4, %branch51 ], [ %l1_out_buffer_27_4, %branch50 ], [ %l1_out_buffer_27_4, %branch49 ], [ %l1_out_buffer_27_4, %branch48 ], [ %l1_out_buffer_27_4, %branch47 ], [ %l1_out_buffer_27_4, %branch46 ], [ %l1_out_buffer_27_4, %branch45 ], [ %l1_out_buffer_27_4, %branch44 ], [ %l1_out_buffer_27_4, %branch43 ], [ %l1_out_buffer_27_4, %branch42 ], [ %l1_out_buffer_27_4, %branch41 ], [ %l1_out_buffer_27_4, %branch40 ], [ %l1_out_buffer_27_4, %branch39 ], [ %l1_out_buffer_27_4, %branch38 ], [ %l1_out_buffer_27_4, %branch37 ], [ %l1_out_buffer_27_4, %branch36 ], [ %l1_out_buffer_27_4, %branch35 ], [ %l1_out_buffer_27_4, %branch34 ], [ %l1_out_buffer_27_4, %branch33 ], [ %l1_out_buffer_27_4, %branch32 ], [ %l1_out_buffer_27_4, %branch31 ], [ %l1_out_buffer_27_4, %branch30 ], [ %l1_out_buffer_27_4, %branch29 ], [ %l1_out_buffer_27_4, %branch28 ], [ %l1_out_buffer_0_5, %branch27 ], [ %l1_out_buffer_27_4, %branch26 ], [ %l1_out_buffer_27_4, %branch25 ], [ %l1_out_buffer_27_4, %branch24 ], [ %l1_out_buffer_27_4, %branch23 ], [ %l1_out_buffer_27_4, %branch22 ], [ %l1_out_buffer_27_4, %branch21 ], [ %l1_out_buffer_27_4, %branch20 ], [ %l1_out_buffer_27_4, %branch19 ], [ %l1_out_buffer_27_4, %branch18 ], [ %l1_out_buffer_27_4, %branch17 ], [ %l1_out_buffer_27_4, %branch16 ], [ %l1_out_buffer_27_4, %branch15 ], [ %l1_out_buffer_27_4, %branch14 ], [ %l1_out_buffer_27_4, %branch13 ], [ %l1_out_buffer_27_4, %branch12 ], [ %l1_out_buffer_27_4, %branch11 ], [ %l1_out_buffer_27_4, %branch10 ], [ %l1_out_buffer_27_4, %branch9 ], [ %l1_out_buffer_27_4, %branch8 ], [ %l1_out_buffer_27_4, %branch7 ], [ %l1_out_buffer_27_4, %branch6 ], [ %l1_out_buffer_27_4, %branch5 ], [ %l1_out_buffer_27_4, %branch4 ], [ %l1_out_buffer_27_4, %branch3 ], [ %l1_out_buffer_27_4, %branch2 ], [ %l1_out_buffer_27_4, %branch1 ], [ %l1_out_buffer_27_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_27_5"/></StgValue>
</operation>

<operation id="1418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:37  %l1_out_buffer_26_5 = phi i32 [ %l1_out_buffer_26_4, %branch63 ], [ %l1_out_buffer_26_4, %branch62 ], [ %l1_out_buffer_26_4, %branch61 ], [ %l1_out_buffer_26_4, %branch60 ], [ %l1_out_buffer_26_4, %branch59 ], [ %l1_out_buffer_26_4, %branch58 ], [ %l1_out_buffer_26_4, %branch57 ], [ %l1_out_buffer_26_4, %branch56 ], [ %l1_out_buffer_26_4, %branch55 ], [ %l1_out_buffer_26_4, %branch54 ], [ %l1_out_buffer_26_4, %branch53 ], [ %l1_out_buffer_26_4, %branch52 ], [ %l1_out_buffer_26_4, %branch51 ], [ %l1_out_buffer_26_4, %branch50 ], [ %l1_out_buffer_26_4, %branch49 ], [ %l1_out_buffer_26_4, %branch48 ], [ %l1_out_buffer_26_4, %branch47 ], [ %l1_out_buffer_26_4, %branch46 ], [ %l1_out_buffer_26_4, %branch45 ], [ %l1_out_buffer_26_4, %branch44 ], [ %l1_out_buffer_26_4, %branch43 ], [ %l1_out_buffer_26_4, %branch42 ], [ %l1_out_buffer_26_4, %branch41 ], [ %l1_out_buffer_26_4, %branch40 ], [ %l1_out_buffer_26_4, %branch39 ], [ %l1_out_buffer_26_4, %branch38 ], [ %l1_out_buffer_26_4, %branch37 ], [ %l1_out_buffer_26_4, %branch36 ], [ %l1_out_buffer_26_4, %branch35 ], [ %l1_out_buffer_26_4, %branch34 ], [ %l1_out_buffer_26_4, %branch33 ], [ %l1_out_buffer_26_4, %branch32 ], [ %l1_out_buffer_26_4, %branch31 ], [ %l1_out_buffer_26_4, %branch30 ], [ %l1_out_buffer_26_4, %branch29 ], [ %l1_out_buffer_26_4, %branch28 ], [ %l1_out_buffer_26_4, %branch27 ], [ %l1_out_buffer_0_5, %branch26 ], [ %l1_out_buffer_26_4, %branch25 ], [ %l1_out_buffer_26_4, %branch24 ], [ %l1_out_buffer_26_4, %branch23 ], [ %l1_out_buffer_26_4, %branch22 ], [ %l1_out_buffer_26_4, %branch21 ], [ %l1_out_buffer_26_4, %branch20 ], [ %l1_out_buffer_26_4, %branch19 ], [ %l1_out_buffer_26_4, %branch18 ], [ %l1_out_buffer_26_4, %branch17 ], [ %l1_out_buffer_26_4, %branch16 ], [ %l1_out_buffer_26_4, %branch15 ], [ %l1_out_buffer_26_4, %branch14 ], [ %l1_out_buffer_26_4, %branch13 ], [ %l1_out_buffer_26_4, %branch12 ], [ %l1_out_buffer_26_4, %branch11 ], [ %l1_out_buffer_26_4, %branch10 ], [ %l1_out_buffer_26_4, %branch9 ], [ %l1_out_buffer_26_4, %branch8 ], [ %l1_out_buffer_26_4, %branch7 ], [ %l1_out_buffer_26_4, %branch6 ], [ %l1_out_buffer_26_4, %branch5 ], [ %l1_out_buffer_26_4, %branch4 ], [ %l1_out_buffer_26_4, %branch3 ], [ %l1_out_buffer_26_4, %branch2 ], [ %l1_out_buffer_26_4, %branch1 ], [ %l1_out_buffer_26_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_26_5"/></StgValue>
</operation>

<operation id="1419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:38  %l1_out_buffer_25_5 = phi i32 [ %l1_out_buffer_25_4, %branch63 ], [ %l1_out_buffer_25_4, %branch62 ], [ %l1_out_buffer_25_4, %branch61 ], [ %l1_out_buffer_25_4, %branch60 ], [ %l1_out_buffer_25_4, %branch59 ], [ %l1_out_buffer_25_4, %branch58 ], [ %l1_out_buffer_25_4, %branch57 ], [ %l1_out_buffer_25_4, %branch56 ], [ %l1_out_buffer_25_4, %branch55 ], [ %l1_out_buffer_25_4, %branch54 ], [ %l1_out_buffer_25_4, %branch53 ], [ %l1_out_buffer_25_4, %branch52 ], [ %l1_out_buffer_25_4, %branch51 ], [ %l1_out_buffer_25_4, %branch50 ], [ %l1_out_buffer_25_4, %branch49 ], [ %l1_out_buffer_25_4, %branch48 ], [ %l1_out_buffer_25_4, %branch47 ], [ %l1_out_buffer_25_4, %branch46 ], [ %l1_out_buffer_25_4, %branch45 ], [ %l1_out_buffer_25_4, %branch44 ], [ %l1_out_buffer_25_4, %branch43 ], [ %l1_out_buffer_25_4, %branch42 ], [ %l1_out_buffer_25_4, %branch41 ], [ %l1_out_buffer_25_4, %branch40 ], [ %l1_out_buffer_25_4, %branch39 ], [ %l1_out_buffer_25_4, %branch38 ], [ %l1_out_buffer_25_4, %branch37 ], [ %l1_out_buffer_25_4, %branch36 ], [ %l1_out_buffer_25_4, %branch35 ], [ %l1_out_buffer_25_4, %branch34 ], [ %l1_out_buffer_25_4, %branch33 ], [ %l1_out_buffer_25_4, %branch32 ], [ %l1_out_buffer_25_4, %branch31 ], [ %l1_out_buffer_25_4, %branch30 ], [ %l1_out_buffer_25_4, %branch29 ], [ %l1_out_buffer_25_4, %branch28 ], [ %l1_out_buffer_25_4, %branch27 ], [ %l1_out_buffer_25_4, %branch26 ], [ %l1_out_buffer_0_5, %branch25 ], [ %l1_out_buffer_25_4, %branch24 ], [ %l1_out_buffer_25_4, %branch23 ], [ %l1_out_buffer_25_4, %branch22 ], [ %l1_out_buffer_25_4, %branch21 ], [ %l1_out_buffer_25_4, %branch20 ], [ %l1_out_buffer_25_4, %branch19 ], [ %l1_out_buffer_25_4, %branch18 ], [ %l1_out_buffer_25_4, %branch17 ], [ %l1_out_buffer_25_4, %branch16 ], [ %l1_out_buffer_25_4, %branch15 ], [ %l1_out_buffer_25_4, %branch14 ], [ %l1_out_buffer_25_4, %branch13 ], [ %l1_out_buffer_25_4, %branch12 ], [ %l1_out_buffer_25_4, %branch11 ], [ %l1_out_buffer_25_4, %branch10 ], [ %l1_out_buffer_25_4, %branch9 ], [ %l1_out_buffer_25_4, %branch8 ], [ %l1_out_buffer_25_4, %branch7 ], [ %l1_out_buffer_25_4, %branch6 ], [ %l1_out_buffer_25_4, %branch5 ], [ %l1_out_buffer_25_4, %branch4 ], [ %l1_out_buffer_25_4, %branch3 ], [ %l1_out_buffer_25_4, %branch2 ], [ %l1_out_buffer_25_4, %branch1 ], [ %l1_out_buffer_25_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_25_5"/></StgValue>
</operation>

<operation id="1420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:39  %l1_out_buffer_24_5 = phi i32 [ %l1_out_buffer_24_4, %branch63 ], [ %l1_out_buffer_24_4, %branch62 ], [ %l1_out_buffer_24_4, %branch61 ], [ %l1_out_buffer_24_4, %branch60 ], [ %l1_out_buffer_24_4, %branch59 ], [ %l1_out_buffer_24_4, %branch58 ], [ %l1_out_buffer_24_4, %branch57 ], [ %l1_out_buffer_24_4, %branch56 ], [ %l1_out_buffer_24_4, %branch55 ], [ %l1_out_buffer_24_4, %branch54 ], [ %l1_out_buffer_24_4, %branch53 ], [ %l1_out_buffer_24_4, %branch52 ], [ %l1_out_buffer_24_4, %branch51 ], [ %l1_out_buffer_24_4, %branch50 ], [ %l1_out_buffer_24_4, %branch49 ], [ %l1_out_buffer_24_4, %branch48 ], [ %l1_out_buffer_24_4, %branch47 ], [ %l1_out_buffer_24_4, %branch46 ], [ %l1_out_buffer_24_4, %branch45 ], [ %l1_out_buffer_24_4, %branch44 ], [ %l1_out_buffer_24_4, %branch43 ], [ %l1_out_buffer_24_4, %branch42 ], [ %l1_out_buffer_24_4, %branch41 ], [ %l1_out_buffer_24_4, %branch40 ], [ %l1_out_buffer_24_4, %branch39 ], [ %l1_out_buffer_24_4, %branch38 ], [ %l1_out_buffer_24_4, %branch37 ], [ %l1_out_buffer_24_4, %branch36 ], [ %l1_out_buffer_24_4, %branch35 ], [ %l1_out_buffer_24_4, %branch34 ], [ %l1_out_buffer_24_4, %branch33 ], [ %l1_out_buffer_24_4, %branch32 ], [ %l1_out_buffer_24_4, %branch31 ], [ %l1_out_buffer_24_4, %branch30 ], [ %l1_out_buffer_24_4, %branch29 ], [ %l1_out_buffer_24_4, %branch28 ], [ %l1_out_buffer_24_4, %branch27 ], [ %l1_out_buffer_24_4, %branch26 ], [ %l1_out_buffer_24_4, %branch25 ], [ %l1_out_buffer_0_5, %branch24 ], [ %l1_out_buffer_24_4, %branch23 ], [ %l1_out_buffer_24_4, %branch22 ], [ %l1_out_buffer_24_4, %branch21 ], [ %l1_out_buffer_24_4, %branch20 ], [ %l1_out_buffer_24_4, %branch19 ], [ %l1_out_buffer_24_4, %branch18 ], [ %l1_out_buffer_24_4, %branch17 ], [ %l1_out_buffer_24_4, %branch16 ], [ %l1_out_buffer_24_4, %branch15 ], [ %l1_out_buffer_24_4, %branch14 ], [ %l1_out_buffer_24_4, %branch13 ], [ %l1_out_buffer_24_4, %branch12 ], [ %l1_out_buffer_24_4, %branch11 ], [ %l1_out_buffer_24_4, %branch10 ], [ %l1_out_buffer_24_4, %branch9 ], [ %l1_out_buffer_24_4, %branch8 ], [ %l1_out_buffer_24_4, %branch7 ], [ %l1_out_buffer_24_4, %branch6 ], [ %l1_out_buffer_24_4, %branch5 ], [ %l1_out_buffer_24_4, %branch4 ], [ %l1_out_buffer_24_4, %branch3 ], [ %l1_out_buffer_24_4, %branch2 ], [ %l1_out_buffer_24_4, %branch1 ], [ %l1_out_buffer_24_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_24_5"/></StgValue>
</operation>

<operation id="1421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:40  %l1_out_buffer_23_5 = phi i32 [ %l1_out_buffer_23_4, %branch63 ], [ %l1_out_buffer_23_4, %branch62 ], [ %l1_out_buffer_23_4, %branch61 ], [ %l1_out_buffer_23_4, %branch60 ], [ %l1_out_buffer_23_4, %branch59 ], [ %l1_out_buffer_23_4, %branch58 ], [ %l1_out_buffer_23_4, %branch57 ], [ %l1_out_buffer_23_4, %branch56 ], [ %l1_out_buffer_23_4, %branch55 ], [ %l1_out_buffer_23_4, %branch54 ], [ %l1_out_buffer_23_4, %branch53 ], [ %l1_out_buffer_23_4, %branch52 ], [ %l1_out_buffer_23_4, %branch51 ], [ %l1_out_buffer_23_4, %branch50 ], [ %l1_out_buffer_23_4, %branch49 ], [ %l1_out_buffer_23_4, %branch48 ], [ %l1_out_buffer_23_4, %branch47 ], [ %l1_out_buffer_23_4, %branch46 ], [ %l1_out_buffer_23_4, %branch45 ], [ %l1_out_buffer_23_4, %branch44 ], [ %l1_out_buffer_23_4, %branch43 ], [ %l1_out_buffer_23_4, %branch42 ], [ %l1_out_buffer_23_4, %branch41 ], [ %l1_out_buffer_23_4, %branch40 ], [ %l1_out_buffer_23_4, %branch39 ], [ %l1_out_buffer_23_4, %branch38 ], [ %l1_out_buffer_23_4, %branch37 ], [ %l1_out_buffer_23_4, %branch36 ], [ %l1_out_buffer_23_4, %branch35 ], [ %l1_out_buffer_23_4, %branch34 ], [ %l1_out_buffer_23_4, %branch33 ], [ %l1_out_buffer_23_4, %branch32 ], [ %l1_out_buffer_23_4, %branch31 ], [ %l1_out_buffer_23_4, %branch30 ], [ %l1_out_buffer_23_4, %branch29 ], [ %l1_out_buffer_23_4, %branch28 ], [ %l1_out_buffer_23_4, %branch27 ], [ %l1_out_buffer_23_4, %branch26 ], [ %l1_out_buffer_23_4, %branch25 ], [ %l1_out_buffer_23_4, %branch24 ], [ %l1_out_buffer_0_5, %branch23 ], [ %l1_out_buffer_23_4, %branch22 ], [ %l1_out_buffer_23_4, %branch21 ], [ %l1_out_buffer_23_4, %branch20 ], [ %l1_out_buffer_23_4, %branch19 ], [ %l1_out_buffer_23_4, %branch18 ], [ %l1_out_buffer_23_4, %branch17 ], [ %l1_out_buffer_23_4, %branch16 ], [ %l1_out_buffer_23_4, %branch15 ], [ %l1_out_buffer_23_4, %branch14 ], [ %l1_out_buffer_23_4, %branch13 ], [ %l1_out_buffer_23_4, %branch12 ], [ %l1_out_buffer_23_4, %branch11 ], [ %l1_out_buffer_23_4, %branch10 ], [ %l1_out_buffer_23_4, %branch9 ], [ %l1_out_buffer_23_4, %branch8 ], [ %l1_out_buffer_23_4, %branch7 ], [ %l1_out_buffer_23_4, %branch6 ], [ %l1_out_buffer_23_4, %branch5 ], [ %l1_out_buffer_23_4, %branch4 ], [ %l1_out_buffer_23_4, %branch3 ], [ %l1_out_buffer_23_4, %branch2 ], [ %l1_out_buffer_23_4, %branch1 ], [ %l1_out_buffer_23_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_23_5"/></StgValue>
</operation>

<operation id="1422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:41  %l1_out_buffer_22_5 = phi i32 [ %l1_out_buffer_22_4, %branch63 ], [ %l1_out_buffer_22_4, %branch62 ], [ %l1_out_buffer_22_4, %branch61 ], [ %l1_out_buffer_22_4, %branch60 ], [ %l1_out_buffer_22_4, %branch59 ], [ %l1_out_buffer_22_4, %branch58 ], [ %l1_out_buffer_22_4, %branch57 ], [ %l1_out_buffer_22_4, %branch56 ], [ %l1_out_buffer_22_4, %branch55 ], [ %l1_out_buffer_22_4, %branch54 ], [ %l1_out_buffer_22_4, %branch53 ], [ %l1_out_buffer_22_4, %branch52 ], [ %l1_out_buffer_22_4, %branch51 ], [ %l1_out_buffer_22_4, %branch50 ], [ %l1_out_buffer_22_4, %branch49 ], [ %l1_out_buffer_22_4, %branch48 ], [ %l1_out_buffer_22_4, %branch47 ], [ %l1_out_buffer_22_4, %branch46 ], [ %l1_out_buffer_22_4, %branch45 ], [ %l1_out_buffer_22_4, %branch44 ], [ %l1_out_buffer_22_4, %branch43 ], [ %l1_out_buffer_22_4, %branch42 ], [ %l1_out_buffer_22_4, %branch41 ], [ %l1_out_buffer_22_4, %branch40 ], [ %l1_out_buffer_22_4, %branch39 ], [ %l1_out_buffer_22_4, %branch38 ], [ %l1_out_buffer_22_4, %branch37 ], [ %l1_out_buffer_22_4, %branch36 ], [ %l1_out_buffer_22_4, %branch35 ], [ %l1_out_buffer_22_4, %branch34 ], [ %l1_out_buffer_22_4, %branch33 ], [ %l1_out_buffer_22_4, %branch32 ], [ %l1_out_buffer_22_4, %branch31 ], [ %l1_out_buffer_22_4, %branch30 ], [ %l1_out_buffer_22_4, %branch29 ], [ %l1_out_buffer_22_4, %branch28 ], [ %l1_out_buffer_22_4, %branch27 ], [ %l1_out_buffer_22_4, %branch26 ], [ %l1_out_buffer_22_4, %branch25 ], [ %l1_out_buffer_22_4, %branch24 ], [ %l1_out_buffer_22_4, %branch23 ], [ %l1_out_buffer_0_5, %branch22 ], [ %l1_out_buffer_22_4, %branch21 ], [ %l1_out_buffer_22_4, %branch20 ], [ %l1_out_buffer_22_4, %branch19 ], [ %l1_out_buffer_22_4, %branch18 ], [ %l1_out_buffer_22_4, %branch17 ], [ %l1_out_buffer_22_4, %branch16 ], [ %l1_out_buffer_22_4, %branch15 ], [ %l1_out_buffer_22_4, %branch14 ], [ %l1_out_buffer_22_4, %branch13 ], [ %l1_out_buffer_22_4, %branch12 ], [ %l1_out_buffer_22_4, %branch11 ], [ %l1_out_buffer_22_4, %branch10 ], [ %l1_out_buffer_22_4, %branch9 ], [ %l1_out_buffer_22_4, %branch8 ], [ %l1_out_buffer_22_4, %branch7 ], [ %l1_out_buffer_22_4, %branch6 ], [ %l1_out_buffer_22_4, %branch5 ], [ %l1_out_buffer_22_4, %branch4 ], [ %l1_out_buffer_22_4, %branch3 ], [ %l1_out_buffer_22_4, %branch2 ], [ %l1_out_buffer_22_4, %branch1 ], [ %l1_out_buffer_22_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_22_5"/></StgValue>
</operation>

<operation id="1423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:42  %l1_out_buffer_21_5 = phi i32 [ %l1_out_buffer_21_4, %branch63 ], [ %l1_out_buffer_21_4, %branch62 ], [ %l1_out_buffer_21_4, %branch61 ], [ %l1_out_buffer_21_4, %branch60 ], [ %l1_out_buffer_21_4, %branch59 ], [ %l1_out_buffer_21_4, %branch58 ], [ %l1_out_buffer_21_4, %branch57 ], [ %l1_out_buffer_21_4, %branch56 ], [ %l1_out_buffer_21_4, %branch55 ], [ %l1_out_buffer_21_4, %branch54 ], [ %l1_out_buffer_21_4, %branch53 ], [ %l1_out_buffer_21_4, %branch52 ], [ %l1_out_buffer_21_4, %branch51 ], [ %l1_out_buffer_21_4, %branch50 ], [ %l1_out_buffer_21_4, %branch49 ], [ %l1_out_buffer_21_4, %branch48 ], [ %l1_out_buffer_21_4, %branch47 ], [ %l1_out_buffer_21_4, %branch46 ], [ %l1_out_buffer_21_4, %branch45 ], [ %l1_out_buffer_21_4, %branch44 ], [ %l1_out_buffer_21_4, %branch43 ], [ %l1_out_buffer_21_4, %branch42 ], [ %l1_out_buffer_21_4, %branch41 ], [ %l1_out_buffer_21_4, %branch40 ], [ %l1_out_buffer_21_4, %branch39 ], [ %l1_out_buffer_21_4, %branch38 ], [ %l1_out_buffer_21_4, %branch37 ], [ %l1_out_buffer_21_4, %branch36 ], [ %l1_out_buffer_21_4, %branch35 ], [ %l1_out_buffer_21_4, %branch34 ], [ %l1_out_buffer_21_4, %branch33 ], [ %l1_out_buffer_21_4, %branch32 ], [ %l1_out_buffer_21_4, %branch31 ], [ %l1_out_buffer_21_4, %branch30 ], [ %l1_out_buffer_21_4, %branch29 ], [ %l1_out_buffer_21_4, %branch28 ], [ %l1_out_buffer_21_4, %branch27 ], [ %l1_out_buffer_21_4, %branch26 ], [ %l1_out_buffer_21_4, %branch25 ], [ %l1_out_buffer_21_4, %branch24 ], [ %l1_out_buffer_21_4, %branch23 ], [ %l1_out_buffer_21_4, %branch22 ], [ %l1_out_buffer_0_5, %branch21 ], [ %l1_out_buffer_21_4, %branch20 ], [ %l1_out_buffer_21_4, %branch19 ], [ %l1_out_buffer_21_4, %branch18 ], [ %l1_out_buffer_21_4, %branch17 ], [ %l1_out_buffer_21_4, %branch16 ], [ %l1_out_buffer_21_4, %branch15 ], [ %l1_out_buffer_21_4, %branch14 ], [ %l1_out_buffer_21_4, %branch13 ], [ %l1_out_buffer_21_4, %branch12 ], [ %l1_out_buffer_21_4, %branch11 ], [ %l1_out_buffer_21_4, %branch10 ], [ %l1_out_buffer_21_4, %branch9 ], [ %l1_out_buffer_21_4, %branch8 ], [ %l1_out_buffer_21_4, %branch7 ], [ %l1_out_buffer_21_4, %branch6 ], [ %l1_out_buffer_21_4, %branch5 ], [ %l1_out_buffer_21_4, %branch4 ], [ %l1_out_buffer_21_4, %branch3 ], [ %l1_out_buffer_21_4, %branch2 ], [ %l1_out_buffer_21_4, %branch1 ], [ %l1_out_buffer_21_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_21_5"/></StgValue>
</operation>

<operation id="1424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:43  %l1_out_buffer_20_5 = phi i32 [ %l1_out_buffer_20_4, %branch63 ], [ %l1_out_buffer_20_4, %branch62 ], [ %l1_out_buffer_20_4, %branch61 ], [ %l1_out_buffer_20_4, %branch60 ], [ %l1_out_buffer_20_4, %branch59 ], [ %l1_out_buffer_20_4, %branch58 ], [ %l1_out_buffer_20_4, %branch57 ], [ %l1_out_buffer_20_4, %branch56 ], [ %l1_out_buffer_20_4, %branch55 ], [ %l1_out_buffer_20_4, %branch54 ], [ %l1_out_buffer_20_4, %branch53 ], [ %l1_out_buffer_20_4, %branch52 ], [ %l1_out_buffer_20_4, %branch51 ], [ %l1_out_buffer_20_4, %branch50 ], [ %l1_out_buffer_20_4, %branch49 ], [ %l1_out_buffer_20_4, %branch48 ], [ %l1_out_buffer_20_4, %branch47 ], [ %l1_out_buffer_20_4, %branch46 ], [ %l1_out_buffer_20_4, %branch45 ], [ %l1_out_buffer_20_4, %branch44 ], [ %l1_out_buffer_20_4, %branch43 ], [ %l1_out_buffer_20_4, %branch42 ], [ %l1_out_buffer_20_4, %branch41 ], [ %l1_out_buffer_20_4, %branch40 ], [ %l1_out_buffer_20_4, %branch39 ], [ %l1_out_buffer_20_4, %branch38 ], [ %l1_out_buffer_20_4, %branch37 ], [ %l1_out_buffer_20_4, %branch36 ], [ %l1_out_buffer_20_4, %branch35 ], [ %l1_out_buffer_20_4, %branch34 ], [ %l1_out_buffer_20_4, %branch33 ], [ %l1_out_buffer_20_4, %branch32 ], [ %l1_out_buffer_20_4, %branch31 ], [ %l1_out_buffer_20_4, %branch30 ], [ %l1_out_buffer_20_4, %branch29 ], [ %l1_out_buffer_20_4, %branch28 ], [ %l1_out_buffer_20_4, %branch27 ], [ %l1_out_buffer_20_4, %branch26 ], [ %l1_out_buffer_20_4, %branch25 ], [ %l1_out_buffer_20_4, %branch24 ], [ %l1_out_buffer_20_4, %branch23 ], [ %l1_out_buffer_20_4, %branch22 ], [ %l1_out_buffer_20_4, %branch21 ], [ %l1_out_buffer_0_5, %branch20 ], [ %l1_out_buffer_20_4, %branch19 ], [ %l1_out_buffer_20_4, %branch18 ], [ %l1_out_buffer_20_4, %branch17 ], [ %l1_out_buffer_20_4, %branch16 ], [ %l1_out_buffer_20_4, %branch15 ], [ %l1_out_buffer_20_4, %branch14 ], [ %l1_out_buffer_20_4, %branch13 ], [ %l1_out_buffer_20_4, %branch12 ], [ %l1_out_buffer_20_4, %branch11 ], [ %l1_out_buffer_20_4, %branch10 ], [ %l1_out_buffer_20_4, %branch9 ], [ %l1_out_buffer_20_4, %branch8 ], [ %l1_out_buffer_20_4, %branch7 ], [ %l1_out_buffer_20_4, %branch6 ], [ %l1_out_buffer_20_4, %branch5 ], [ %l1_out_buffer_20_4, %branch4 ], [ %l1_out_buffer_20_4, %branch3 ], [ %l1_out_buffer_20_4, %branch2 ], [ %l1_out_buffer_20_4, %branch1 ], [ %l1_out_buffer_20_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_20_5"/></StgValue>
</operation>

<operation id="1425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:44  %l1_out_buffer_19_5 = phi i32 [ %l1_out_buffer_19_4, %branch63 ], [ %l1_out_buffer_19_4, %branch62 ], [ %l1_out_buffer_19_4, %branch61 ], [ %l1_out_buffer_19_4, %branch60 ], [ %l1_out_buffer_19_4, %branch59 ], [ %l1_out_buffer_19_4, %branch58 ], [ %l1_out_buffer_19_4, %branch57 ], [ %l1_out_buffer_19_4, %branch56 ], [ %l1_out_buffer_19_4, %branch55 ], [ %l1_out_buffer_19_4, %branch54 ], [ %l1_out_buffer_19_4, %branch53 ], [ %l1_out_buffer_19_4, %branch52 ], [ %l1_out_buffer_19_4, %branch51 ], [ %l1_out_buffer_19_4, %branch50 ], [ %l1_out_buffer_19_4, %branch49 ], [ %l1_out_buffer_19_4, %branch48 ], [ %l1_out_buffer_19_4, %branch47 ], [ %l1_out_buffer_19_4, %branch46 ], [ %l1_out_buffer_19_4, %branch45 ], [ %l1_out_buffer_19_4, %branch44 ], [ %l1_out_buffer_19_4, %branch43 ], [ %l1_out_buffer_19_4, %branch42 ], [ %l1_out_buffer_19_4, %branch41 ], [ %l1_out_buffer_19_4, %branch40 ], [ %l1_out_buffer_19_4, %branch39 ], [ %l1_out_buffer_19_4, %branch38 ], [ %l1_out_buffer_19_4, %branch37 ], [ %l1_out_buffer_19_4, %branch36 ], [ %l1_out_buffer_19_4, %branch35 ], [ %l1_out_buffer_19_4, %branch34 ], [ %l1_out_buffer_19_4, %branch33 ], [ %l1_out_buffer_19_4, %branch32 ], [ %l1_out_buffer_19_4, %branch31 ], [ %l1_out_buffer_19_4, %branch30 ], [ %l1_out_buffer_19_4, %branch29 ], [ %l1_out_buffer_19_4, %branch28 ], [ %l1_out_buffer_19_4, %branch27 ], [ %l1_out_buffer_19_4, %branch26 ], [ %l1_out_buffer_19_4, %branch25 ], [ %l1_out_buffer_19_4, %branch24 ], [ %l1_out_buffer_19_4, %branch23 ], [ %l1_out_buffer_19_4, %branch22 ], [ %l1_out_buffer_19_4, %branch21 ], [ %l1_out_buffer_19_4, %branch20 ], [ %l1_out_buffer_0_5, %branch19 ], [ %l1_out_buffer_19_4, %branch18 ], [ %l1_out_buffer_19_4, %branch17 ], [ %l1_out_buffer_19_4, %branch16 ], [ %l1_out_buffer_19_4, %branch15 ], [ %l1_out_buffer_19_4, %branch14 ], [ %l1_out_buffer_19_4, %branch13 ], [ %l1_out_buffer_19_4, %branch12 ], [ %l1_out_buffer_19_4, %branch11 ], [ %l1_out_buffer_19_4, %branch10 ], [ %l1_out_buffer_19_4, %branch9 ], [ %l1_out_buffer_19_4, %branch8 ], [ %l1_out_buffer_19_4, %branch7 ], [ %l1_out_buffer_19_4, %branch6 ], [ %l1_out_buffer_19_4, %branch5 ], [ %l1_out_buffer_19_4, %branch4 ], [ %l1_out_buffer_19_4, %branch3 ], [ %l1_out_buffer_19_4, %branch2 ], [ %l1_out_buffer_19_4, %branch1 ], [ %l1_out_buffer_19_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_19_5"/></StgValue>
</operation>

<operation id="1426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:45  %l1_out_buffer_18_5 = phi i32 [ %l1_out_buffer_18_4, %branch63 ], [ %l1_out_buffer_18_4, %branch62 ], [ %l1_out_buffer_18_4, %branch61 ], [ %l1_out_buffer_18_4, %branch60 ], [ %l1_out_buffer_18_4, %branch59 ], [ %l1_out_buffer_18_4, %branch58 ], [ %l1_out_buffer_18_4, %branch57 ], [ %l1_out_buffer_18_4, %branch56 ], [ %l1_out_buffer_18_4, %branch55 ], [ %l1_out_buffer_18_4, %branch54 ], [ %l1_out_buffer_18_4, %branch53 ], [ %l1_out_buffer_18_4, %branch52 ], [ %l1_out_buffer_18_4, %branch51 ], [ %l1_out_buffer_18_4, %branch50 ], [ %l1_out_buffer_18_4, %branch49 ], [ %l1_out_buffer_18_4, %branch48 ], [ %l1_out_buffer_18_4, %branch47 ], [ %l1_out_buffer_18_4, %branch46 ], [ %l1_out_buffer_18_4, %branch45 ], [ %l1_out_buffer_18_4, %branch44 ], [ %l1_out_buffer_18_4, %branch43 ], [ %l1_out_buffer_18_4, %branch42 ], [ %l1_out_buffer_18_4, %branch41 ], [ %l1_out_buffer_18_4, %branch40 ], [ %l1_out_buffer_18_4, %branch39 ], [ %l1_out_buffer_18_4, %branch38 ], [ %l1_out_buffer_18_4, %branch37 ], [ %l1_out_buffer_18_4, %branch36 ], [ %l1_out_buffer_18_4, %branch35 ], [ %l1_out_buffer_18_4, %branch34 ], [ %l1_out_buffer_18_4, %branch33 ], [ %l1_out_buffer_18_4, %branch32 ], [ %l1_out_buffer_18_4, %branch31 ], [ %l1_out_buffer_18_4, %branch30 ], [ %l1_out_buffer_18_4, %branch29 ], [ %l1_out_buffer_18_4, %branch28 ], [ %l1_out_buffer_18_4, %branch27 ], [ %l1_out_buffer_18_4, %branch26 ], [ %l1_out_buffer_18_4, %branch25 ], [ %l1_out_buffer_18_4, %branch24 ], [ %l1_out_buffer_18_4, %branch23 ], [ %l1_out_buffer_18_4, %branch22 ], [ %l1_out_buffer_18_4, %branch21 ], [ %l1_out_buffer_18_4, %branch20 ], [ %l1_out_buffer_18_4, %branch19 ], [ %l1_out_buffer_0_5, %branch18 ], [ %l1_out_buffer_18_4, %branch17 ], [ %l1_out_buffer_18_4, %branch16 ], [ %l1_out_buffer_18_4, %branch15 ], [ %l1_out_buffer_18_4, %branch14 ], [ %l1_out_buffer_18_4, %branch13 ], [ %l1_out_buffer_18_4, %branch12 ], [ %l1_out_buffer_18_4, %branch11 ], [ %l1_out_buffer_18_4, %branch10 ], [ %l1_out_buffer_18_4, %branch9 ], [ %l1_out_buffer_18_4, %branch8 ], [ %l1_out_buffer_18_4, %branch7 ], [ %l1_out_buffer_18_4, %branch6 ], [ %l1_out_buffer_18_4, %branch5 ], [ %l1_out_buffer_18_4, %branch4 ], [ %l1_out_buffer_18_4, %branch3 ], [ %l1_out_buffer_18_4, %branch2 ], [ %l1_out_buffer_18_4, %branch1 ], [ %l1_out_buffer_18_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_18_5"/></StgValue>
</operation>

<operation id="1427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:46  %l1_out_buffer_17_5 = phi i32 [ %l1_out_buffer_17_4, %branch63 ], [ %l1_out_buffer_17_4, %branch62 ], [ %l1_out_buffer_17_4, %branch61 ], [ %l1_out_buffer_17_4, %branch60 ], [ %l1_out_buffer_17_4, %branch59 ], [ %l1_out_buffer_17_4, %branch58 ], [ %l1_out_buffer_17_4, %branch57 ], [ %l1_out_buffer_17_4, %branch56 ], [ %l1_out_buffer_17_4, %branch55 ], [ %l1_out_buffer_17_4, %branch54 ], [ %l1_out_buffer_17_4, %branch53 ], [ %l1_out_buffer_17_4, %branch52 ], [ %l1_out_buffer_17_4, %branch51 ], [ %l1_out_buffer_17_4, %branch50 ], [ %l1_out_buffer_17_4, %branch49 ], [ %l1_out_buffer_17_4, %branch48 ], [ %l1_out_buffer_17_4, %branch47 ], [ %l1_out_buffer_17_4, %branch46 ], [ %l1_out_buffer_17_4, %branch45 ], [ %l1_out_buffer_17_4, %branch44 ], [ %l1_out_buffer_17_4, %branch43 ], [ %l1_out_buffer_17_4, %branch42 ], [ %l1_out_buffer_17_4, %branch41 ], [ %l1_out_buffer_17_4, %branch40 ], [ %l1_out_buffer_17_4, %branch39 ], [ %l1_out_buffer_17_4, %branch38 ], [ %l1_out_buffer_17_4, %branch37 ], [ %l1_out_buffer_17_4, %branch36 ], [ %l1_out_buffer_17_4, %branch35 ], [ %l1_out_buffer_17_4, %branch34 ], [ %l1_out_buffer_17_4, %branch33 ], [ %l1_out_buffer_17_4, %branch32 ], [ %l1_out_buffer_17_4, %branch31 ], [ %l1_out_buffer_17_4, %branch30 ], [ %l1_out_buffer_17_4, %branch29 ], [ %l1_out_buffer_17_4, %branch28 ], [ %l1_out_buffer_17_4, %branch27 ], [ %l1_out_buffer_17_4, %branch26 ], [ %l1_out_buffer_17_4, %branch25 ], [ %l1_out_buffer_17_4, %branch24 ], [ %l1_out_buffer_17_4, %branch23 ], [ %l1_out_buffer_17_4, %branch22 ], [ %l1_out_buffer_17_4, %branch21 ], [ %l1_out_buffer_17_4, %branch20 ], [ %l1_out_buffer_17_4, %branch19 ], [ %l1_out_buffer_17_4, %branch18 ], [ %l1_out_buffer_0_5, %branch17 ], [ %l1_out_buffer_17_4, %branch16 ], [ %l1_out_buffer_17_4, %branch15 ], [ %l1_out_buffer_17_4, %branch14 ], [ %l1_out_buffer_17_4, %branch13 ], [ %l1_out_buffer_17_4, %branch12 ], [ %l1_out_buffer_17_4, %branch11 ], [ %l1_out_buffer_17_4, %branch10 ], [ %l1_out_buffer_17_4, %branch9 ], [ %l1_out_buffer_17_4, %branch8 ], [ %l1_out_buffer_17_4, %branch7 ], [ %l1_out_buffer_17_4, %branch6 ], [ %l1_out_buffer_17_4, %branch5 ], [ %l1_out_buffer_17_4, %branch4 ], [ %l1_out_buffer_17_4, %branch3 ], [ %l1_out_buffer_17_4, %branch2 ], [ %l1_out_buffer_17_4, %branch1 ], [ %l1_out_buffer_17_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_17_5"/></StgValue>
</operation>

<operation id="1428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:47  %l1_out_buffer_16_5 = phi i32 [ %l1_out_buffer_16_4, %branch63 ], [ %l1_out_buffer_16_4, %branch62 ], [ %l1_out_buffer_16_4, %branch61 ], [ %l1_out_buffer_16_4, %branch60 ], [ %l1_out_buffer_16_4, %branch59 ], [ %l1_out_buffer_16_4, %branch58 ], [ %l1_out_buffer_16_4, %branch57 ], [ %l1_out_buffer_16_4, %branch56 ], [ %l1_out_buffer_16_4, %branch55 ], [ %l1_out_buffer_16_4, %branch54 ], [ %l1_out_buffer_16_4, %branch53 ], [ %l1_out_buffer_16_4, %branch52 ], [ %l1_out_buffer_16_4, %branch51 ], [ %l1_out_buffer_16_4, %branch50 ], [ %l1_out_buffer_16_4, %branch49 ], [ %l1_out_buffer_16_4, %branch48 ], [ %l1_out_buffer_16_4, %branch47 ], [ %l1_out_buffer_16_4, %branch46 ], [ %l1_out_buffer_16_4, %branch45 ], [ %l1_out_buffer_16_4, %branch44 ], [ %l1_out_buffer_16_4, %branch43 ], [ %l1_out_buffer_16_4, %branch42 ], [ %l1_out_buffer_16_4, %branch41 ], [ %l1_out_buffer_16_4, %branch40 ], [ %l1_out_buffer_16_4, %branch39 ], [ %l1_out_buffer_16_4, %branch38 ], [ %l1_out_buffer_16_4, %branch37 ], [ %l1_out_buffer_16_4, %branch36 ], [ %l1_out_buffer_16_4, %branch35 ], [ %l1_out_buffer_16_4, %branch34 ], [ %l1_out_buffer_16_4, %branch33 ], [ %l1_out_buffer_16_4, %branch32 ], [ %l1_out_buffer_16_4, %branch31 ], [ %l1_out_buffer_16_4, %branch30 ], [ %l1_out_buffer_16_4, %branch29 ], [ %l1_out_buffer_16_4, %branch28 ], [ %l1_out_buffer_16_4, %branch27 ], [ %l1_out_buffer_16_4, %branch26 ], [ %l1_out_buffer_16_4, %branch25 ], [ %l1_out_buffer_16_4, %branch24 ], [ %l1_out_buffer_16_4, %branch23 ], [ %l1_out_buffer_16_4, %branch22 ], [ %l1_out_buffer_16_4, %branch21 ], [ %l1_out_buffer_16_4, %branch20 ], [ %l1_out_buffer_16_4, %branch19 ], [ %l1_out_buffer_16_4, %branch18 ], [ %l1_out_buffer_16_4, %branch17 ], [ %l1_out_buffer_0_5, %branch16 ], [ %l1_out_buffer_16_4, %branch15 ], [ %l1_out_buffer_16_4, %branch14 ], [ %l1_out_buffer_16_4, %branch13 ], [ %l1_out_buffer_16_4, %branch12 ], [ %l1_out_buffer_16_4, %branch11 ], [ %l1_out_buffer_16_4, %branch10 ], [ %l1_out_buffer_16_4, %branch9 ], [ %l1_out_buffer_16_4, %branch8 ], [ %l1_out_buffer_16_4, %branch7 ], [ %l1_out_buffer_16_4, %branch6 ], [ %l1_out_buffer_16_4, %branch5 ], [ %l1_out_buffer_16_4, %branch4 ], [ %l1_out_buffer_16_4, %branch3 ], [ %l1_out_buffer_16_4, %branch2 ], [ %l1_out_buffer_16_4, %branch1 ], [ %l1_out_buffer_16_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_16_5"/></StgValue>
</operation>

<operation id="1429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:48  %l1_out_buffer_15_5 = phi i32 [ %l1_out_buffer_15_4, %branch63 ], [ %l1_out_buffer_15_4, %branch62 ], [ %l1_out_buffer_15_4, %branch61 ], [ %l1_out_buffer_15_4, %branch60 ], [ %l1_out_buffer_15_4, %branch59 ], [ %l1_out_buffer_15_4, %branch58 ], [ %l1_out_buffer_15_4, %branch57 ], [ %l1_out_buffer_15_4, %branch56 ], [ %l1_out_buffer_15_4, %branch55 ], [ %l1_out_buffer_15_4, %branch54 ], [ %l1_out_buffer_15_4, %branch53 ], [ %l1_out_buffer_15_4, %branch52 ], [ %l1_out_buffer_15_4, %branch51 ], [ %l1_out_buffer_15_4, %branch50 ], [ %l1_out_buffer_15_4, %branch49 ], [ %l1_out_buffer_15_4, %branch48 ], [ %l1_out_buffer_15_4, %branch47 ], [ %l1_out_buffer_15_4, %branch46 ], [ %l1_out_buffer_15_4, %branch45 ], [ %l1_out_buffer_15_4, %branch44 ], [ %l1_out_buffer_15_4, %branch43 ], [ %l1_out_buffer_15_4, %branch42 ], [ %l1_out_buffer_15_4, %branch41 ], [ %l1_out_buffer_15_4, %branch40 ], [ %l1_out_buffer_15_4, %branch39 ], [ %l1_out_buffer_15_4, %branch38 ], [ %l1_out_buffer_15_4, %branch37 ], [ %l1_out_buffer_15_4, %branch36 ], [ %l1_out_buffer_15_4, %branch35 ], [ %l1_out_buffer_15_4, %branch34 ], [ %l1_out_buffer_15_4, %branch33 ], [ %l1_out_buffer_15_4, %branch32 ], [ %l1_out_buffer_15_4, %branch31 ], [ %l1_out_buffer_15_4, %branch30 ], [ %l1_out_buffer_15_4, %branch29 ], [ %l1_out_buffer_15_4, %branch28 ], [ %l1_out_buffer_15_4, %branch27 ], [ %l1_out_buffer_15_4, %branch26 ], [ %l1_out_buffer_15_4, %branch25 ], [ %l1_out_buffer_15_4, %branch24 ], [ %l1_out_buffer_15_4, %branch23 ], [ %l1_out_buffer_15_4, %branch22 ], [ %l1_out_buffer_15_4, %branch21 ], [ %l1_out_buffer_15_4, %branch20 ], [ %l1_out_buffer_15_4, %branch19 ], [ %l1_out_buffer_15_4, %branch18 ], [ %l1_out_buffer_15_4, %branch17 ], [ %l1_out_buffer_15_4, %branch16 ], [ %l1_out_buffer_0_5, %branch15 ], [ %l1_out_buffer_15_4, %branch14 ], [ %l1_out_buffer_15_4, %branch13 ], [ %l1_out_buffer_15_4, %branch12 ], [ %l1_out_buffer_15_4, %branch11 ], [ %l1_out_buffer_15_4, %branch10 ], [ %l1_out_buffer_15_4, %branch9 ], [ %l1_out_buffer_15_4, %branch8 ], [ %l1_out_buffer_15_4, %branch7 ], [ %l1_out_buffer_15_4, %branch6 ], [ %l1_out_buffer_15_4, %branch5 ], [ %l1_out_buffer_15_4, %branch4 ], [ %l1_out_buffer_15_4, %branch3 ], [ %l1_out_buffer_15_4, %branch2 ], [ %l1_out_buffer_15_4, %branch1 ], [ %l1_out_buffer_15_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_15_5"/></StgValue>
</operation>

<operation id="1430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:49  %l1_out_buffer_14_5 = phi i32 [ %l1_out_buffer_14_4, %branch63 ], [ %l1_out_buffer_14_4, %branch62 ], [ %l1_out_buffer_14_4, %branch61 ], [ %l1_out_buffer_14_4, %branch60 ], [ %l1_out_buffer_14_4, %branch59 ], [ %l1_out_buffer_14_4, %branch58 ], [ %l1_out_buffer_14_4, %branch57 ], [ %l1_out_buffer_14_4, %branch56 ], [ %l1_out_buffer_14_4, %branch55 ], [ %l1_out_buffer_14_4, %branch54 ], [ %l1_out_buffer_14_4, %branch53 ], [ %l1_out_buffer_14_4, %branch52 ], [ %l1_out_buffer_14_4, %branch51 ], [ %l1_out_buffer_14_4, %branch50 ], [ %l1_out_buffer_14_4, %branch49 ], [ %l1_out_buffer_14_4, %branch48 ], [ %l1_out_buffer_14_4, %branch47 ], [ %l1_out_buffer_14_4, %branch46 ], [ %l1_out_buffer_14_4, %branch45 ], [ %l1_out_buffer_14_4, %branch44 ], [ %l1_out_buffer_14_4, %branch43 ], [ %l1_out_buffer_14_4, %branch42 ], [ %l1_out_buffer_14_4, %branch41 ], [ %l1_out_buffer_14_4, %branch40 ], [ %l1_out_buffer_14_4, %branch39 ], [ %l1_out_buffer_14_4, %branch38 ], [ %l1_out_buffer_14_4, %branch37 ], [ %l1_out_buffer_14_4, %branch36 ], [ %l1_out_buffer_14_4, %branch35 ], [ %l1_out_buffer_14_4, %branch34 ], [ %l1_out_buffer_14_4, %branch33 ], [ %l1_out_buffer_14_4, %branch32 ], [ %l1_out_buffer_14_4, %branch31 ], [ %l1_out_buffer_14_4, %branch30 ], [ %l1_out_buffer_14_4, %branch29 ], [ %l1_out_buffer_14_4, %branch28 ], [ %l1_out_buffer_14_4, %branch27 ], [ %l1_out_buffer_14_4, %branch26 ], [ %l1_out_buffer_14_4, %branch25 ], [ %l1_out_buffer_14_4, %branch24 ], [ %l1_out_buffer_14_4, %branch23 ], [ %l1_out_buffer_14_4, %branch22 ], [ %l1_out_buffer_14_4, %branch21 ], [ %l1_out_buffer_14_4, %branch20 ], [ %l1_out_buffer_14_4, %branch19 ], [ %l1_out_buffer_14_4, %branch18 ], [ %l1_out_buffer_14_4, %branch17 ], [ %l1_out_buffer_14_4, %branch16 ], [ %l1_out_buffer_14_4, %branch15 ], [ %l1_out_buffer_0_5, %branch14 ], [ %l1_out_buffer_14_4, %branch13 ], [ %l1_out_buffer_14_4, %branch12 ], [ %l1_out_buffer_14_4, %branch11 ], [ %l1_out_buffer_14_4, %branch10 ], [ %l1_out_buffer_14_4, %branch9 ], [ %l1_out_buffer_14_4, %branch8 ], [ %l1_out_buffer_14_4, %branch7 ], [ %l1_out_buffer_14_4, %branch6 ], [ %l1_out_buffer_14_4, %branch5 ], [ %l1_out_buffer_14_4, %branch4 ], [ %l1_out_buffer_14_4, %branch3 ], [ %l1_out_buffer_14_4, %branch2 ], [ %l1_out_buffer_14_4, %branch1 ], [ %l1_out_buffer_14_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_14_5"/></StgValue>
</operation>

<operation id="1431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:50  %l1_out_buffer_13_5 = phi i32 [ %l1_out_buffer_13_4, %branch63 ], [ %l1_out_buffer_13_4, %branch62 ], [ %l1_out_buffer_13_4, %branch61 ], [ %l1_out_buffer_13_4, %branch60 ], [ %l1_out_buffer_13_4, %branch59 ], [ %l1_out_buffer_13_4, %branch58 ], [ %l1_out_buffer_13_4, %branch57 ], [ %l1_out_buffer_13_4, %branch56 ], [ %l1_out_buffer_13_4, %branch55 ], [ %l1_out_buffer_13_4, %branch54 ], [ %l1_out_buffer_13_4, %branch53 ], [ %l1_out_buffer_13_4, %branch52 ], [ %l1_out_buffer_13_4, %branch51 ], [ %l1_out_buffer_13_4, %branch50 ], [ %l1_out_buffer_13_4, %branch49 ], [ %l1_out_buffer_13_4, %branch48 ], [ %l1_out_buffer_13_4, %branch47 ], [ %l1_out_buffer_13_4, %branch46 ], [ %l1_out_buffer_13_4, %branch45 ], [ %l1_out_buffer_13_4, %branch44 ], [ %l1_out_buffer_13_4, %branch43 ], [ %l1_out_buffer_13_4, %branch42 ], [ %l1_out_buffer_13_4, %branch41 ], [ %l1_out_buffer_13_4, %branch40 ], [ %l1_out_buffer_13_4, %branch39 ], [ %l1_out_buffer_13_4, %branch38 ], [ %l1_out_buffer_13_4, %branch37 ], [ %l1_out_buffer_13_4, %branch36 ], [ %l1_out_buffer_13_4, %branch35 ], [ %l1_out_buffer_13_4, %branch34 ], [ %l1_out_buffer_13_4, %branch33 ], [ %l1_out_buffer_13_4, %branch32 ], [ %l1_out_buffer_13_4, %branch31 ], [ %l1_out_buffer_13_4, %branch30 ], [ %l1_out_buffer_13_4, %branch29 ], [ %l1_out_buffer_13_4, %branch28 ], [ %l1_out_buffer_13_4, %branch27 ], [ %l1_out_buffer_13_4, %branch26 ], [ %l1_out_buffer_13_4, %branch25 ], [ %l1_out_buffer_13_4, %branch24 ], [ %l1_out_buffer_13_4, %branch23 ], [ %l1_out_buffer_13_4, %branch22 ], [ %l1_out_buffer_13_4, %branch21 ], [ %l1_out_buffer_13_4, %branch20 ], [ %l1_out_buffer_13_4, %branch19 ], [ %l1_out_buffer_13_4, %branch18 ], [ %l1_out_buffer_13_4, %branch17 ], [ %l1_out_buffer_13_4, %branch16 ], [ %l1_out_buffer_13_4, %branch15 ], [ %l1_out_buffer_13_4, %branch14 ], [ %l1_out_buffer_0_5, %branch13 ], [ %l1_out_buffer_13_4, %branch12 ], [ %l1_out_buffer_13_4, %branch11 ], [ %l1_out_buffer_13_4, %branch10 ], [ %l1_out_buffer_13_4, %branch9 ], [ %l1_out_buffer_13_4, %branch8 ], [ %l1_out_buffer_13_4, %branch7 ], [ %l1_out_buffer_13_4, %branch6 ], [ %l1_out_buffer_13_4, %branch5 ], [ %l1_out_buffer_13_4, %branch4 ], [ %l1_out_buffer_13_4, %branch3 ], [ %l1_out_buffer_13_4, %branch2 ], [ %l1_out_buffer_13_4, %branch1 ], [ %l1_out_buffer_13_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_13_5"/></StgValue>
</operation>

<operation id="1432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:51  %l1_out_buffer_12_5 = phi i32 [ %l1_out_buffer_12_4, %branch63 ], [ %l1_out_buffer_12_4, %branch62 ], [ %l1_out_buffer_12_4, %branch61 ], [ %l1_out_buffer_12_4, %branch60 ], [ %l1_out_buffer_12_4, %branch59 ], [ %l1_out_buffer_12_4, %branch58 ], [ %l1_out_buffer_12_4, %branch57 ], [ %l1_out_buffer_12_4, %branch56 ], [ %l1_out_buffer_12_4, %branch55 ], [ %l1_out_buffer_12_4, %branch54 ], [ %l1_out_buffer_12_4, %branch53 ], [ %l1_out_buffer_12_4, %branch52 ], [ %l1_out_buffer_12_4, %branch51 ], [ %l1_out_buffer_12_4, %branch50 ], [ %l1_out_buffer_12_4, %branch49 ], [ %l1_out_buffer_12_4, %branch48 ], [ %l1_out_buffer_12_4, %branch47 ], [ %l1_out_buffer_12_4, %branch46 ], [ %l1_out_buffer_12_4, %branch45 ], [ %l1_out_buffer_12_4, %branch44 ], [ %l1_out_buffer_12_4, %branch43 ], [ %l1_out_buffer_12_4, %branch42 ], [ %l1_out_buffer_12_4, %branch41 ], [ %l1_out_buffer_12_4, %branch40 ], [ %l1_out_buffer_12_4, %branch39 ], [ %l1_out_buffer_12_4, %branch38 ], [ %l1_out_buffer_12_4, %branch37 ], [ %l1_out_buffer_12_4, %branch36 ], [ %l1_out_buffer_12_4, %branch35 ], [ %l1_out_buffer_12_4, %branch34 ], [ %l1_out_buffer_12_4, %branch33 ], [ %l1_out_buffer_12_4, %branch32 ], [ %l1_out_buffer_12_4, %branch31 ], [ %l1_out_buffer_12_4, %branch30 ], [ %l1_out_buffer_12_4, %branch29 ], [ %l1_out_buffer_12_4, %branch28 ], [ %l1_out_buffer_12_4, %branch27 ], [ %l1_out_buffer_12_4, %branch26 ], [ %l1_out_buffer_12_4, %branch25 ], [ %l1_out_buffer_12_4, %branch24 ], [ %l1_out_buffer_12_4, %branch23 ], [ %l1_out_buffer_12_4, %branch22 ], [ %l1_out_buffer_12_4, %branch21 ], [ %l1_out_buffer_12_4, %branch20 ], [ %l1_out_buffer_12_4, %branch19 ], [ %l1_out_buffer_12_4, %branch18 ], [ %l1_out_buffer_12_4, %branch17 ], [ %l1_out_buffer_12_4, %branch16 ], [ %l1_out_buffer_12_4, %branch15 ], [ %l1_out_buffer_12_4, %branch14 ], [ %l1_out_buffer_12_4, %branch13 ], [ %l1_out_buffer_0_5, %branch12 ], [ %l1_out_buffer_12_4, %branch11 ], [ %l1_out_buffer_12_4, %branch10 ], [ %l1_out_buffer_12_4, %branch9 ], [ %l1_out_buffer_12_4, %branch8 ], [ %l1_out_buffer_12_4, %branch7 ], [ %l1_out_buffer_12_4, %branch6 ], [ %l1_out_buffer_12_4, %branch5 ], [ %l1_out_buffer_12_4, %branch4 ], [ %l1_out_buffer_12_4, %branch3 ], [ %l1_out_buffer_12_4, %branch2 ], [ %l1_out_buffer_12_4, %branch1 ], [ %l1_out_buffer_12_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_12_5"/></StgValue>
</operation>

<operation id="1433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:52  %l1_out_buffer_11_5 = phi i32 [ %l1_out_buffer_11_4, %branch63 ], [ %l1_out_buffer_11_4, %branch62 ], [ %l1_out_buffer_11_4, %branch61 ], [ %l1_out_buffer_11_4, %branch60 ], [ %l1_out_buffer_11_4, %branch59 ], [ %l1_out_buffer_11_4, %branch58 ], [ %l1_out_buffer_11_4, %branch57 ], [ %l1_out_buffer_11_4, %branch56 ], [ %l1_out_buffer_11_4, %branch55 ], [ %l1_out_buffer_11_4, %branch54 ], [ %l1_out_buffer_11_4, %branch53 ], [ %l1_out_buffer_11_4, %branch52 ], [ %l1_out_buffer_11_4, %branch51 ], [ %l1_out_buffer_11_4, %branch50 ], [ %l1_out_buffer_11_4, %branch49 ], [ %l1_out_buffer_11_4, %branch48 ], [ %l1_out_buffer_11_4, %branch47 ], [ %l1_out_buffer_11_4, %branch46 ], [ %l1_out_buffer_11_4, %branch45 ], [ %l1_out_buffer_11_4, %branch44 ], [ %l1_out_buffer_11_4, %branch43 ], [ %l1_out_buffer_11_4, %branch42 ], [ %l1_out_buffer_11_4, %branch41 ], [ %l1_out_buffer_11_4, %branch40 ], [ %l1_out_buffer_11_4, %branch39 ], [ %l1_out_buffer_11_4, %branch38 ], [ %l1_out_buffer_11_4, %branch37 ], [ %l1_out_buffer_11_4, %branch36 ], [ %l1_out_buffer_11_4, %branch35 ], [ %l1_out_buffer_11_4, %branch34 ], [ %l1_out_buffer_11_4, %branch33 ], [ %l1_out_buffer_11_4, %branch32 ], [ %l1_out_buffer_11_4, %branch31 ], [ %l1_out_buffer_11_4, %branch30 ], [ %l1_out_buffer_11_4, %branch29 ], [ %l1_out_buffer_11_4, %branch28 ], [ %l1_out_buffer_11_4, %branch27 ], [ %l1_out_buffer_11_4, %branch26 ], [ %l1_out_buffer_11_4, %branch25 ], [ %l1_out_buffer_11_4, %branch24 ], [ %l1_out_buffer_11_4, %branch23 ], [ %l1_out_buffer_11_4, %branch22 ], [ %l1_out_buffer_11_4, %branch21 ], [ %l1_out_buffer_11_4, %branch20 ], [ %l1_out_buffer_11_4, %branch19 ], [ %l1_out_buffer_11_4, %branch18 ], [ %l1_out_buffer_11_4, %branch17 ], [ %l1_out_buffer_11_4, %branch16 ], [ %l1_out_buffer_11_4, %branch15 ], [ %l1_out_buffer_11_4, %branch14 ], [ %l1_out_buffer_11_4, %branch13 ], [ %l1_out_buffer_11_4, %branch12 ], [ %l1_out_buffer_0_5, %branch11 ], [ %l1_out_buffer_11_4, %branch10 ], [ %l1_out_buffer_11_4, %branch9 ], [ %l1_out_buffer_11_4, %branch8 ], [ %l1_out_buffer_11_4, %branch7 ], [ %l1_out_buffer_11_4, %branch6 ], [ %l1_out_buffer_11_4, %branch5 ], [ %l1_out_buffer_11_4, %branch4 ], [ %l1_out_buffer_11_4, %branch3 ], [ %l1_out_buffer_11_4, %branch2 ], [ %l1_out_buffer_11_4, %branch1 ], [ %l1_out_buffer_11_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_11_5"/></StgValue>
</operation>

<operation id="1434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:53  %l1_out_buffer_10_5 = phi i32 [ %l1_out_buffer_10_4, %branch63 ], [ %l1_out_buffer_10_4, %branch62 ], [ %l1_out_buffer_10_4, %branch61 ], [ %l1_out_buffer_10_4, %branch60 ], [ %l1_out_buffer_10_4, %branch59 ], [ %l1_out_buffer_10_4, %branch58 ], [ %l1_out_buffer_10_4, %branch57 ], [ %l1_out_buffer_10_4, %branch56 ], [ %l1_out_buffer_10_4, %branch55 ], [ %l1_out_buffer_10_4, %branch54 ], [ %l1_out_buffer_10_4, %branch53 ], [ %l1_out_buffer_10_4, %branch52 ], [ %l1_out_buffer_10_4, %branch51 ], [ %l1_out_buffer_10_4, %branch50 ], [ %l1_out_buffer_10_4, %branch49 ], [ %l1_out_buffer_10_4, %branch48 ], [ %l1_out_buffer_10_4, %branch47 ], [ %l1_out_buffer_10_4, %branch46 ], [ %l1_out_buffer_10_4, %branch45 ], [ %l1_out_buffer_10_4, %branch44 ], [ %l1_out_buffer_10_4, %branch43 ], [ %l1_out_buffer_10_4, %branch42 ], [ %l1_out_buffer_10_4, %branch41 ], [ %l1_out_buffer_10_4, %branch40 ], [ %l1_out_buffer_10_4, %branch39 ], [ %l1_out_buffer_10_4, %branch38 ], [ %l1_out_buffer_10_4, %branch37 ], [ %l1_out_buffer_10_4, %branch36 ], [ %l1_out_buffer_10_4, %branch35 ], [ %l1_out_buffer_10_4, %branch34 ], [ %l1_out_buffer_10_4, %branch33 ], [ %l1_out_buffer_10_4, %branch32 ], [ %l1_out_buffer_10_4, %branch31 ], [ %l1_out_buffer_10_4, %branch30 ], [ %l1_out_buffer_10_4, %branch29 ], [ %l1_out_buffer_10_4, %branch28 ], [ %l1_out_buffer_10_4, %branch27 ], [ %l1_out_buffer_10_4, %branch26 ], [ %l1_out_buffer_10_4, %branch25 ], [ %l1_out_buffer_10_4, %branch24 ], [ %l1_out_buffer_10_4, %branch23 ], [ %l1_out_buffer_10_4, %branch22 ], [ %l1_out_buffer_10_4, %branch21 ], [ %l1_out_buffer_10_4, %branch20 ], [ %l1_out_buffer_10_4, %branch19 ], [ %l1_out_buffer_10_4, %branch18 ], [ %l1_out_buffer_10_4, %branch17 ], [ %l1_out_buffer_10_4, %branch16 ], [ %l1_out_buffer_10_4, %branch15 ], [ %l1_out_buffer_10_4, %branch14 ], [ %l1_out_buffer_10_4, %branch13 ], [ %l1_out_buffer_10_4, %branch12 ], [ %l1_out_buffer_10_4, %branch11 ], [ %l1_out_buffer_0_5, %branch10 ], [ %l1_out_buffer_10_4, %branch9 ], [ %l1_out_buffer_10_4, %branch8 ], [ %l1_out_buffer_10_4, %branch7 ], [ %l1_out_buffer_10_4, %branch6 ], [ %l1_out_buffer_10_4, %branch5 ], [ %l1_out_buffer_10_4, %branch4 ], [ %l1_out_buffer_10_4, %branch3 ], [ %l1_out_buffer_10_4, %branch2 ], [ %l1_out_buffer_10_4, %branch1 ], [ %l1_out_buffer_10_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_10_5"/></StgValue>
</operation>

<operation id="1435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:54  %l1_out_buffer_9_5 = phi i32 [ %l1_out_buffer_9_4, %branch63 ], [ %l1_out_buffer_9_4, %branch62 ], [ %l1_out_buffer_9_4, %branch61 ], [ %l1_out_buffer_9_4, %branch60 ], [ %l1_out_buffer_9_4, %branch59 ], [ %l1_out_buffer_9_4, %branch58 ], [ %l1_out_buffer_9_4, %branch57 ], [ %l1_out_buffer_9_4, %branch56 ], [ %l1_out_buffer_9_4, %branch55 ], [ %l1_out_buffer_9_4, %branch54 ], [ %l1_out_buffer_9_4, %branch53 ], [ %l1_out_buffer_9_4, %branch52 ], [ %l1_out_buffer_9_4, %branch51 ], [ %l1_out_buffer_9_4, %branch50 ], [ %l1_out_buffer_9_4, %branch49 ], [ %l1_out_buffer_9_4, %branch48 ], [ %l1_out_buffer_9_4, %branch47 ], [ %l1_out_buffer_9_4, %branch46 ], [ %l1_out_buffer_9_4, %branch45 ], [ %l1_out_buffer_9_4, %branch44 ], [ %l1_out_buffer_9_4, %branch43 ], [ %l1_out_buffer_9_4, %branch42 ], [ %l1_out_buffer_9_4, %branch41 ], [ %l1_out_buffer_9_4, %branch40 ], [ %l1_out_buffer_9_4, %branch39 ], [ %l1_out_buffer_9_4, %branch38 ], [ %l1_out_buffer_9_4, %branch37 ], [ %l1_out_buffer_9_4, %branch36 ], [ %l1_out_buffer_9_4, %branch35 ], [ %l1_out_buffer_9_4, %branch34 ], [ %l1_out_buffer_9_4, %branch33 ], [ %l1_out_buffer_9_4, %branch32 ], [ %l1_out_buffer_9_4, %branch31 ], [ %l1_out_buffer_9_4, %branch30 ], [ %l1_out_buffer_9_4, %branch29 ], [ %l1_out_buffer_9_4, %branch28 ], [ %l1_out_buffer_9_4, %branch27 ], [ %l1_out_buffer_9_4, %branch26 ], [ %l1_out_buffer_9_4, %branch25 ], [ %l1_out_buffer_9_4, %branch24 ], [ %l1_out_buffer_9_4, %branch23 ], [ %l1_out_buffer_9_4, %branch22 ], [ %l1_out_buffer_9_4, %branch21 ], [ %l1_out_buffer_9_4, %branch20 ], [ %l1_out_buffer_9_4, %branch19 ], [ %l1_out_buffer_9_4, %branch18 ], [ %l1_out_buffer_9_4, %branch17 ], [ %l1_out_buffer_9_4, %branch16 ], [ %l1_out_buffer_9_4, %branch15 ], [ %l1_out_buffer_9_4, %branch14 ], [ %l1_out_buffer_9_4, %branch13 ], [ %l1_out_buffer_9_4, %branch12 ], [ %l1_out_buffer_9_4, %branch11 ], [ %l1_out_buffer_9_4, %branch10 ], [ %l1_out_buffer_0_5, %branch9 ], [ %l1_out_buffer_9_4, %branch8 ], [ %l1_out_buffer_9_4, %branch7 ], [ %l1_out_buffer_9_4, %branch6 ], [ %l1_out_buffer_9_4, %branch5 ], [ %l1_out_buffer_9_4, %branch4 ], [ %l1_out_buffer_9_4, %branch3 ], [ %l1_out_buffer_9_4, %branch2 ], [ %l1_out_buffer_9_4, %branch1 ], [ %l1_out_buffer_9_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_9_5"/></StgValue>
</operation>

<operation id="1436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:55  %l1_out_buffer_8_5 = phi i32 [ %l1_out_buffer_8_4, %branch63 ], [ %l1_out_buffer_8_4, %branch62 ], [ %l1_out_buffer_8_4, %branch61 ], [ %l1_out_buffer_8_4, %branch60 ], [ %l1_out_buffer_8_4, %branch59 ], [ %l1_out_buffer_8_4, %branch58 ], [ %l1_out_buffer_8_4, %branch57 ], [ %l1_out_buffer_8_4, %branch56 ], [ %l1_out_buffer_8_4, %branch55 ], [ %l1_out_buffer_8_4, %branch54 ], [ %l1_out_buffer_8_4, %branch53 ], [ %l1_out_buffer_8_4, %branch52 ], [ %l1_out_buffer_8_4, %branch51 ], [ %l1_out_buffer_8_4, %branch50 ], [ %l1_out_buffer_8_4, %branch49 ], [ %l1_out_buffer_8_4, %branch48 ], [ %l1_out_buffer_8_4, %branch47 ], [ %l1_out_buffer_8_4, %branch46 ], [ %l1_out_buffer_8_4, %branch45 ], [ %l1_out_buffer_8_4, %branch44 ], [ %l1_out_buffer_8_4, %branch43 ], [ %l1_out_buffer_8_4, %branch42 ], [ %l1_out_buffer_8_4, %branch41 ], [ %l1_out_buffer_8_4, %branch40 ], [ %l1_out_buffer_8_4, %branch39 ], [ %l1_out_buffer_8_4, %branch38 ], [ %l1_out_buffer_8_4, %branch37 ], [ %l1_out_buffer_8_4, %branch36 ], [ %l1_out_buffer_8_4, %branch35 ], [ %l1_out_buffer_8_4, %branch34 ], [ %l1_out_buffer_8_4, %branch33 ], [ %l1_out_buffer_8_4, %branch32 ], [ %l1_out_buffer_8_4, %branch31 ], [ %l1_out_buffer_8_4, %branch30 ], [ %l1_out_buffer_8_4, %branch29 ], [ %l1_out_buffer_8_4, %branch28 ], [ %l1_out_buffer_8_4, %branch27 ], [ %l1_out_buffer_8_4, %branch26 ], [ %l1_out_buffer_8_4, %branch25 ], [ %l1_out_buffer_8_4, %branch24 ], [ %l1_out_buffer_8_4, %branch23 ], [ %l1_out_buffer_8_4, %branch22 ], [ %l1_out_buffer_8_4, %branch21 ], [ %l1_out_buffer_8_4, %branch20 ], [ %l1_out_buffer_8_4, %branch19 ], [ %l1_out_buffer_8_4, %branch18 ], [ %l1_out_buffer_8_4, %branch17 ], [ %l1_out_buffer_8_4, %branch16 ], [ %l1_out_buffer_8_4, %branch15 ], [ %l1_out_buffer_8_4, %branch14 ], [ %l1_out_buffer_8_4, %branch13 ], [ %l1_out_buffer_8_4, %branch12 ], [ %l1_out_buffer_8_4, %branch11 ], [ %l1_out_buffer_8_4, %branch10 ], [ %l1_out_buffer_8_4, %branch9 ], [ %l1_out_buffer_0_5, %branch8 ], [ %l1_out_buffer_8_4, %branch7 ], [ %l1_out_buffer_8_4, %branch6 ], [ %l1_out_buffer_8_4, %branch5 ], [ %l1_out_buffer_8_4, %branch4 ], [ %l1_out_buffer_8_4, %branch3 ], [ %l1_out_buffer_8_4, %branch2 ], [ %l1_out_buffer_8_4, %branch1 ], [ %l1_out_buffer_8_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_8_5"/></StgValue>
</operation>

<operation id="1437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:56  %l1_out_buffer_7_5 = phi i32 [ %l1_out_buffer_7_4, %branch63 ], [ %l1_out_buffer_7_4, %branch62 ], [ %l1_out_buffer_7_4, %branch61 ], [ %l1_out_buffer_7_4, %branch60 ], [ %l1_out_buffer_7_4, %branch59 ], [ %l1_out_buffer_7_4, %branch58 ], [ %l1_out_buffer_7_4, %branch57 ], [ %l1_out_buffer_7_4, %branch56 ], [ %l1_out_buffer_7_4, %branch55 ], [ %l1_out_buffer_7_4, %branch54 ], [ %l1_out_buffer_7_4, %branch53 ], [ %l1_out_buffer_7_4, %branch52 ], [ %l1_out_buffer_7_4, %branch51 ], [ %l1_out_buffer_7_4, %branch50 ], [ %l1_out_buffer_7_4, %branch49 ], [ %l1_out_buffer_7_4, %branch48 ], [ %l1_out_buffer_7_4, %branch47 ], [ %l1_out_buffer_7_4, %branch46 ], [ %l1_out_buffer_7_4, %branch45 ], [ %l1_out_buffer_7_4, %branch44 ], [ %l1_out_buffer_7_4, %branch43 ], [ %l1_out_buffer_7_4, %branch42 ], [ %l1_out_buffer_7_4, %branch41 ], [ %l1_out_buffer_7_4, %branch40 ], [ %l1_out_buffer_7_4, %branch39 ], [ %l1_out_buffer_7_4, %branch38 ], [ %l1_out_buffer_7_4, %branch37 ], [ %l1_out_buffer_7_4, %branch36 ], [ %l1_out_buffer_7_4, %branch35 ], [ %l1_out_buffer_7_4, %branch34 ], [ %l1_out_buffer_7_4, %branch33 ], [ %l1_out_buffer_7_4, %branch32 ], [ %l1_out_buffer_7_4, %branch31 ], [ %l1_out_buffer_7_4, %branch30 ], [ %l1_out_buffer_7_4, %branch29 ], [ %l1_out_buffer_7_4, %branch28 ], [ %l1_out_buffer_7_4, %branch27 ], [ %l1_out_buffer_7_4, %branch26 ], [ %l1_out_buffer_7_4, %branch25 ], [ %l1_out_buffer_7_4, %branch24 ], [ %l1_out_buffer_7_4, %branch23 ], [ %l1_out_buffer_7_4, %branch22 ], [ %l1_out_buffer_7_4, %branch21 ], [ %l1_out_buffer_7_4, %branch20 ], [ %l1_out_buffer_7_4, %branch19 ], [ %l1_out_buffer_7_4, %branch18 ], [ %l1_out_buffer_7_4, %branch17 ], [ %l1_out_buffer_7_4, %branch16 ], [ %l1_out_buffer_7_4, %branch15 ], [ %l1_out_buffer_7_4, %branch14 ], [ %l1_out_buffer_7_4, %branch13 ], [ %l1_out_buffer_7_4, %branch12 ], [ %l1_out_buffer_7_4, %branch11 ], [ %l1_out_buffer_7_4, %branch10 ], [ %l1_out_buffer_7_4, %branch9 ], [ %l1_out_buffer_7_4, %branch8 ], [ %l1_out_buffer_0_5, %branch7 ], [ %l1_out_buffer_7_4, %branch6 ], [ %l1_out_buffer_7_4, %branch5 ], [ %l1_out_buffer_7_4, %branch4 ], [ %l1_out_buffer_7_4, %branch3 ], [ %l1_out_buffer_7_4, %branch2 ], [ %l1_out_buffer_7_4, %branch1 ], [ %l1_out_buffer_7_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_7_5"/></StgValue>
</operation>

<operation id="1438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:57  %l1_out_buffer_6_5 = phi i32 [ %l1_out_buffer_6_4, %branch63 ], [ %l1_out_buffer_6_4, %branch62 ], [ %l1_out_buffer_6_4, %branch61 ], [ %l1_out_buffer_6_4, %branch60 ], [ %l1_out_buffer_6_4, %branch59 ], [ %l1_out_buffer_6_4, %branch58 ], [ %l1_out_buffer_6_4, %branch57 ], [ %l1_out_buffer_6_4, %branch56 ], [ %l1_out_buffer_6_4, %branch55 ], [ %l1_out_buffer_6_4, %branch54 ], [ %l1_out_buffer_6_4, %branch53 ], [ %l1_out_buffer_6_4, %branch52 ], [ %l1_out_buffer_6_4, %branch51 ], [ %l1_out_buffer_6_4, %branch50 ], [ %l1_out_buffer_6_4, %branch49 ], [ %l1_out_buffer_6_4, %branch48 ], [ %l1_out_buffer_6_4, %branch47 ], [ %l1_out_buffer_6_4, %branch46 ], [ %l1_out_buffer_6_4, %branch45 ], [ %l1_out_buffer_6_4, %branch44 ], [ %l1_out_buffer_6_4, %branch43 ], [ %l1_out_buffer_6_4, %branch42 ], [ %l1_out_buffer_6_4, %branch41 ], [ %l1_out_buffer_6_4, %branch40 ], [ %l1_out_buffer_6_4, %branch39 ], [ %l1_out_buffer_6_4, %branch38 ], [ %l1_out_buffer_6_4, %branch37 ], [ %l1_out_buffer_6_4, %branch36 ], [ %l1_out_buffer_6_4, %branch35 ], [ %l1_out_buffer_6_4, %branch34 ], [ %l1_out_buffer_6_4, %branch33 ], [ %l1_out_buffer_6_4, %branch32 ], [ %l1_out_buffer_6_4, %branch31 ], [ %l1_out_buffer_6_4, %branch30 ], [ %l1_out_buffer_6_4, %branch29 ], [ %l1_out_buffer_6_4, %branch28 ], [ %l1_out_buffer_6_4, %branch27 ], [ %l1_out_buffer_6_4, %branch26 ], [ %l1_out_buffer_6_4, %branch25 ], [ %l1_out_buffer_6_4, %branch24 ], [ %l1_out_buffer_6_4, %branch23 ], [ %l1_out_buffer_6_4, %branch22 ], [ %l1_out_buffer_6_4, %branch21 ], [ %l1_out_buffer_6_4, %branch20 ], [ %l1_out_buffer_6_4, %branch19 ], [ %l1_out_buffer_6_4, %branch18 ], [ %l1_out_buffer_6_4, %branch17 ], [ %l1_out_buffer_6_4, %branch16 ], [ %l1_out_buffer_6_4, %branch15 ], [ %l1_out_buffer_6_4, %branch14 ], [ %l1_out_buffer_6_4, %branch13 ], [ %l1_out_buffer_6_4, %branch12 ], [ %l1_out_buffer_6_4, %branch11 ], [ %l1_out_buffer_6_4, %branch10 ], [ %l1_out_buffer_6_4, %branch9 ], [ %l1_out_buffer_6_4, %branch8 ], [ %l1_out_buffer_6_4, %branch7 ], [ %l1_out_buffer_0_5, %branch6 ], [ %l1_out_buffer_6_4, %branch5 ], [ %l1_out_buffer_6_4, %branch4 ], [ %l1_out_buffer_6_4, %branch3 ], [ %l1_out_buffer_6_4, %branch2 ], [ %l1_out_buffer_6_4, %branch1 ], [ %l1_out_buffer_6_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_6_5"/></StgValue>
</operation>

<operation id="1439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:58  %l1_out_buffer_5_5 = phi i32 [ %l1_out_buffer_5_4, %branch63 ], [ %l1_out_buffer_5_4, %branch62 ], [ %l1_out_buffer_5_4, %branch61 ], [ %l1_out_buffer_5_4, %branch60 ], [ %l1_out_buffer_5_4, %branch59 ], [ %l1_out_buffer_5_4, %branch58 ], [ %l1_out_buffer_5_4, %branch57 ], [ %l1_out_buffer_5_4, %branch56 ], [ %l1_out_buffer_5_4, %branch55 ], [ %l1_out_buffer_5_4, %branch54 ], [ %l1_out_buffer_5_4, %branch53 ], [ %l1_out_buffer_5_4, %branch52 ], [ %l1_out_buffer_5_4, %branch51 ], [ %l1_out_buffer_5_4, %branch50 ], [ %l1_out_buffer_5_4, %branch49 ], [ %l1_out_buffer_5_4, %branch48 ], [ %l1_out_buffer_5_4, %branch47 ], [ %l1_out_buffer_5_4, %branch46 ], [ %l1_out_buffer_5_4, %branch45 ], [ %l1_out_buffer_5_4, %branch44 ], [ %l1_out_buffer_5_4, %branch43 ], [ %l1_out_buffer_5_4, %branch42 ], [ %l1_out_buffer_5_4, %branch41 ], [ %l1_out_buffer_5_4, %branch40 ], [ %l1_out_buffer_5_4, %branch39 ], [ %l1_out_buffer_5_4, %branch38 ], [ %l1_out_buffer_5_4, %branch37 ], [ %l1_out_buffer_5_4, %branch36 ], [ %l1_out_buffer_5_4, %branch35 ], [ %l1_out_buffer_5_4, %branch34 ], [ %l1_out_buffer_5_4, %branch33 ], [ %l1_out_buffer_5_4, %branch32 ], [ %l1_out_buffer_5_4, %branch31 ], [ %l1_out_buffer_5_4, %branch30 ], [ %l1_out_buffer_5_4, %branch29 ], [ %l1_out_buffer_5_4, %branch28 ], [ %l1_out_buffer_5_4, %branch27 ], [ %l1_out_buffer_5_4, %branch26 ], [ %l1_out_buffer_5_4, %branch25 ], [ %l1_out_buffer_5_4, %branch24 ], [ %l1_out_buffer_5_4, %branch23 ], [ %l1_out_buffer_5_4, %branch22 ], [ %l1_out_buffer_5_4, %branch21 ], [ %l1_out_buffer_5_4, %branch20 ], [ %l1_out_buffer_5_4, %branch19 ], [ %l1_out_buffer_5_4, %branch18 ], [ %l1_out_buffer_5_4, %branch17 ], [ %l1_out_buffer_5_4, %branch16 ], [ %l1_out_buffer_5_4, %branch15 ], [ %l1_out_buffer_5_4, %branch14 ], [ %l1_out_buffer_5_4, %branch13 ], [ %l1_out_buffer_5_4, %branch12 ], [ %l1_out_buffer_5_4, %branch11 ], [ %l1_out_buffer_5_4, %branch10 ], [ %l1_out_buffer_5_4, %branch9 ], [ %l1_out_buffer_5_4, %branch8 ], [ %l1_out_buffer_5_4, %branch7 ], [ %l1_out_buffer_5_4, %branch6 ], [ %l1_out_buffer_0_5, %branch5 ], [ %l1_out_buffer_5_4, %branch4 ], [ %l1_out_buffer_5_4, %branch3 ], [ %l1_out_buffer_5_4, %branch2 ], [ %l1_out_buffer_5_4, %branch1 ], [ %l1_out_buffer_5_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_5_5"/></StgValue>
</operation>

<operation id="1440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:59  %l1_out_buffer_4_5 = phi i32 [ %l1_out_buffer_4_4, %branch63 ], [ %l1_out_buffer_4_4, %branch62 ], [ %l1_out_buffer_4_4, %branch61 ], [ %l1_out_buffer_4_4, %branch60 ], [ %l1_out_buffer_4_4, %branch59 ], [ %l1_out_buffer_4_4, %branch58 ], [ %l1_out_buffer_4_4, %branch57 ], [ %l1_out_buffer_4_4, %branch56 ], [ %l1_out_buffer_4_4, %branch55 ], [ %l1_out_buffer_4_4, %branch54 ], [ %l1_out_buffer_4_4, %branch53 ], [ %l1_out_buffer_4_4, %branch52 ], [ %l1_out_buffer_4_4, %branch51 ], [ %l1_out_buffer_4_4, %branch50 ], [ %l1_out_buffer_4_4, %branch49 ], [ %l1_out_buffer_4_4, %branch48 ], [ %l1_out_buffer_4_4, %branch47 ], [ %l1_out_buffer_4_4, %branch46 ], [ %l1_out_buffer_4_4, %branch45 ], [ %l1_out_buffer_4_4, %branch44 ], [ %l1_out_buffer_4_4, %branch43 ], [ %l1_out_buffer_4_4, %branch42 ], [ %l1_out_buffer_4_4, %branch41 ], [ %l1_out_buffer_4_4, %branch40 ], [ %l1_out_buffer_4_4, %branch39 ], [ %l1_out_buffer_4_4, %branch38 ], [ %l1_out_buffer_4_4, %branch37 ], [ %l1_out_buffer_4_4, %branch36 ], [ %l1_out_buffer_4_4, %branch35 ], [ %l1_out_buffer_4_4, %branch34 ], [ %l1_out_buffer_4_4, %branch33 ], [ %l1_out_buffer_4_4, %branch32 ], [ %l1_out_buffer_4_4, %branch31 ], [ %l1_out_buffer_4_4, %branch30 ], [ %l1_out_buffer_4_4, %branch29 ], [ %l1_out_buffer_4_4, %branch28 ], [ %l1_out_buffer_4_4, %branch27 ], [ %l1_out_buffer_4_4, %branch26 ], [ %l1_out_buffer_4_4, %branch25 ], [ %l1_out_buffer_4_4, %branch24 ], [ %l1_out_buffer_4_4, %branch23 ], [ %l1_out_buffer_4_4, %branch22 ], [ %l1_out_buffer_4_4, %branch21 ], [ %l1_out_buffer_4_4, %branch20 ], [ %l1_out_buffer_4_4, %branch19 ], [ %l1_out_buffer_4_4, %branch18 ], [ %l1_out_buffer_4_4, %branch17 ], [ %l1_out_buffer_4_4, %branch16 ], [ %l1_out_buffer_4_4, %branch15 ], [ %l1_out_buffer_4_4, %branch14 ], [ %l1_out_buffer_4_4, %branch13 ], [ %l1_out_buffer_4_4, %branch12 ], [ %l1_out_buffer_4_4, %branch11 ], [ %l1_out_buffer_4_4, %branch10 ], [ %l1_out_buffer_4_4, %branch9 ], [ %l1_out_buffer_4_4, %branch8 ], [ %l1_out_buffer_4_4, %branch7 ], [ %l1_out_buffer_4_4, %branch6 ], [ %l1_out_buffer_4_4, %branch5 ], [ %l1_out_buffer_0_5, %branch4 ], [ %l1_out_buffer_4_4, %branch3 ], [ %l1_out_buffer_4_4, %branch2 ], [ %l1_out_buffer_4_4, %branch1 ], [ %l1_out_buffer_4_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_4_5"/></StgValue>
</operation>

<operation id="1441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:60  %l1_out_buffer_3_5 = phi i32 [ %l1_out_buffer_3_4, %branch63 ], [ %l1_out_buffer_3_4, %branch62 ], [ %l1_out_buffer_3_4, %branch61 ], [ %l1_out_buffer_3_4, %branch60 ], [ %l1_out_buffer_3_4, %branch59 ], [ %l1_out_buffer_3_4, %branch58 ], [ %l1_out_buffer_3_4, %branch57 ], [ %l1_out_buffer_3_4, %branch56 ], [ %l1_out_buffer_3_4, %branch55 ], [ %l1_out_buffer_3_4, %branch54 ], [ %l1_out_buffer_3_4, %branch53 ], [ %l1_out_buffer_3_4, %branch52 ], [ %l1_out_buffer_3_4, %branch51 ], [ %l1_out_buffer_3_4, %branch50 ], [ %l1_out_buffer_3_4, %branch49 ], [ %l1_out_buffer_3_4, %branch48 ], [ %l1_out_buffer_3_4, %branch47 ], [ %l1_out_buffer_3_4, %branch46 ], [ %l1_out_buffer_3_4, %branch45 ], [ %l1_out_buffer_3_4, %branch44 ], [ %l1_out_buffer_3_4, %branch43 ], [ %l1_out_buffer_3_4, %branch42 ], [ %l1_out_buffer_3_4, %branch41 ], [ %l1_out_buffer_3_4, %branch40 ], [ %l1_out_buffer_3_4, %branch39 ], [ %l1_out_buffer_3_4, %branch38 ], [ %l1_out_buffer_3_4, %branch37 ], [ %l1_out_buffer_3_4, %branch36 ], [ %l1_out_buffer_3_4, %branch35 ], [ %l1_out_buffer_3_4, %branch34 ], [ %l1_out_buffer_3_4, %branch33 ], [ %l1_out_buffer_3_4, %branch32 ], [ %l1_out_buffer_3_4, %branch31 ], [ %l1_out_buffer_3_4, %branch30 ], [ %l1_out_buffer_3_4, %branch29 ], [ %l1_out_buffer_3_4, %branch28 ], [ %l1_out_buffer_3_4, %branch27 ], [ %l1_out_buffer_3_4, %branch26 ], [ %l1_out_buffer_3_4, %branch25 ], [ %l1_out_buffer_3_4, %branch24 ], [ %l1_out_buffer_3_4, %branch23 ], [ %l1_out_buffer_3_4, %branch22 ], [ %l1_out_buffer_3_4, %branch21 ], [ %l1_out_buffer_3_4, %branch20 ], [ %l1_out_buffer_3_4, %branch19 ], [ %l1_out_buffer_3_4, %branch18 ], [ %l1_out_buffer_3_4, %branch17 ], [ %l1_out_buffer_3_4, %branch16 ], [ %l1_out_buffer_3_4, %branch15 ], [ %l1_out_buffer_3_4, %branch14 ], [ %l1_out_buffer_3_4, %branch13 ], [ %l1_out_buffer_3_4, %branch12 ], [ %l1_out_buffer_3_4, %branch11 ], [ %l1_out_buffer_3_4, %branch10 ], [ %l1_out_buffer_3_4, %branch9 ], [ %l1_out_buffer_3_4, %branch8 ], [ %l1_out_buffer_3_4, %branch7 ], [ %l1_out_buffer_3_4, %branch6 ], [ %l1_out_buffer_3_4, %branch5 ], [ %l1_out_buffer_3_4, %branch4 ], [ %l1_out_buffer_0_5, %branch3 ], [ %l1_out_buffer_3_4, %branch2 ], [ %l1_out_buffer_3_4, %branch1 ], [ %l1_out_buffer_3_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_3_5"/></StgValue>
</operation>

<operation id="1442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:61  %l1_out_buffer_2_5 = phi i32 [ %l1_out_buffer_2_4, %branch63 ], [ %l1_out_buffer_2_4, %branch62 ], [ %l1_out_buffer_2_4, %branch61 ], [ %l1_out_buffer_2_4, %branch60 ], [ %l1_out_buffer_2_4, %branch59 ], [ %l1_out_buffer_2_4, %branch58 ], [ %l1_out_buffer_2_4, %branch57 ], [ %l1_out_buffer_2_4, %branch56 ], [ %l1_out_buffer_2_4, %branch55 ], [ %l1_out_buffer_2_4, %branch54 ], [ %l1_out_buffer_2_4, %branch53 ], [ %l1_out_buffer_2_4, %branch52 ], [ %l1_out_buffer_2_4, %branch51 ], [ %l1_out_buffer_2_4, %branch50 ], [ %l1_out_buffer_2_4, %branch49 ], [ %l1_out_buffer_2_4, %branch48 ], [ %l1_out_buffer_2_4, %branch47 ], [ %l1_out_buffer_2_4, %branch46 ], [ %l1_out_buffer_2_4, %branch45 ], [ %l1_out_buffer_2_4, %branch44 ], [ %l1_out_buffer_2_4, %branch43 ], [ %l1_out_buffer_2_4, %branch42 ], [ %l1_out_buffer_2_4, %branch41 ], [ %l1_out_buffer_2_4, %branch40 ], [ %l1_out_buffer_2_4, %branch39 ], [ %l1_out_buffer_2_4, %branch38 ], [ %l1_out_buffer_2_4, %branch37 ], [ %l1_out_buffer_2_4, %branch36 ], [ %l1_out_buffer_2_4, %branch35 ], [ %l1_out_buffer_2_4, %branch34 ], [ %l1_out_buffer_2_4, %branch33 ], [ %l1_out_buffer_2_4, %branch32 ], [ %l1_out_buffer_2_4, %branch31 ], [ %l1_out_buffer_2_4, %branch30 ], [ %l1_out_buffer_2_4, %branch29 ], [ %l1_out_buffer_2_4, %branch28 ], [ %l1_out_buffer_2_4, %branch27 ], [ %l1_out_buffer_2_4, %branch26 ], [ %l1_out_buffer_2_4, %branch25 ], [ %l1_out_buffer_2_4, %branch24 ], [ %l1_out_buffer_2_4, %branch23 ], [ %l1_out_buffer_2_4, %branch22 ], [ %l1_out_buffer_2_4, %branch21 ], [ %l1_out_buffer_2_4, %branch20 ], [ %l1_out_buffer_2_4, %branch19 ], [ %l1_out_buffer_2_4, %branch18 ], [ %l1_out_buffer_2_4, %branch17 ], [ %l1_out_buffer_2_4, %branch16 ], [ %l1_out_buffer_2_4, %branch15 ], [ %l1_out_buffer_2_4, %branch14 ], [ %l1_out_buffer_2_4, %branch13 ], [ %l1_out_buffer_2_4, %branch12 ], [ %l1_out_buffer_2_4, %branch11 ], [ %l1_out_buffer_2_4, %branch10 ], [ %l1_out_buffer_2_4, %branch9 ], [ %l1_out_buffer_2_4, %branch8 ], [ %l1_out_buffer_2_4, %branch7 ], [ %l1_out_buffer_2_4, %branch6 ], [ %l1_out_buffer_2_4, %branch5 ], [ %l1_out_buffer_2_4, %branch4 ], [ %l1_out_buffer_2_4, %branch3 ], [ %l1_out_buffer_0_5, %branch2 ], [ %l1_out_buffer_2_4, %branch1 ], [ %l1_out_buffer_2_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_2_5"/></StgValue>
</operation>

<operation id="1443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:62  %l1_out_buffer_1_5 = phi i32 [ %l1_out_buffer_1_4, %branch63 ], [ %l1_out_buffer_1_4, %branch62 ], [ %l1_out_buffer_1_4, %branch61 ], [ %l1_out_buffer_1_4, %branch60 ], [ %l1_out_buffer_1_4, %branch59 ], [ %l1_out_buffer_1_4, %branch58 ], [ %l1_out_buffer_1_4, %branch57 ], [ %l1_out_buffer_1_4, %branch56 ], [ %l1_out_buffer_1_4, %branch55 ], [ %l1_out_buffer_1_4, %branch54 ], [ %l1_out_buffer_1_4, %branch53 ], [ %l1_out_buffer_1_4, %branch52 ], [ %l1_out_buffer_1_4, %branch51 ], [ %l1_out_buffer_1_4, %branch50 ], [ %l1_out_buffer_1_4, %branch49 ], [ %l1_out_buffer_1_4, %branch48 ], [ %l1_out_buffer_1_4, %branch47 ], [ %l1_out_buffer_1_4, %branch46 ], [ %l1_out_buffer_1_4, %branch45 ], [ %l1_out_buffer_1_4, %branch44 ], [ %l1_out_buffer_1_4, %branch43 ], [ %l1_out_buffer_1_4, %branch42 ], [ %l1_out_buffer_1_4, %branch41 ], [ %l1_out_buffer_1_4, %branch40 ], [ %l1_out_buffer_1_4, %branch39 ], [ %l1_out_buffer_1_4, %branch38 ], [ %l1_out_buffer_1_4, %branch37 ], [ %l1_out_buffer_1_4, %branch36 ], [ %l1_out_buffer_1_4, %branch35 ], [ %l1_out_buffer_1_4, %branch34 ], [ %l1_out_buffer_1_4, %branch33 ], [ %l1_out_buffer_1_4, %branch32 ], [ %l1_out_buffer_1_4, %branch31 ], [ %l1_out_buffer_1_4, %branch30 ], [ %l1_out_buffer_1_4, %branch29 ], [ %l1_out_buffer_1_4, %branch28 ], [ %l1_out_buffer_1_4, %branch27 ], [ %l1_out_buffer_1_4, %branch26 ], [ %l1_out_buffer_1_4, %branch25 ], [ %l1_out_buffer_1_4, %branch24 ], [ %l1_out_buffer_1_4, %branch23 ], [ %l1_out_buffer_1_4, %branch22 ], [ %l1_out_buffer_1_4, %branch21 ], [ %l1_out_buffer_1_4, %branch20 ], [ %l1_out_buffer_1_4, %branch19 ], [ %l1_out_buffer_1_4, %branch18 ], [ %l1_out_buffer_1_4, %branch17 ], [ %l1_out_buffer_1_4, %branch16 ], [ %l1_out_buffer_1_4, %branch15 ], [ %l1_out_buffer_1_4, %branch14 ], [ %l1_out_buffer_1_4, %branch13 ], [ %l1_out_buffer_1_4, %branch12 ], [ %l1_out_buffer_1_4, %branch11 ], [ %l1_out_buffer_1_4, %branch10 ], [ %l1_out_buffer_1_4, %branch9 ], [ %l1_out_buffer_1_4, %branch8 ], [ %l1_out_buffer_1_4, %branch7 ], [ %l1_out_buffer_1_4, %branch6 ], [ %l1_out_buffer_1_4, %branch5 ], [ %l1_out_buffer_1_4, %branch4 ], [ %l1_out_buffer_1_4, %branch3 ], [ %l1_out_buffer_1_4, %branch2 ], [ %l1_out_buffer_0_5, %branch1 ], [ %l1_out_buffer_1_4, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_1_5"/></StgValue>
</operation>

<operation id="1444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
l1_bias_relu_write_end:63  %l1_out_buffer_0_53 = phi i32 [ %l1_out_buffer_0_42, %branch63 ], [ %l1_out_buffer_0_42, %branch62 ], [ %l1_out_buffer_0_42, %branch61 ], [ %l1_out_buffer_0_42, %branch60 ], [ %l1_out_buffer_0_42, %branch59 ], [ %l1_out_buffer_0_42, %branch58 ], [ %l1_out_buffer_0_42, %branch57 ], [ %l1_out_buffer_0_42, %branch56 ], [ %l1_out_buffer_0_42, %branch55 ], [ %l1_out_buffer_0_42, %branch54 ], [ %l1_out_buffer_0_42, %branch53 ], [ %l1_out_buffer_0_42, %branch52 ], [ %l1_out_buffer_0_42, %branch51 ], [ %l1_out_buffer_0_42, %branch50 ], [ %l1_out_buffer_0_42, %branch49 ], [ %l1_out_buffer_0_42, %branch48 ], [ %l1_out_buffer_0_42, %branch47 ], [ %l1_out_buffer_0_42, %branch46 ], [ %l1_out_buffer_0_42, %branch45 ], [ %l1_out_buffer_0_42, %branch44 ], [ %l1_out_buffer_0_42, %branch43 ], [ %l1_out_buffer_0_42, %branch42 ], [ %l1_out_buffer_0_42, %branch41 ], [ %l1_out_buffer_0_42, %branch40 ], [ %l1_out_buffer_0_42, %branch39 ], [ %l1_out_buffer_0_42, %branch38 ], [ %l1_out_buffer_0_42, %branch37 ], [ %l1_out_buffer_0_42, %branch36 ], [ %l1_out_buffer_0_42, %branch35 ], [ %l1_out_buffer_0_42, %branch34 ], [ %l1_out_buffer_0_42, %branch33 ], [ %l1_out_buffer_0_42, %branch32 ], [ %l1_out_buffer_0_42, %branch31 ], [ %l1_out_buffer_0_42, %branch30 ], [ %l1_out_buffer_0_42, %branch29 ], [ %l1_out_buffer_0_42, %branch28 ], [ %l1_out_buffer_0_42, %branch27 ], [ %l1_out_buffer_0_42, %branch26 ], [ %l1_out_buffer_0_42, %branch25 ], [ %l1_out_buffer_0_42, %branch24 ], [ %l1_out_buffer_0_42, %branch23 ], [ %l1_out_buffer_0_42, %branch22 ], [ %l1_out_buffer_0_42, %branch21 ], [ %l1_out_buffer_0_42, %branch20 ], [ %l1_out_buffer_0_42, %branch19 ], [ %l1_out_buffer_0_42, %branch18 ], [ %l1_out_buffer_0_42, %branch17 ], [ %l1_out_buffer_0_42, %branch16 ], [ %l1_out_buffer_0_42, %branch15 ], [ %l1_out_buffer_0_42, %branch14 ], [ %l1_out_buffer_0_42, %branch13 ], [ %l1_out_buffer_0_42, %branch12 ], [ %l1_out_buffer_0_42, %branch11 ], [ %l1_out_buffer_0_42, %branch10 ], [ %l1_out_buffer_0_42, %branch9 ], [ %l1_out_buffer_0_42, %branch8 ], [ %l1_out_buffer_0_42, %branch7 ], [ %l1_out_buffer_0_42, %branch6 ], [ %l1_out_buffer_0_42, %branch5 ], [ %l1_out_buffer_0_42, %branch4 ], [ %l1_out_buffer_0_42, %branch3 ], [ %l1_out_buffer_0_42, %branch2 ], [ %l1_out_buffer_0_42, %branch1 ], [ %l1_out_buffer_0_5, %l1_bias_relu_write_begin ]

]]></Node>
<StgValue><ssdm name="l1_out_buffer_0_53"/></StgValue>
</operation>

<operation id="1445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="23">
<![CDATA[
l1_bias_relu_write_end:64  %tmp_24 = trunc i23 %l1_out_buffer_0 to i16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1446" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
l1_bias_relu_write_end:65  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %l1_out_V, i16 %tmp_24)

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="1447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l1_bias_relu_write_end:66  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str8, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
l1_bias_relu_write_end:67  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l1_end:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
l1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
