Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Fri Dec 15 16:25:55 2023
| Host              : ug3linux running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : main_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
CLKC-40  Advisory  Substitute PLLE4 for MMCME4 check           2           
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.653        0.000                      0                56229        0.010        0.000                      0                55779        0.500        0.000                       0                 20259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
  clk_dma_250M_main_clk_wiz_1_0  {0.000 2.000}        4.000           250.000         
  clk_rhd_main_clk_wiz_0_0       {0.000 71.429}       142.857         7.000           
  clk_rhs_main_clk_wiz_0_0       {0.000 8.929}        17.857          56.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                               5.883        0.000                      0                 6674        0.019        0.000                      0                 6674        2.000        0.000                       0                  2977  
  clk_dma_250M_main_clk_wiz_1_0        0.653        0.000                      0                38772        0.010        0.000                      0                38772        0.500        0.000                       0                 12323  
  clk_rhd_main_clk_wiz_0_0           136.286        0.000                      0                 8522        0.019        0.000                      0                 8522       70.667        0.000                       0                  4225  
  clk_rhs_main_clk_wiz_0_0            14.451        0.000                      0                 1811        0.025        0.000                      0                 1811        8.167        0.000                       0                   734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                             3.351        0.000                      0                  147                                                                        
clk_rhd_main_clk_wiz_0_0       clk_pl_0                            29.246        0.000                      0                   36                                                                        
clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0        3.403        0.000                      0                  141                                                                        
clk_pl_0                       clk_rhd_main_clk_wiz_0_0             9.475        0.000                      0                   48                                                                        
clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0           427.779        0.000                      0                   36                                                                        
clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0            17.233        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_rhd_main_clk_wiz_0_0       clk_dma_250M_main_clk_wiz_1_0  
(none)                                                        clk_pl_0                       
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                       
(none)                         clk_pl_0                       clk_pl_0                       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_pl_0                       
(none)                                                        clk_rhd_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                                                        clk_rhs_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_rhd_main_clk_wiz_0_0                            
(none)                    clk_rhs_main_clk_wiz_0_0                            
(none)                                              clk_pl_0                  
(none)                                              clk_rhd_main_clk_wiz_0_0  
(none)                                              clk_rhs_main_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.242ns (6.559%)  route 3.448ns (93.441%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.752     5.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y178        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.730    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][30]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.242ns (6.559%)  route 3.448ns (93.441%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.752     5.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y178        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.730    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][30]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.242ns (6.559%)  route 3.448ns (93.441%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.752     5.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y179        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.730    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][30]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.242ns (6.559%)  route 3.448ns (93.441%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.752     5.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y179        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.118    11.730    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.242ns (6.559%)  route 3.448ns (93.441%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.752     5.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y179        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.730    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][30]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.242ns (6.564%)  route 3.445ns (93.436%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     5.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y179        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.119    11.729    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][30]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.242ns (6.564%)  route 3.445ns (93.436%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     5.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y179        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.119    11.729    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.242ns (6.564%)  route 3.445ns (93.436%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     5.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y178        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.119    11.729    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][30]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.242ns (6.564%)  route 3.445ns (93.436%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     5.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y179        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][31]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y179        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119    11.729    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][31]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.242ns (6.564%)  route 3.445ns (93.436%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.218     2.491    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X10Y185        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     2.574 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.478     4.052    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.096 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     5.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645    11.861    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y178        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][30]/C
                         clock pessimism              0.117    11.978    
                         clock uncertainty           -0.130    11.848    
    SLICE_X10Y178        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119    11.729    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][30]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  5.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.113ns (50.763%)  route 0.110ns (49.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.687ns (routing 0.702ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.768ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.687     1.903    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X9Y188         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.016 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_1_reg/Q
                         net (fo=2, routed)           0.110     2.126    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_1
    SLICE_X10Y188        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.890     2.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y188        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_2_reg/C
                         clock pessimism             -0.152     2.005    
    SLICE_X10Y188        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.111ns (49.740%)  route 0.112ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.689ns (routing 0.702ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.768ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.689     1.905    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.016 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/Q
                         net (fo=33, routed)          0.112     2.128    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[31]
    SLICE_X10Y182        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y182        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][31]/C
                         clock pessimism             -0.152     2.006    
    SLICE_X10Y182        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.109    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][31]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.115ns (54.353%)  route 0.097ns (45.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.682ns (routing 0.702ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.768ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.682     1.898    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.013 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/Q
                         net (fo=2, routed)           0.097     2.110    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector[10]
    SLICE_X0Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.872     2.139    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X0Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/C
                         clock pessimism             -0.152     1.987    
    SLICE_X0Y193         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.090    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.148ns (58.039%)  route 0.107ns (41.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.669ns (routing 0.702ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.768ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.669     1.885    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y200         FDCE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.000 f  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.078     2.078    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_aresetn_cdc
    SLICE_X3Y199         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033     2.111 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_areset_i_1/O
                         net (fo=1, routed)           0.029     2.140    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_areset_i_1_n_0
    SLICE_X3Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.897     2.164    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_aclk
    SLICE_X3Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_areset_reg/C
                         clock pessimism             -0.152     2.012    
    SLICE_X3Y199         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.113    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.059%)  route 0.126ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.670ns (routing 0.702ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.768ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.670     1.886    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     1.998 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/Q
                         net (fo=2, routed)           0.126     2.124    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[12]
    SLICE_X1Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.875     2.142    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X1Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]/C
                         clock pessimism             -0.152     1.990    
    SLICE_X1Y198         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     2.091    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.111ns (46.608%)  route 0.127ns (53.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.689ns (routing 0.702ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.768ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.689     1.905    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.016 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/Q
                         net (fo=33, routed)          0.127     2.143    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[31]
    SLICE_X10Y182        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.158    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y182        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][31]/C
                         clock pessimism             -0.152     2.006    
    SLICE_X10Y182        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.113ns (47.881%)  route 0.123ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.629ns (routing 0.702ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.768ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.629     1.845    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y165         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     1.958 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.123     2.081    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wdata[21]
    SLICE_X7Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.821     2.088    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[21]/C
                         clock pessimism             -0.149     1.939    
    SLICE_X7Y165         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.041    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.113ns (44.966%)  route 0.138ns (55.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.685ns (routing 0.702ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.768ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.685     1.901    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y184         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     2.014 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=34, routed)          0.138     2.153    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[21]
    SLICE_X10Y184        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.890     2.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y184        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][21]/C
                         clock pessimism             -0.152     2.005    
    SLICE_X10Y184        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.108    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][21]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DWE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DWE
                            (rising edge-triggered cell MMCME4_ADV clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.084ns (46.154%)  route 0.098ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.110ns (routing 0.418ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.454ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.110     1.261    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X23Y228        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.345 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DWE_reg/Q
                         net (fo=1, routed)           0.098     1.443    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/dwe
    MMCM_X0Y3            MMCME4_ADV                                   r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.208     1.395    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_aclk
    MMCM_X0Y3            MMCME4_ADV                                   r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
                         clock pessimism             -0.118     1.277    
    MMCM_X0Y3            MMCME4_ADV (Hold_MMCM_DCLK_DWE)
                                                      0.119     1.396    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.265%)  route 0.099ns (37.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.669ns (routing 0.702ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.768ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.669     1.885    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     1.998 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/Q
                         net (fo=5, routed)           0.088     2.086    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/src_rcv
    SLICE_X7Y184         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.050     2.136 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state[0]_i_1/O
                         net (fo=1, routed)           0.011     2.147    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state[0]_i_1_n_0
    SLICE_X7Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.878     2.145    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X7Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]/C
                         clock pessimism             -0.152     1.993    
    SLICE_X7Y184         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.096    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/DCLK    n/a            4.000         10.000      6.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y173   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y169   main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X8Y163   main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X10Y173  main_i/proc_sys_reset_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X9Y186   main_i/clk_wiz_0/inst/dummy_local_reg_rdack_d1_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X9Y186   main_i/clk_wiz_0/inst/dummy_local_reg_rdack_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y173   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y173   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y173   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y173   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_59/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.421ns (14.444%)  route 2.494ns (85.556%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.231ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.258     6.313    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y117        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     6.401 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_59_REGCEB_cooolgate_en_gate_111/O
                         net (fo=1, routed)           0.608     7.009    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_59_REGCEB_cooolgate_en_sig_56
    RAMB36_X2Y25         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_59/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.761     8.640    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y25         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_59/CLKBWRCLK
                         clock pessimism             -0.570     8.070    
                         clock uncertainty           -0.066     8.005    
    RAMB36_X2Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.663    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_59
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.573ns (49.492%)  route 1.605ns (50.508%))
  Logic Levels:           9  (CARRY8=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 8.442 - 4.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.246ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.231ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.736     4.030    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X24Y80         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     4.142 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.339     4.481    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X26Y80         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     4.669 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_10/O
                         net (fo=1, routed)           0.014     4.683    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_10_n_0
    SLICE_X26Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     4.961 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.991    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X26Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.136     5.127 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[4]
                         net (fo=32, routed)          0.347     5.474    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/CO[0]
    SLICE_X25Y79         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     5.557 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_8/O
                         net (fo=1, routed)           0.017     5.574    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_8_n_0
    SLICE_X25Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     5.855 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[7]
                         net (fo=1, routed)           0.030     5.885    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X25Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     6.056 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/O[7]
                         net (fo=1, routed)           0.282     6.338    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X23Y82         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     6.395 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_1/O
                         net (fo=3, routed)           0.255     6.649    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X26Y82         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.731 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.225     6.956    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg_2
    SLICE_X26Y82         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     7.141 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.067     7.208    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_3
    SLICE_X26Y82         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.563     8.442    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X26Y82         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism             -0.501     7.941    
                         clock uncertainty           -0.066     7.875    
    SLICE_X26Y82         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     7.919    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_61/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.424ns (15.073%)  route 2.389ns (84.927%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 8.597 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.231ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.090     6.145    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y122        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.091     6.236 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_61_REGCEB_cooolgate_en_gate_117/O
                         net (fo=1, routed)           0.671     6.908    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_61_REGCEB_cooolgate_en_sig_59
    RAMB36_X1Y28         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_61/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.718     8.597    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_61/CLKBWRCLK
                         clock pessimism             -0.570     8.027    
                         clock uncertainty           -0.066     7.962    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.620    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_61
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.424ns (15.341%)  route 2.340ns (84.659%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 8.601 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.231ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.800     5.856    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X40Y32         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.091     5.947 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6_REGCEB_cooolgate_en_gate_113/O
                         net (fo=1, routed)           0.912     6.858    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6_REGCEB_cooolgate_en_sig_57
    RAMB36_X1Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.722     8.601    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.566     8.035    
                         clock uncertainty           -0.066     7.970    
    RAMB36_X1Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.628    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.414ns (14.797%)  route 2.384ns (85.203%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 8.642 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.231ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.140     6.195    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y112        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     6.276 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13_REGCEB_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.616     6.892    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13_REGCEB_cooolgate_en_sig_6
    RAMB36_X2Y24         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.763     8.642    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y24         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKBWRCLK
                         clock pessimism             -0.570     8.072    
                         clock uncertainty           -0.066     8.007    
    RAMB36_X2Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.665    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.421ns (15.223%)  route 2.345ns (84.777%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 8.606 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.231ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.024     6.079    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y32         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     6.167 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38_REGCEB_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.693     6.860    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38_REGCEB_cooolgate_en_sig_33
    RAMB36_X1Y3          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.727     8.606    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38/CLKBWRCLK
                         clock pessimism             -0.566     8.040    
                         clock uncertainty           -0.066     7.975    
    RAMB36_X1Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.633    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.413ns (15.735%)  route 2.212ns (84.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 8.476 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.231ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.800     5.856    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X40Y32         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     5.936 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18_REGCEB_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.784     6.719    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18_REGCEB_cooolgate_en_sig_11
    RAMB36_X0Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.597     8.476    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/CLKBWRCLK
                         clock pessimism             -0.566     7.910    
                         clock uncertainty           -0.066     7.845    
    RAMB36_X0Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.503    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.414ns (15.087%)  route 2.330ns (84.913%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 8.606 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.231ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.088     6.143    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y122        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     6.224 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_REGCEB_cooolgate_en_gate_51/O
                         net (fo=1, routed)           0.614     6.839    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_REGCEB_cooolgate_en_sig_26
    RAMB36_X1Y26         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.727     8.606    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y26         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.570     8.036    
                         clock uncertainty           -0.066     7.971    
    RAMB36_X1Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.629    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31
  -------------------------------------------------------------------
                         required time                          7.629    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.474ns (17.344%)  route 2.259ns (82.656%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.231ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.077     5.132    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X34Y76         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.273 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57_REGCEB_cooolgate_en_gate_107/O
                         net (fo=1, routed)           1.555     6.828    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57_REGCEB_cooolgate_en_sig_54
    RAMB36_X2Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.754     8.633    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57/CLKBWRCLK
                         clock pessimism             -0.566     8.067    
                         clock uncertainty           -0.066     8.002    
    RAMB36_X2Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.660    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.421ns (15.650%)  route 2.269ns (84.350%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 8.595 - 4.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.246ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.231ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.801     4.095    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y74         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.209 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.389     4.597    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X32Y78         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     4.758 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.239     4.997    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X34Y76         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.055 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.068     6.123    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     6.211 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60_REGCEB_cooolgate_en_gate_115/O
                         net (fo=1, routed)           0.573     6.785    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60_REGCEB_cooolgate_en_sig_58
    RAMB36_X1Y5          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.716     8.595    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60/CLKBWRCLK
                         clock pessimism             -0.566     8.029    
                         clock uncertainty           -0.066     7.964    
    RAMB36_X1Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.622    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1109]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1109]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.115ns (47.315%)  route 0.128ns (52.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.718ns (routing 0.231ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.246ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.718     4.597    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X7Y91          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.712 r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1109]/Q
                         net (fo=3, routed)           0.128     4.840    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[51]
    SLICE_X6Y90          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.938     4.232    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X6Y90          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1109]/C
                         clock pessimism              0.497     4.728    
    SLICE_X6Y90          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.830    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1109]
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1125]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.115ns (46.000%)  route 0.135ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.753ns (routing 0.231ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.246ns, distribution 1.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.753     4.632    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X3Y66          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.747 r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1125]/Q
                         net (fo=1, routed)           0.135     4.882    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIB1
    SLICE_X4Y65          RAMD32                                       r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.999     4.293    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X4Y65          RAMD32                                       r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
                         clock pessimism              0.497     4.791    
    SLICE_X4Y65          RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.081     4.872    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.165%)  route 0.131ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.727ns (routing 0.231ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.246ns, distribution 1.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.727     4.606    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X4Y96          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.718 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[35]/Q
                         net (fo=4, routed)           0.131     4.849    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0[29]
    SLICE_X3Y94          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.945     4.239    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X3Y94          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]/C
                         clock pessimism              0.497     4.736    
    SLICE_X3Y94          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.839    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -4.839    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.114ns (45.059%)  route 0.139ns (54.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.740ns (routing 0.231ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.246ns, distribution 1.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.740     4.619    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X10Y72         FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.733 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/Q
                         net (fo=2, routed)           0.139     4.872    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/D[1]
    SLICE_X9Y72          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.968     4.262    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X9Y72          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]/C
                         clock pessimism              0.497     4.759    
    SLICE_X9Y72          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     4.862    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.862    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.115ns (51.042%)  route 0.110ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.700ns (routing 0.231ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.246ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.700     4.579    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X15Y90         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     4.694 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[12]/Q
                         net (fo=5, routed)           0.110     4.805    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[12]
    SLICE_X14Y90         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.903     4.197    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X14Y90         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]/C
                         clock pessimism              0.497     4.693    
    SLICE_X14Y90         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     4.794    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.794    
                         arrival time                           4.805    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1116]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1116]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.304%)  route 0.130ns (53.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.727ns (routing 0.231ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.246ns, distribution 1.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.727     4.606    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X6Y90          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     4.718 r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1116]/Q
                         net (fo=2, routed)           0.130     4.848    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[68]
    SLICE_X6Y88          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.946     4.240    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X6Y88          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1116]/C
                         clock pessimism              0.497     4.737    
    SLICE_X6Y88          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.838    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1116]
  -------------------------------------------------------------------
                         required time                         -4.838    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.113ns (50.901%)  route 0.109ns (49.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.731ns (routing 0.231ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.246ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.731     4.610    main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X0Y103         FDRE                                         r  main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.723 r  main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[24]/Q
                         net (fo=1, routed)           0.109     4.832    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_1[18]
    SLICE_X1Y103         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.928     4.222    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X1Y103         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]/C
                         clock pessimism              0.497     4.719    
    SLICE_X1Y103         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     4.821    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.257ns
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      1.745ns (routing 0.231ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.246ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.745     4.624    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y57          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.736 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/Q
                         net (fo=1, routed)           0.136     4.872    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[33]
    SLICE_X2Y57          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.963     4.257    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y57          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/C
                         clock pessimism              0.502     4.759    
    SLICE_X2Y57          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     4.861    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]
  -------------------------------------------------------------------
                         required time                         -4.861    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.112ns (42.748%)  route 0.150ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.723ns (routing 0.231ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.246ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.723     4.602    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X16Y71         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.714 r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][0]/Q
                         net (fo=1, routed)           0.150     4.864    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIE0
    SLICE_X17Y72         RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.958     4.252    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X17Y72         RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/CLK
                         clock pessimism              0.497     4.749    
    SLICE_X17Y72         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.103     4.852    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -4.852    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][11][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.113ns (42.642%)  route 0.152ns (57.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.721ns (routing 0.231ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.246ns, distribution 1.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.721     4.600    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X16Y69         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][11][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.713 r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][11][userdata][4]/Q
                         net (fo=1, routed)           0.152     4.865    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIE0
    SLICE_X17Y70         RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.959     4.253    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X17Y70         RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/CLK
                         clock pessimism              0.497     4.750    
    SLICE_X17Y70         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.103     4.853    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dma_250M_main_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y21  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y20  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y18  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X2Y14  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y6   main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X2Y24  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y17  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y19  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y93  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      136.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             136.286ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.491ns (8.393%)  route 5.359ns (91.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 148.209 - 142.857 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.775ns (routing 1.579ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.450ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.775     5.116    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     5.233 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4/Q
                         net (fo=82, routed)          2.086     7.318    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4_n_0
    SLICE_X20Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     7.504 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_3/O
                         net (fo=1, routed)           0.060     7.564    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_3_n_0
    SLICE_X20Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     7.752 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_1/O
                         net (fo=32, routed)          3.214    10.966    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_1_n_0
    SLICE_X22Y92         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.429   148.209    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y92         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[62]/C
                         clock pessimism             -0.453   147.756    
                         clock uncertainty           -0.425   147.331    
    SLICE_X22Y92         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079   147.252    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[62]
  -------------------------------------------------------------------
                         required time                        147.252    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                136.286    

Slack (MET) :             136.286ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.491ns (8.393%)  route 5.359ns (91.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 148.209 - 142.857 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.775ns (routing 1.579ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.450ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.775     5.116    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     5.233 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4/Q
                         net (fo=82, routed)          2.086     7.318    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[6]_rep__4_n_0
    SLICE_X20Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     7.504 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_3/O
                         net (fo=1, routed)           0.060     7.564    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_3_n_0
    SLICE_X20Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     7.752 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_1/O
                         net (fo=32, routed)          3.214    10.966    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_1_n_0
    SLICE_X22Y92         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.429   148.209    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y92         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[62]/C
                         clock pessimism             -0.453   147.756    
                         clock uncertainty           -0.425   147.331    
    SLICE_X22Y92         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079   147.252    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[62]
  -------------------------------------------------------------------
                         required time                        147.252    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                136.286    

Slack (MET) :             136.301ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.564ns (9.648%)  route 5.282ns (90.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 148.229 - 142.857 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.579ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.450ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.783     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.240 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/Q
                         net (fo=124, routed)         1.593     6.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8_n_0
    SLICE_X23Y136        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     7.057 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3/O
                         net (fo=1, routed)           0.070     7.127    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3_n_0
    SLICE_X23Y136        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     7.351 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1/O
                         net (fo=32, routed)          3.619    10.969    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0
    SLICE_X21Y109        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.449   148.229    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y109        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[66]/C
                         clock pessimism             -0.453   147.776    
                         clock uncertainty           -0.425   147.351    
    SLICE_X21Y109        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080   147.271    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[66]
  -------------------------------------------------------------------
                         required time                        147.271    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                136.301    

Slack (MET) :             136.301ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.564ns (9.648%)  route 5.282ns (90.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 148.229 - 142.857 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.579ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.450ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.783     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.240 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/Q
                         net (fo=124, routed)         1.593     6.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8_n_0
    SLICE_X23Y136        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     7.057 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3/O
                         net (fo=1, routed)           0.070     7.127    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3_n_0
    SLICE_X23Y136        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     7.351 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1/O
                         net (fo=32, routed)          3.619    10.969    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0
    SLICE_X21Y109        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.449   148.229    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y109        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[66]/C
                         clock pessimism             -0.453   147.776    
                         clock uncertainty           -0.425   147.351    
    SLICE_X21Y109        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080   147.271    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[66]
  -------------------------------------------------------------------
                         required time                        147.271    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                136.301    

Slack (MET) :             136.377ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.358ns (6.120%)  route 5.491ns (93.880%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 148.246 - 142.857 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.756ns (routing 1.579ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.450ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.756     5.097    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.215 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[4]/Q
                         net (fo=734, routed)         2.198     7.413    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[4]
    SLICE_X15Y115        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.088     7.501 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[56]_i_3/O
                         net (fo=2, routed)           0.140     7.641    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[56]_i_3_n_0
    SLICE_X16Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.793 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[24]_i_1/O
                         net (fo=32, routed)          3.153    10.947    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[24]_i_1_n_0
    SLICE_X17Y148        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.466   148.246    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X17Y148        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[24]/C
                         clock pessimism             -0.417   147.829    
                         clock uncertainty           -0.425   147.403    
    SLICE_X17Y148        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080   147.323    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[24]
  -------------------------------------------------------------------
                         required time                        147.323    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                136.377    

Slack (MET) :             136.385ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.564ns (9.792%)  route 5.196ns (90.208%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 148.226 - 142.857 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.579ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.450ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.783     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.240 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/Q
                         net (fo=124, routed)         1.593     6.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8_n_0
    SLICE_X23Y136        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     7.057 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3/O
                         net (fo=1, routed)           0.070     7.127    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3_n_0
    SLICE_X23Y136        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     7.351 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1/O
                         net (fo=32, routed)          3.533    10.883    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0
    SLICE_X22Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.446   148.226    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[66]/C
                         clock pessimism             -0.453   147.773    
                         clock uncertainty           -0.425   147.348    
    SLICE_X22Y113        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079   147.269    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[66]
  -------------------------------------------------------------------
                         required time                        147.269    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                136.385    

Slack (MET) :             136.385ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.564ns (9.792%)  route 5.196ns (90.208%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 148.226 - 142.857 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.579ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.450ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.783     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.240 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/Q
                         net (fo=124, routed)         1.593     6.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8_n_0
    SLICE_X23Y136        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     7.057 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3/O
                         net (fo=1, routed)           0.070     7.127    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3_n_0
    SLICE_X23Y136        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     7.351 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1/O
                         net (fo=32, routed)          3.533    10.883    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0
    SLICE_X22Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.446   148.226    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[66]/C
                         clock pessimism             -0.453   147.773    
                         clock uncertainty           -0.425   147.348    
    SLICE_X22Y113        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079   147.269    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[66]
  -------------------------------------------------------------------
                         required time                        147.269    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                136.385    

Slack (MET) :             136.409ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 0.564ns (9.577%)  route 5.325ns (90.423%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 148.276 - 142.857 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.579ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.450ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.783     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.240 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/Q
                         net (fo=124, routed)         1.593     6.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8_n_0
    SLICE_X23Y136        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     7.057 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3/O
                         net (fo=1, routed)           0.070     7.127    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3_n_0
    SLICE_X23Y136        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     7.351 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1/O
                         net (fo=32, routed)          3.662    11.013    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.496   148.276    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[66]/C
                         clock pessimism             -0.349   147.926    
                         clock uncertainty           -0.425   147.501    
    SLICE_X22Y127        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079   147.422    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[66]
  -------------------------------------------------------------------
                         required time                        147.422    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                136.409    

Slack (MET) :             136.409ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F2_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 0.564ns (9.577%)  route 5.325ns (90.423%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 148.276 - 142.857 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.579ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.450ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.783     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.240 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8/Q
                         net (fo=124, routed)         1.593     6.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[3]_rep__8_n_0
    SLICE_X23Y136        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     7.057 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3/O
                         net (fo=1, routed)           0.070     7.127    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_3_n_0
    SLICE_X23Y136        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     7.351 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1/O
                         net (fo=32, routed)          3.662    11.013    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F2_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.496   148.276    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F2_reg[66]/C
                         clock pessimism             -0.349   147.926    
                         clock uncertainty           -0.425   147.501    
    SLICE_X22Y127        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079   147.422    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F2_reg[66]
  -------------------------------------------------------------------
                         required time                        147.422    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                136.409    

Slack (MET) :             136.484ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.358ns (6.228%)  route 5.390ns (93.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 148.251 - 142.857 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.756ns (routing 1.579ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.471ns (routing 1.450ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.756     5.097    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.215 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[4]/Q
                         net (fo=734, routed)         2.198     7.413    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[4]
    SLICE_X15Y115        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.088     7.501 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[56]_i_3/O
                         net (fo=2, routed)           0.140     7.641    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[56]_i_3_n_0
    SLICE_X16Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.793 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[24]_i_1/O
                         net (fo=32, routed)          3.052    10.846    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[24]_i_1_n_0
    SLICE_X14Y143        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.471   148.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y143        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[24]/C
                         clock pessimism             -0.418   147.833    
                         clock uncertainty           -0.425   147.408    
    SLICE_X14Y143        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078   147.330    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[24]
  -------------------------------------------------------------------
                         required time                        147.330    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                136.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.210ns (63.305%)  route 0.122ns (36.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.451ns (routing 1.450ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.579ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.451     5.374    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.486 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[69]/Q
                         net (fo=3, routed)           0.084     5.570    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_15/Q[67]
    SLICE_X21Y121        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.098     5.668 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_15/result_DDR_H1[1]_i_1/O
                         net (fo=1, routed)           0.038     5.706    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_H1[1]
    SLICE_X21Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.792     5.133    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[1]/C
                         clock pessimism              0.453     5.586    
    SLICE_X21Y121        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.687    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           5.706    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_I1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.145ns (45.363%)  route 0.175ns (54.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.440ns (routing 1.450ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.579ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.440     5.363    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y118        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.475 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[47]/Q
                         net (fo=3, routed)           0.146     5.620    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_17/Q[47]
    SLICE_X14Y120        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.033     5.653 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_17/result_I1[6]_i_1/O
                         net (fo=1, routed)           0.029     5.682    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_I1[6]
    SLICE_X14Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_I1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.764     5.105    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_I1_reg[6]/C
                         clock pessimism              0.453     5.558    
    SLICE_X14Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.659    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_I1_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.659    
                         arrival time                           5.682    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.825%)  route 0.106ns (42.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.486ns (routing 1.450ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.579ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.486     5.409    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.521 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[41]/Q
                         net (fo=3, routed)           0.074     5.595    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_14/Q[39]
    SLICE_X13Y123        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.034     5.629 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_14/result_DDR_G2[8]_i_1/O
                         net (fo=1, routed)           0.032     5.661    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_G2[8]
    SLICE_X13Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.776     5.117    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G2_reg[8]/C
                         clock pessimism              0.418     5.534    
    SLICE_X13Y123        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.635    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G2_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.635    
                         arrival time                           5.661    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.163ns (64.173%)  route 0.091ns (35.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      2.445ns (routing 1.450ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.579ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.445     5.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.480 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[7]/Q
                         net (fo=1, routed)           0.077     5.557    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg_n_0_[7]
    SLICE_X8Y132         LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.051     5.608 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[7]_i_1/O
                         net (fo=1, routed)           0.014     5.622    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_selected[7]
    SLICE_X8Y132         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.734     5.075    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y132         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[7]/C
                         clock pessimism              0.417     5.492    
    SLICE_X8Y132         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.594    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.594    
                         arrival time                           5.622    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.163ns (52.292%)  route 0.149ns (47.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.414ns (routing 1.450ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.579ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.414     5.337    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.449 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[31]/Q
                         net (fo=3, routed)           0.120     5.569    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_15/Q[31]
    SLICE_X11Y121        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.051     5.620 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_15/result_H1[10]_i_1/O
                         net (fo=1, routed)           0.029     5.649    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_H1[10]
    SLICE_X11Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.724     5.065    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H1_reg[10]/C
                         clock pessimism              0.453     5.518    
    SLICE_X11Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.619    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H1_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.619    
                         arrival time                           5.649    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.496%)  route 0.110ns (49.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      2.434ns (routing 1.450ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.579ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.434     5.357    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.469 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/Q
                         net (fo=5, routed)           0.110     5.578    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[51]
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.683     5.024    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                         clock pessimism              0.417     5.441    
    SLICE_X10Y143        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.543    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         -5.543    
                         arrival time                           5.578    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.799%)  route 0.102ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      2.425ns (routing 1.450ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.698ns (routing 1.579ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.425     5.348    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.460 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[29]/Q
                         net (fo=3, routed)           0.073     5.533    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_29/Q[27]
    SLICE_X14Y97         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.034     5.567 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_29/result_DDR_O1[11]_i_1/O
                         net (fo=1, routed)           0.029     5.596    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_O1[11]
    SLICE_X14Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.698     5.039    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[11]/C
                         clock pessimism              0.420     5.459    
    SLICE_X14Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.560    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.560    
                         arrival time                           5.596    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.145ns (56.667%)  route 0.111ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.491ns (routing 1.450ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.579ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.491     5.414    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.526 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[61]/Q
                         net (fo=3, routed)           0.082     5.608    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_15/Q[59]
    SLICE_X19Y121        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.033     5.641 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_15/result_DDR_H1[3]_i_1/O
                         net (fo=1, routed)           0.029     5.670    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_H1[3]
    SLICE_X19Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.773     5.114    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[3]/C
                         clock pessimism              0.418     5.531    
    SLICE_X19Y121        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.632    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_H1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.632    
                         arrival time                           5.670    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.144ns (56.636%)  route 0.110ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.476ns (routing 1.450ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.753ns (routing 1.579ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.476     5.399    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y140        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.511 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[29]/Q
                         net (fo=3, routed)           0.079     5.590    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_6/Q[27]
    SLICE_X14Y140        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.032     5.622 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_6/result_DDR_C2[11]_i_1/O
                         net (fo=1, routed)           0.031     5.653    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_C2[11]
    SLICE_X14Y140        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.753     5.094    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y140        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C2_reg[11]/C
                         clock pessimism              0.418     5.511    
    SLICE_X14Y140        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.612    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C2_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           5.653    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.145ns (53.989%)  route 0.124ns (46.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      2.449ns (routing 1.450ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.579ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.449     5.372    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y122        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.484 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G1_reg[29]/Q
                         net (fo=3, routed)           0.086     5.570    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_13/Q[27]
    SLICE_X8Y123         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     5.603 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_13/result_DDR_G1[11]_i_1/O
                         net (fo=1, routed)           0.038     5.641    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_G1[11]
    SLICE_X8Y123         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.737     5.078    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y123         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G1_reg[11]/C
                         clock pessimism              0.417     5.495    
    SLICE_X8Y123         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.596    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_G1_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           5.641    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhd_main_clk_wiz_0_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y21   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X8Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X10Y171  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         142.857     141.478    BUFGCE_X0Y76   main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         142.857     141.786    MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X10Y168  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X8Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X8Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y171  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y171  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y21   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y21   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y165  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X8Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X8Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y171  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y171  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y21   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y21   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.451ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.777ns (24.818%)  route 2.354ns (75.182%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 22.923 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.204ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.485     6.620    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X5Y131         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.756 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           1.059     7.815    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.138    22.923    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y130         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[0]/C
                         clock pessimism             -0.388    22.536    
                         clock uncertainty           -0.191    22.344    
    SLICE_X3Y130         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    22.265    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 14.451    

Slack (MET) :             14.451ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.777ns (24.818%)  route 2.354ns (75.182%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 22.923 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.204ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.485     6.620    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X5Y131         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.756 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           1.059     7.815    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.138    22.923    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y130         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[7]/C
                         clock pessimism             -0.388    22.536    
                         clock uncertainty           -0.191    22.344    
    SLICE_X3Y130         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    22.265    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 14.451    

Slack (MET) :             14.615ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.721ns (24.823%)  route 2.184ns (75.177%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 22.916 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.204ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.494     6.628    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y146         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     6.708 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.880     7.588    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1_n_0
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.131    22.916    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]/C
                         clock pessimism             -0.443    22.474    
                         clock uncertainty           -0.191    22.282    
    SLICE_X6Y145         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    22.203    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 14.615    

Slack (MET) :             14.615ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.721ns (24.823%)  route 2.184ns (75.177%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 22.916 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.204ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.494     6.628    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y146         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     6.708 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.880     7.588    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1_n_0
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.131    22.916    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[25]/C
                         clock pessimism             -0.443    22.474    
                         clock uncertainty           -0.191    22.282    
    SLICE_X6Y145         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    22.203    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 14.615    

Slack (MET) :             14.615ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.721ns (24.823%)  route 2.184ns (75.177%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 22.916 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.204ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.494     6.628    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y146         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     6.708 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.880     7.588    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1_n_0
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.131    22.916    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[26]/C
                         clock pessimism             -0.443    22.474    
                         clock uncertainty           -0.191    22.282    
    SLICE_X6Y145         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.079    22.203    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 14.615    

Slack (MET) :             14.615ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.721ns (24.823%)  route 2.184ns (75.177%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 22.916 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.204ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.494     6.628    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y146         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     6.708 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.880     7.588    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1_n_0
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.131    22.916    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/C
                         clock pessimism             -0.443    22.474    
                         clock uncertainty           -0.191    22.282    
    SLICE_X6Y145         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079    22.203    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 14.615    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.777ns (26.243%)  route 2.184ns (73.757%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 22.924 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.204ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.485     6.620    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X5Y131         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.756 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.889     7.645    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139    22.924    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X2Y131         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]/C
                         clock pessimism             -0.388    22.537    
                         clock uncertainty           -0.191    22.345    
    SLICE_X2Y131         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    22.266    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.776ns (27.153%)  route 2.082ns (72.847%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 22.912 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.204ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.393     6.528    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y147         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.663 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.879     7.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1_n_0
    SLICE_X6Y148         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.127    22.912    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y148         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[16]/C
                         clock pessimism             -0.443    22.470    
                         clock uncertainty           -0.191    22.278    
    SLICE_X6Y148         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    22.199    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 14.658    

Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.776ns (27.153%)  route 2.082ns (72.847%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 22.912 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.204ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.393     6.528    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y147         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.663 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.879     7.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1_n_0
    SLICE_X6Y148         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.127    22.912    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y148         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[17]/C
                         clock pessimism             -0.443    22.470    
                         clock uncertainty           -0.191    22.278    
    SLICE_X6Y148         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    22.199    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 14.658    

Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.776ns (27.153%)  route 2.082ns (72.847%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 22.912 - 17.857 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.310ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.204ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.336     4.684    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.799 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.460     5.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y148         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     5.408 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.106     5.514    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X4Y148         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.665 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.244     5.910    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y150         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.225     6.135 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.393     6.528    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X8Y147         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.663 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.879     7.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1_n_0
    SLICE_X6Y148         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.127    22.912    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y148         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[18]/C
                         clock pessimism             -0.443    22.470    
                         clock uncertainty           -0.191    22.278    
    SLICE_X6Y148         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.079    22.199    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[18]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 14.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.113ns (47.419%)  route 0.125ns (52.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.137ns (routing 1.204ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.310ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.137     5.065    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     5.178 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.125     5.303    main_i/proc_sys_reset_rhs/U0/EXT_LPF/p_3_in6_in
    SLICE_X10Y169        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.385     4.733    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y169        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.443     5.176    
    SLICE_X10Y169        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.278    main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.278    
                         arrival time                           5.303    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.111ns (42.467%)  route 0.150ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.139ns (routing 1.204ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.310ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.178 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/Q
                         net (fo=7, routed)           0.150     5.328    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[27]
    SLICE_X9Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.401     4.749    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[27]/C
                         clock pessimism              0.443     5.192    
    SLICE_X9Y145         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.293    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.293    
                         arrival time                           5.328    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.111ns (41.772%)  route 0.155ns (58.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.139ns (routing 1.204ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.310ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.178 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/Q
                         net (fo=7, routed)           0.155     5.333    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[27]
    SLICE_X8Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.401     4.749    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X8Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[27]/C
                         clock pessimism              0.443     5.192    
    SLICE_X8Y145         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.294    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.294    
                         arrival time                           5.333    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.310%)  route 0.130ns (53.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.132ns (routing 1.204ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.369ns (routing 1.310ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.132     5.060    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.172 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/Q
                         net (fo=8, routed)           0.130     5.302    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[5]
    SLICE_X4Y130         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.369     4.717    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y130         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[5]/C
                         clock pessimism              0.443     5.160    
    SLICE_X4Y130         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.261    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.261    
                         arrival time                           5.302    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.114ns (48.681%)  route 0.120ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.146ns (routing 1.204ns, distribution 0.942ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.310ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.146     5.074    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.188 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/Q
                         net (fo=7, routed)           0.120     5.308    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[31]
    SLICE_X7Y144         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.365     4.713    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X7Y144         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]/C
                         clock pessimism              0.443     5.156    
    SLICE_X7Y144         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.258    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.115ns (42.167%)  route 0.158ns (57.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.139ns (routing 1.204ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.395ns (routing 1.310ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.182 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/Q
                         net (fo=7, routed)           0.158     5.340    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[28]
    SLICE_X9Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.395     4.743    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[28]/C
                         clock pessimism              0.443     5.186    
    SLICE_X9Y145         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.289    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.289    
                         arrival time                           5.340    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.114ns (51.087%)  route 0.109ns (48.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      2.142ns (routing 1.204ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.310ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.142     5.070    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.184 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/Q
                         net (fo=7, routed)           0.109     5.293    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[25]
    SLICE_X8Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.401     4.749    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X8Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[25]/C
                         clock pessimism              0.387     5.136    
    SLICE_X8Y145         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.239    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           5.293    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.111ns (39.122%)  route 0.173ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.139ns (routing 1.204ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.310ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.178 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/Q
                         net (fo=7, routed)           0.173     5.351    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[27]
    SLICE_X8Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.401     4.749    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X8Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]/C
                         clock pessimism              0.443     5.192    
    SLICE_X8Y145         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.292    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.292    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.115ns (41.112%)  route 0.165ns (58.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.139ns (routing 1.204ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.395ns (routing 1.310ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y143        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.182 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/Q
                         net (fo=7, routed)           0.165     5.347    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[28]
    SLICE_X9Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.395     4.743    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[28]/C
                         clock pessimism              0.443     5.186    
    SLICE_X9Y145         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.287    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           5.347    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.112ns (39.858%)  route 0.169ns (60.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.737ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.132ns (routing 1.204ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.310ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.132     5.060    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X7Y145         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.172 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.169     5.341    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[50]
    SLICE_X8Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.389     4.737    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                         clock pessimism              0.443     5.180    
    SLICE_X8Y144         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.280    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                           5.341    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhs_main_clk_wiz_0_0
Waveform(ns):       { 0.000 8.929 }
Period(ns):         17.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X10Y161  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X10Y170  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         17.857      16.478     BUFGCE_X0Y75   main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         17.857      16.786     MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X8Y159   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y161  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y161  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y170  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y170  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X8Y159   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X8Y159   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y161  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y161  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y170  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X10Y170  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X8Y159   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X8Y159   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y161   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.692ns  (logic 0.116ns (16.763%)  route 0.576ns (83.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X5Y187         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.576     0.692    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X5Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y187         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.640ns  (logic 0.112ns (17.500%)  route 0.528ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
    SLICE_X5Y187         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/Q
                         net (fo=1, routed)           0.528     0.640    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[124]
    SLICE_X5Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y187         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.640ns  (logic 0.112ns (17.500%)  route 0.528ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
    SLICE_X5Y189         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.528     0.640    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X5Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y189         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.640ns  (logic 0.112ns (17.500%)  route 0.528ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y188                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
    SLICE_X5Y188         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/Q
                         net (fo=1, routed)           0.528     0.640    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[129]
    SLICE_X5Y188         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y188         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.626ns  (logic 0.114ns (18.211%)  route 0.512ns (81.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X5Y189         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.512     0.626    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X5Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y189         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.624ns  (logic 0.114ns (18.269%)  route 0.510ns (81.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y188                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X5Y188         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.510     0.624    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X5Y188         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y188         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.588ns  (logic 0.116ns (19.728%)  route 0.472ns (80.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X5Y189         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.472     0.588    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X5Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y189         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.578ns  (logic 0.116ns (20.069%)  route 0.462ns (79.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X6Y188         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.462     0.578    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X6Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y189         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.558ns  (logic 0.112ns (20.072%)  route 0.446ns (79.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X5Y192         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.446     0.558    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X5Y192         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y192         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.519ns  (logic 0.113ns (21.773%)  route 0.406ns (78.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X4Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.406     0.519    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X4Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y169         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  3.525    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.246ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.246ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.797ns  (logic 0.116ns (14.555%)  route 0.681ns (85.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X8Y150         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.681     0.797    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X8Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y166         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 29.246    

Slack (MET) :             29.256ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.790ns  (logic 0.113ns (14.304%)  route 0.677ns (85.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X6Y143         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.677     0.790    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X7Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y166         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    30.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 29.256    

Slack (MET) :             29.322ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.768%)  route 0.609ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X7Y141         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.609     0.723    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X7Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y160         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 29.322    

Slack (MET) :             29.356ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.688ns  (logic 0.112ns (16.279%)  route 0.576ns (83.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X8Y148         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.576     0.688    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X8Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y167         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 29.356    

Slack (MET) :             29.357ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.686ns  (logic 0.115ns (16.764%)  route 0.571ns (83.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
    SLICE_X8Y148         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.571     0.686    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X8Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y166         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 29.357    

Slack (MET) :             29.359ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.685ns  (logic 0.116ns (16.934%)  route 0.569ns (83.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X8Y148         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.569     0.685    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X8Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y166         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 29.359    

Slack (MET) :             29.364ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.680ns  (logic 0.118ns (17.353%)  route 0.562ns (82.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
    SLICE_X8Y148         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.562     0.680    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y159         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                 29.364    

Slack (MET) :             29.367ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.676ns  (logic 0.116ns (17.160%)  route 0.560ns (82.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X7Y141         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.560     0.676    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y159         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 29.367    

Slack (MET) :             29.373ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.673ns  (logic 0.116ns (17.236%)  route 0.557ns (82.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X8Y148         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.557     0.673    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X8Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y168         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    30.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 29.373    

Slack (MET) :             29.374ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.669ns  (logic 0.118ns (17.638%)  route 0.551ns (82.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
    SLICE_X7Y141         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.551     0.669    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y167         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                 29.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.640ns  (logic 0.112ns (17.500%)  route 0.528ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X4Y193         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.528     0.640    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X4Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y193         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.218%)  route 0.496ns (80.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
    SLICE_X5Y192         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/Q
                         net (fo=1, routed)           0.496     0.614    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[129]
    SLICE_X5Y192         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y192         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.589ns  (logic 0.115ns (19.525%)  route 0.474ns (80.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y188                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
    SLICE_X5Y188         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/Q
                         net (fo=1, routed)           0.474     0.589    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[128]
    SLICE_X5Y188         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y188         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.590ns  (logic 0.115ns (19.492%)  route 0.475ns (80.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
    SLICE_X6Y192         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/Q
                         net (fo=1, routed)           0.475     0.590    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[127]
    SLICE_X6Y192         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y192         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.529ns  (logic 0.115ns (21.739%)  route 0.414ns (78.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X5Y187         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.414     0.529    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X5Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y187         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.508ns  (logic 0.115ns (22.638%)  route 0.393ns (77.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
    SLICE_X5Y189         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.393     0.508    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X5Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y189         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.504ns  (logic 0.113ns (22.421%)  route 0.391ns (77.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X4Y193         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.391     0.504    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X4Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y193         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.501ns  (logic 0.116ns (23.154%)  route 0.385ns (76.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X2Y187         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.385     0.501    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X2Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y180         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.492ns  (logic 0.113ns (22.967%)  route 0.379ns (77.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X3Y191         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.379     0.492    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X3Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y183         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.477ns  (logic 0.114ns (23.899%)  route 0.363ns (76.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X5Y189         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.363     0.477    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X5Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y189         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  3.569    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.475ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.569ns  (logic 0.114ns (20.035%)  route 0.455ns (79.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X4Y164         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.455     0.569    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y163         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.551ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.494ns  (logic 0.116ns (23.482%)  route 0.378ns (76.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X4Y164         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.378     0.494    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X5Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y160         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045    10.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  9.551    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.449ns  (logic 0.116ns (25.835%)  route 0.333ns (74.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y156         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.333     0.449    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y156         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.612ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.432ns  (logic 0.113ns (26.157%)  route 0.319ns (73.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X6Y164         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.319     0.432    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X6Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y158         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  9.612    

Slack (MET) :             9.626ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X3Y156         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.303     0.420    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y156         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  9.626    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.406ns  (logic 0.113ns (27.833%)  route 0.293ns (72.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y156         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.293     0.406    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y156         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.394ns  (logic 0.114ns (28.934%)  route 0.280ns (71.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X3Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.280     0.394    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y156         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  9.650    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.114ns (32.571%)  route 0.236ns (67.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y156         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.236     0.350    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y156         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.694    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.345ns  (logic 0.113ns (32.754%)  route 0.232ns (67.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X6Y164         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.232     0.345    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y163         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.342ns  (logic 0.114ns (33.333%)  route 0.228ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X6Y164         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.228     0.342    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y163         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  9.702    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      427.779ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             427.779ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.836ns  (logic 0.116ns (13.876%)  route 0.720ns (86.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
    SLICE_X8Y144         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.720     0.836    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X10Y144        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X10Y144        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                427.779    

Slack (MET) :             427.893ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.721ns  (logic 0.116ns (16.089%)  route 0.605ns (83.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X7Y150         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.605     0.721    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y150         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                427.893    

Slack (MET) :             427.942ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.672ns  (logic 0.114ns (16.964%)  route 0.558ns (83.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X7Y150         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.558     0.672    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y150         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                427.942    

Slack (MET) :             428.025ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.591ns  (logic 0.115ns (19.459%)  route 0.476ns (80.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X5Y141         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.476     0.591    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X5Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X5Y141         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                428.025    

Slack (MET) :             428.041ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.573ns  (logic 0.112ns (19.546%)  route 0.461ns (80.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
    SLICE_X5Y141         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.461     0.573    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X5Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X5Y141         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                428.041    

Slack (MET) :             428.060ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.554ns  (logic 0.116ns (20.939%)  route 0.438ns (79.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
    SLICE_X5Y144         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.438     0.554    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X5Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X5Y144         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                428.060    

Slack (MET) :             428.061ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.553ns  (logic 0.112ns (20.253%)  route 0.441ns (79.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X8Y149         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.441     0.553    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X8Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y149         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                428.061    

Slack (MET) :             428.088ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.528ns  (logic 0.115ns (21.780%)  route 0.413ns (78.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
    SLICE_X8Y149         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/Q
                         net (fo=1, routed)           0.413     0.528    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[49]
    SLICE_X8Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y149         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                428.088    

Slack (MET) :             428.124ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.491ns  (logic 0.113ns (23.014%)  route 0.378ns (76.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.378     0.491    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X8Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y149         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                428.124    

Slack (MET) :             428.124ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.490ns  (logic 0.116ns (23.673%)  route 0.374ns (76.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
    SLICE_X8Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.374     0.490    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y150         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                428.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.233ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.233ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.667ns  (logic 0.117ns (17.541%)  route 0.550ns (82.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X6Y153         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.550     0.667    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X5Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X5Y145         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    17.900    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                 17.233    

Slack (MET) :             17.264ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.637ns  (logic 0.115ns (18.053%)  route 0.522ns (81.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X6Y153         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.522     0.637    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X5Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X5Y145         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                 17.264    

Slack (MET) :             17.275ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.627ns  (logic 0.116ns (18.501%)  route 0.511ns (81.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X6Y153         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.511     0.627    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X5Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X5Y145         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    17.902    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 17.275    

Slack (MET) :             17.416ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.485ns  (logic 0.113ns (23.299%)  route 0.372ns (76.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X6Y153         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.372     0.485    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y152         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 17.416    

Slack (MET) :             17.491ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.410ns  (logic 0.113ns (27.561%)  route 0.297ns (72.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X6Y153         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.297     0.410    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y152         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 17.491    

Slack (MET) :             17.500ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.401ns  (logic 0.114ns (28.429%)  route 0.287ns (71.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X6Y153         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.287     0.401    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y152         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                 17.500    

Slack (MET) :             52.780ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.836ns  (logic 0.112ns (13.397%)  route 0.724ns (86.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X8Y146         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.724     0.836    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X8Y146         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045    53.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 52.780    

Slack (MET) :             52.837ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.777ns  (logic 0.112ns (14.414%)  route 0.665ns (85.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X8Y147         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.665     0.777    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X8Y147         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    53.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         53.614    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 52.837    

Slack (MET) :             53.002ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.612ns  (logic 0.116ns (18.954%)  route 0.496ns (81.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
    SLICE_X8Y146         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.496     0.612    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X8Y146         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    53.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]
  -------------------------------------------------------------------
                         required time                         53.614    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 53.002    

Slack (MET) :             53.025ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.591ns  (logic 0.115ns (19.459%)  route 0.476ns (80.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X5Y130         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.476     0.591    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X5Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X5Y130         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    53.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 53.025    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.776ns  (logic 0.228ns (12.838%)  route 1.548ns (87.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.710ns (routing 0.231ns, distribution 1.479ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.030     1.030    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y173         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.258 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.518     1.776    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y173        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.710     4.589    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y173        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.106ns (14.759%)  route 0.612ns (85.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.118ns (routing 0.133ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.429     0.429    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y173         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.535 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.183     0.718    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y173        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.118     2.470    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y173        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay           215 Endpoints
Min Delay           215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.082ns  (logic 0.300ns (9.733%)  route 2.782ns (90.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.246ns, distribution 1.665ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.231ns, distribution 1.454ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.911     4.205    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X11Y166        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.318 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.510     6.828    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X16Y93         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     7.015 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.272     7.287    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X16Y93         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.685     4.564    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X16Y93         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.263ns (9.260%)  route 2.577ns (90.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.246ns, distribution 1.665ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.231ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.911     4.205    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X11Y166        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.318 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.049     6.367    main_i/recording_0/util_vector_logic_0/Op1[0]
    SLICE_X27Y107        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     6.517 r  main_i/recording_0/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.528     7.045    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X33Y101        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.565     4.444    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X33Y101        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.116ns (6.474%)  route 1.676ns (93.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.246ns, distribution 1.667ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.231ns, distribution 1.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y86         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.323 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.676     5.998    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y65          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.758     4.637    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y65          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.116ns (6.474%)  route 1.676ns (93.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.246ns, distribution 1.667ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.231ns, distribution 1.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y86         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.323 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.676     5.998    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y65          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.758     4.637    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y65          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.116ns (6.474%)  route 1.676ns (93.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.246ns, distribution 1.667ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.231ns, distribution 1.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y86         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.323 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.676     5.998    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y65          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.758     4.637    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y65          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.116ns (6.551%)  route 1.655ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.246ns, distribution 1.667ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.231ns, distribution 1.492ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y86         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.323 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.655     5.977    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y60         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.723     4.602    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y60         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.116ns (6.551%)  route 1.655ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.246ns, distribution 1.667ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.231ns, distribution 1.492ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y86         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.323 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.655     5.977    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y60         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.723     4.602    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y60         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.116ns (6.551%)  route 1.655ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.246ns, distribution 1.667ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.231ns, distribution 1.492ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y86         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.323 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.655     5.977    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y60         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.723     4.602    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y60         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.113ns (6.673%)  route 1.580ns (93.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.246ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.231ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.967     4.261    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.374 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/Q
                         net (fo=3, routed)           1.580     5.954    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[20]
    SLICE_X5Y109         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.749     4.628    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X5Y109         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.722ns  (logic 0.114ns (6.619%)  route 1.608ns (93.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.246ns, distribution 1.664ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.231ns, distribution 1.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.910     4.204    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.318 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/Q
                         net (fo=3, routed)           1.608     5.926    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[12]
    SLICE_X6Y107         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.747     4.626    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X6Y107         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.837%)  route 0.088ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.126ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.133ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.005     2.855    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X14Y95         FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.939 r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.088     3.027    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X14Y95         FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.089     2.441    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X14Y95         FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.126ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.133ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.030     2.880    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y118         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.965 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/Q
                         net (fo=1, routed)           0.083     3.048    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[30]
    SLICE_X3Y119         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.115     2.467    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y119         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.126ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.133ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.030     2.880    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y114         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.965 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/Q
                         net (fo=1, routed)           0.083     3.048    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[9]
    SLICE_X3Y115         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.115     2.467    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y115         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.126ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.133ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.030     2.880    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y116         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.965 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/Q
                         net (fo=1, routed)           0.084     3.049    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[10]
    SLICE_X3Y117         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.115     2.467    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y117         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.082ns (46.591%)  route 0.094ns (53.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.126ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.133ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.026     2.876    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X7Y95          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.958 r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.094     3.052    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X7Y95          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.114     2.466    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_s2mm_aclk
    SLICE_X7Y95          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.126ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.133ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.034     2.884    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y116         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.969 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/Q
                         net (fo=1, routed)           0.084     3.053    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[0]
    SLICE_X6Y117         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.119     2.471    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y117         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.126ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.133ns, distribution 0.983ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.028     2.878    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X8Y110         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.962 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.092     3.054    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X8Y111         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.116     2.468    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y111         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.029ns (routing 0.126ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.133ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.029     2.879    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X7Y110         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.963 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.092     3.055    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[24]
    SLICE_X7Y111         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.118     2.470    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X7Y111         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.038ns (routing 0.126ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.133ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.038     2.888    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y114         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.973 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/Q
                         net (fo=1, routed)           0.082     3.055    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[15]
    SLICE_X6Y115         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.119     2.471    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y115         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.038ns (routing 0.126ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.133ns, distribution 0.990ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.038     2.888    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y112         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.973 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.082     3.055    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[3]
    SLICE_X6Y113         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.123     2.475    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y113         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay            20 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.084%)  route 0.553ns (82.916%))
  Logic Levels:           0  
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.904ns (routing 0.768ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.231ns, distribution 1.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.904     2.171    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.285 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.553     2.838    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.780     4.659    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.114ns (18.658%)  route 0.497ns (81.342%))
  Logic Levels:           0  
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.899ns (routing 0.768ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.231ns, distribution 1.507ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.899     2.166    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.280 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.497     2.777    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.738     4.617    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.593ns  (logic 0.117ns (19.730%)  route 0.476ns (80.270%))
  Logic Levels:           0  
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.897ns (routing 0.768ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.231ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.897     2.164    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.281 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.476     2.757    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.774     4.653    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.570ns  (logic 0.114ns (19.986%)  route 0.456ns (80.014%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.914ns (routing 0.768ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.231ns, distribution 1.507ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.914     2.181    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.295 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.456     2.751    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.738     4.617    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.576ns  (logic 0.170ns (29.525%)  route 0.406ns (70.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.823ns (routing 0.768ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.231ns, distribution 1.504ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.823     2.090    main_i/master_smartconnect_0/inst/clk_map/psr0/U0/aclk
    SLICE_X0Y172         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.203 f  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.155     2.358    main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X1Y171         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     2.415 r  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.251     2.666    main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X1Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.735     4.614    main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X1Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.114ns (22.984%)  route 0.382ns (77.016%))
  Logic Levels:           0  
  Clock Path Skew:        2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.888ns (routing 0.768ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.231ns, distribution 1.559ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.888     2.155    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.269 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.382     2.651    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.790     4.669    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.116ns (23.543%)  route 0.377ns (76.457%))
  Logic Levels:           0  
  Clock Path Skew:        2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.875ns (routing 0.768ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.231ns, distribution 1.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.875     2.142    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y196         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.258 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.377     2.635    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.770     4.649    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.456ns  (logic 0.113ns (24.781%)  route 0.343ns (75.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.878ns (routing 0.768ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.231ns, distribution 1.559ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.878     2.145    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X7Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y185         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.258 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.343     2.601    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.790     4.669    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.439ns  (logic 0.114ns (25.962%)  route 0.325ns (74.038%))
  Logic Levels:           0  
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.878ns (routing 0.768ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.231ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.878     2.145    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.259 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.325     2.584    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.774     4.653    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.473ns  (logic 0.114ns (24.093%)  route 0.359ns (75.907%))
  Logic Levels:           0  
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.830ns (routing 0.768ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.231ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.830     2.097    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.211 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.359     2.570    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.742     4.621    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.085ns (59.028%)  route 0.059ns (40.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.133ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.222 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.059     1.281    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.147     2.499    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.085ns (57.432%)  route 0.063ns (42.568%))
  Logic Levels:           0  
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.988ns (routing 0.418ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.988     1.139    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.224 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.063     1.287    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X3Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.138     2.490    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.082ns (54.305%)  route 0.069ns (45.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.988ns (routing 0.418ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.988     1.139    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y176        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.221 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.069     1.290    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X8Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.138     2.490    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.564%)  route 0.074ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.988ns (routing 0.418ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.988     1.139    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y176        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.221 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.074     1.295    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X8Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.138     2.490    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.083ns (54.248%)  route 0.070ns (45.752%))
  Logic Levels:           0  
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.992ns (routing 0.418ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.133ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.992     1.143    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.226 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.070     1.296    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.139     2.491    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.086ns (53.750%)  route 0.074ns (46.250%))
  Logic Levels:           0  
  Clock Path Skew:        1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.223 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.074     1.297    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[54]
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.138     2.490    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.084ns (53.503%)  route 0.073ns (46.497%))
  Logic Levels:           0  
  Clock Path Skew:        1.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.133ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.225 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.073     1.298    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.132     2.484    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.085ns (52.469%)  route 0.077ns (47.531%))
  Logic Levels:           0  
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.133ns, distribution 1.009ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.222 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.077     1.299    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[25]
    SLICE_X4Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.142     2.494    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.083ns (51.198%)  route 0.079ns (48.802%))
  Logic Levels:           0  
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.987ns (routing 0.418ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.133ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.987     1.138    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y172         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.221 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.079     1.300    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.140     2.492    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.085ns (51.515%)  route 0.080ns (48.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.222 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.080     1.302    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X9Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.138     2.490    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.114ns (10.595%)  route 0.962ns (89.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.698ns (routing 1.579ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.231ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.698     5.039    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X20Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.153 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.962     6.115    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.565     4.444    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.115ns (16.837%)  route 0.568ns (83.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.725ns (routing 1.579ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.231ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.725     5.066    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X22Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.181 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.568     5.749    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X26Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.560     4.439    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X26Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.447ns  (logic 0.114ns (25.503%)  route 0.333ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.808ns (routing 1.579ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.231ns, distribution 1.325ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.808     5.149    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y107        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.263 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.333     5.596    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y107        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.556     4.435    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y107        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.640%)  route 0.113ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        -1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.552ns (routing 0.881ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.133ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.552     3.434    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y107        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.518 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.113     3.631    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y107        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.007     2.359    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y107        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.086ns (28.571%)  route 0.215ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.494ns (routing 0.881ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.133ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.494     3.376    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X22Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     3.462 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.215     3.677    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X26Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.013     2.365    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X26Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.083ns (17.511%)  route 0.391ns (82.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.484ns (routing 0.881ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.133ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.484     3.366    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X20Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.449 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.391     3.840    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.015     2.367    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y115        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.223ns (17.422%)  route 1.057ns (82.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.639ns (routing 0.702ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.030     1.030    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y173         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.223     1.253 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.027     1.280    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y173         FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.639     1.855    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y173         FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.067ns (13.315%)  route 0.436ns (86.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.086ns (routing 0.454ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.429     0.429    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y173         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.067     0.496 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.007     0.503    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y173         FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.086     1.273    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y173         FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Max Delay            19 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.114ns (17.001%)  route 0.557ns (82.999%))
  Logic Levels:           0  
  Clock Path Skew:        -2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.978ns (routing 0.246ns, distribution 1.732ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.702ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.978     4.272    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y185         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.386 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.557     4.942    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.680     1.896    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.114ns (17.040%)  route 0.555ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.960ns (routing 0.246ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.702ns, distribution 0.987ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.960     4.254    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.368 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.555     4.923    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.689     1.905    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.114ns (19.772%)  route 0.463ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.950ns (routing 0.246ns, distribution 1.704ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.702ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.950     4.244    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.358 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.463     4.820    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.632     1.848    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.114ns (21.142%)  route 0.425ns (78.858%))
  Logic Levels:           0  
  Clock Path Skew:        -2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.966ns (routing 0.246ns, distribution 1.720ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.702ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.966     4.260    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y176         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.374 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.425     4.799    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.628     1.844    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.114ns (22.892%)  route 0.384ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.992ns (routing 0.246ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.702ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.992     4.286    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.400 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.384     4.784    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.669     1.885    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.113ns (20.432%)  route 0.440ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        -2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.936ns (routing 0.246ns, distribution 1.690ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.702ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.936     4.230    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.343 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.440     4.783    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.632     1.848    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.465ns  (logic 0.113ns (24.301%)  route 0.352ns (75.699%))
  Logic Levels:           0  
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.958ns (routing 0.246ns, distribution 1.712ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.702ns, distribution 0.983ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.958     4.252    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y194         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.365 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.352     4.717    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.685     1.901    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.394ns  (logic 0.113ns (28.701%)  route 0.281ns (71.299%))
  Logic Levels:           0  
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.007ns (routing 0.246ns, distribution 1.761ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.702ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       2.007     4.301    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y186         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.414 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.281     4.694    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.683     1.899    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.118ns (29.064%)  route 0.288ns (70.936%))
  Logic Levels:           0  
  Clock Path Skew:        -2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    4.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.994ns (routing 0.246ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.702ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.994     4.288    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.406 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.288     4.694    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.680     1.896    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.397ns  (logic 0.114ns (28.715%)  route 0.283ns (71.285%))
  Logic Levels:           0  
  Clock Path Skew:        -2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.987ns (routing 0.246ns, distribution 1.741ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.702ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.987     4.281    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y181         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.395 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.283     4.678    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X7Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.683     1.899    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X7Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.741%)  route 0.059ns (41.259%))
  Logic Levels:           0  
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.038ns (routing 0.126ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.454ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.038     2.888    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y165         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.972 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.059     3.031    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.083     1.270    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.085ns (57.823%)  route 0.062ns (42.177%))
  Logic Levels:           0  
  Clock Path Skew:        -1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.041ns (routing 0.126ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.454ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.041     2.891    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.976 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.062     3.038    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X8Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.093     1.280    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        -1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.041ns (routing 0.126ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.041     2.891    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.973 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.065     3.038    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X4Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.040ns (routing 0.126ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.454ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.040     2.890    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.972 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.068     3.040    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X7Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.083     1.270    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.931%)  route 0.061ns (42.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.047ns (routing 0.126ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.454ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.047     2.897    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.981 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.061     3.042    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.084     1.271    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.947%)  route 0.070ns (46.053%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.047ns (routing 0.126ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.454ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.047     2.897    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.979 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.070     3.049    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.083     1.270    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.086ns (59.722%)  route 0.058ns (40.278%))
  Logic Levels:           0  
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.055ns (routing 0.126ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.454ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.055     2.905    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.991 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.058     3.049    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X6Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.075     1.262    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.902%)  route 0.069ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.047ns (routing 0.126ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.454ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.047     2.897    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.981 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.069     3.050    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.079     1.266    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.564%)  route 0.074ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.048ns (routing 0.126ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.454ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.048     2.898    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     2.980 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.074     3.054    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[25]
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.084     1.271    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.082ns (50.617%)  route 0.080ns (49.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     2.975 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.080     3.055    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X4Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.007ns  (logic 1.377ns (34.367%)  route 2.630ns (65.633%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.702ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     3.874 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.034     4.907    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X13Y210        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     5.127 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_15/O
                         net (fo=5, routed)           0.351     5.478    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_15_n_0
    SLICE_X14Y209        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     5.704 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][8]_i_2/O
                         net (fo=2, routed)           0.256     5.960    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][8]_i_2_n_0
    SLICE_X15Y207        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.188     6.148 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][8]_i_1/O
                         net (fo=1, routed)           0.067     6.215    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[8]
    SLICE_X15Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.708     1.924    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 1.213ns (30.784%)  route 2.727ns (69.216%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.702ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     3.874 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.131     5.005    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X14Y209        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     5.229 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_16/O
                         net (fo=3, routed)           0.251     5.480    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_16_n_0
    SLICE_X14Y210        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.058     5.538 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_2/O
                         net (fo=3, routed)           0.356     5.894    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_2_n_0
    SLICE_X15Y206        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     6.082 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_1/O
                         net (fo=1, routed)           0.067     6.149    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[5]
    SLICE_X15Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.709     1.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.405ns (35.711%)  route 2.529ns (64.289%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.702ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     3.874 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.186     5.060    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X14Y210        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     5.281 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_17/O
                         net (fo=2, routed)           0.069     5.350    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_17_n_0
    SLICE_X14Y210        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.221     5.571 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_4/O
                         net (fo=2, routed)           0.255     5.827    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_4_n_0
    SLICE_X17Y208        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.220     6.047 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_1/O
                         net (fo=1, routed)           0.096     6.143    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[14]
    SLICE_X17Y208        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.706     1.922    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X17Y208        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.927ns  (logic 1.246ns (31.726%)  route 2.681ns (68.274%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.702ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     3.874 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.131     5.005    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X14Y209        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     5.229 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_16/O
                         net (fo=3, routed)           0.251     5.480    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_16_n_0
    SLICE_X14Y210        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.058     5.538 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_2/O
                         net (fo=3, routed)           0.310     5.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_2_n_0
    SLICE_X15Y206        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.221     6.069 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][3]_i_1/O
                         net (fo=1, routed)           0.067     6.136    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[3]
    SLICE_X15Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.709     1.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.498ns (38.499%)  route 2.393ns (61.501%))
  Logic Levels:           8  (CARRY8=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.768ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.702ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.943     2.210    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y189        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y189        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.323 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][25]/Q
                         net (fo=21, routed)          0.363     2.685    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[25]
    SLICE_X13Y188        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.220     2.905 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_6/O
                         net (fo=5, routed)           0.198     3.103    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_6_n_0
    SLICE_X13Y187        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.327 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_10/O
                         net (fo=1, routed)           0.029     3.356    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_10_n_0
    SLICE_X13Y187        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     3.602 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_2/CO[7]
                         net (fo=9, routed)           0.341     3.943    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_2_n_0
    SLICE_X14Y188        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.152     4.095 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_19/O
                         net (fo=1, routed)           0.013     4.108    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_19_n_0
    SLICE_X14Y188        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.139     4.247 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_3/CO[1]
                         net (fo=8, routed)           0.430     4.677    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_3_n_6
    SLICE_X13Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][2]_i_2/O
                         net (fo=6, routed)           0.331     5.090    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][2]_i_2_n_0
    SLICE_X14Y201        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     5.225 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][9]_i_3/O
                         net (fo=4, routed)           0.165     5.390    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][9]_i_3_n_0
    SLICE_X15Y201        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.187     5.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][3]_i_1/O
                         net (fo=1, routed)           0.524     6.101    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][3]_i_1_n_0
    SLICE_X15Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.712     1.928    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][3]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 1.490ns (38.456%)  route 2.385ns (61.544%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.702ns, distribution 1.009ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.912 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     3.942    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X15Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.020 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         0.926     4.946    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X14Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     5.172 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16/O
                         net (fo=3, routed)           0.113     5.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16_n_0
    SLICE_X13Y204        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     5.471 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5/O
                         net (fo=4, routed)           0.296     5.767    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5_n_0
    SLICE_X13Y205        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.220     5.987 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_1/O
                         net (fo=1, routed)           0.096     6.083    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[12]
    SLICE_X13Y205        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.711     1.927    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X13Y205        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.867ns  (logic 1.106ns (28.601%)  route 2.761ns (71.399%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.702ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     3.874 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.131     5.005    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X14Y209        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     5.229 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_16/O
                         net (fo=3, routed)           0.251     5.480    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_16_n_0
    SLICE_X14Y210        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.058     5.538 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_2/O
                         net (fo=3, routed)           0.388     5.926    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][5]_i_2_n_0
    SLICE_X15Y207        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     6.007 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][7]_i_1/O
                         net (fo=1, routed)           0.069     6.076    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[7]
    SLICE_X15Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.708     1.924    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.268ns (32.853%)  route 2.592ns (67.147%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.702ns, distribution 1.009ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     3.874 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.034     4.907    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X13Y210        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     5.127 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_15/O
                         net (fo=5, routed)           0.286     5.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_15_n_0
    SLICE_X13Y209        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.152     5.565 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_4/O
                         net (fo=4, routed)           0.280     5.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_4_n_0
    SLICE_X15Y207        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.998 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_1/O
                         net (fo=1, routed)           0.070     6.068    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[6]
    SLICE_X15Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.711     1.927    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.188ns (30.783%)  route 2.671ns (69.217%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.702ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.079     3.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[5]
                         net (fo=118, routed)         1.046     4.804    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_10
    SLICE_X19Y203        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     4.990 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_7/O
                         net (fo=2, routed)           0.372     5.362    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_7_n_0
    SLICE_X19Y203        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     5.585 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_3/O
                         net (fo=4, routed)           0.235     5.821    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_3_n_0
    SLICE_X18Y204        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.972 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][6]_i_1/O
                         net (fo=1, routed)           0.096     6.068    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[6]
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.715     1.931    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][6]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.852ns  (logic 1.186ns (30.787%)  route 2.666ns (69.213%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.768ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.702ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.942     2.209    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y190        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.324 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=44, routed)          0.602     2.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[9]
    SLICE_X15Y203        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.154     3.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y202        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     3.364 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.151     3.515    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.665 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.680    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y202        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.079     3.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[5]
                         net (fo=118, routed)         1.046     4.804    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_10
    SLICE_X19Y203        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     4.990 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_7/O
                         net (fo=2, routed)           0.372     5.362    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_7_n_0
    SLICE_X19Y203        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     5.585 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_3/O
                         net (fo=4, routed)           0.231     5.817    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_3_n_0
    SLICE_X18Y204        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.149     5.966 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_1/O
                         net (fo=1, routed)           0.095     6.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[4]
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.715     1.931    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.083ns (45.884%)  route 0.098ns (54.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.454ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.098     1.315    main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y162         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.080     1.267    main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y162         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.083ns (45.884%)  route 0.098ns (54.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.454ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.098     1.315    main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y162         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.080     1.267    main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y162         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.083ns (45.884%)  route 0.098ns (54.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.454ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.098     1.315    main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y162         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.080     1.267    main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y162         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.083ns (42.584%)  route 0.112ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.112     1.329    main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y162         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y162         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.083ns (42.584%)  route 0.112ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.112     1.329    main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y162         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y162         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.083ns (42.584%)  route 0.112ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.112     1.329    main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y162         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y162         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.205%)  route 0.114ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.454ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.114     1.331    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y165         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.082     1.269    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y165         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.205%)  route 0.114ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.454ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.114     1.331    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y165         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.082     1.269    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y165         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.205%)  route 0.114ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.454ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.114     1.331    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y165         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.082     1.269    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y165         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.549%)  route 0.117ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.418ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.454ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.993     1.144    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.227 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.117     1.344    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y172         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.084     1.271    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y172         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.270ns (34.709%)  route 0.508ns (65.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.688ns (routing 1.579ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.702ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.688     5.029    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X10Y168        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.145 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.190     5.335    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X10Y162        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.489 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.318     5.807    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X9Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.630     1.846    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X9Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.116ns (22.437%)  route 0.401ns (77.563%))
  Logic Levels:           0  
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.652ns (routing 1.579ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.702ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.652     4.993    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.109 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.401     5.510    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.630     1.846    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.420ns  (logic 0.116ns (27.624%)  route 0.304ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.682ns (routing 1.579ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.702ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.682     5.023    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.139 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.304     5.443    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.640     1.856    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.118ns (30.334%)  route 0.271ns (69.666%))
  Logic Levels:           0  
  Clock Path Skew:        -3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.706ns (routing 1.579ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.702ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.706     5.047    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.165 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.271     5.436    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.611     1.827    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.113ns (27.229%)  route 0.302ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    5.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.678ns (routing 1.579ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.702ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.678     5.019    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.132 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.302     5.434    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.630     1.846    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.116ns (31.313%)  route 0.254ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        -3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.716ns (routing 1.579ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.702ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.716     5.057    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.173 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.254     5.427    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.621     1.837    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.846%)  route 0.072ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        -2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.484ns (routing 0.881ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.454ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.484     3.366    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.450 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.072     3.522    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.064     1.251    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.082ns (48.235%)  route 0.088ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        -2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.478ns (routing 0.881ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.478     3.360    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.442 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.088     3.530    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.083ns (51.830%)  route 0.077ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        -2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.488ns (routing 0.881ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.454ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.488     3.370    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.453 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.077     3.530    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.074     1.261    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.527%)  route 0.092ns (52.473%))
  Logic Levels:           0  
  Clock Path Skew:        -2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.454ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.441 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.092     3.533    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.090     1.277    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.083ns (43.915%)  route 0.106ns (56.085%))
  Logic Levels:           0  
  Clock Path Skew:        -2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.441 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.106     3.547    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X8Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.086ns (41.951%)  route 0.119ns (58.049%))
  Logic Levels:           0  
  Clock Path Skew:        -2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.469ns (routing 0.881ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.469     3.351    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.437 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.119     3.556    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.083ns (40.097%)  route 0.124ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        -2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.467ns (routing 0.881ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.454ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.467     3.349    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.432 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.124     3.556    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.080     1.267    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.083ns (41.709%)  route 0.116ns (58.291%))
  Logic Levels:           0  
  Clock Path Skew:        -2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.477ns (routing 0.881ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.477     3.359    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.442 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.116     3.558    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X2Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.083ns (38.967%)  route 0.130ns (61.033%))
  Logic Levels:           0  
  Clock Path Skew:        -2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.469ns (routing 0.881ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.469     3.351    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.434 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.130     3.564    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.086ns (40.000%)  route 0.129ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.454ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.444 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.129     3.573    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X8Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.084     1.271    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.616ns  (logic 0.151ns (9.341%)  route 1.465ns (90.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.449ns (routing 1.450ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.159     1.159    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y173         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     1.310 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.306     1.616    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y171        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.449     5.372    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y171        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.076ns (12.200%)  route 0.547ns (87.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.636ns (routing 0.959ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.463     0.463    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y173         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.076     0.539 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.084     0.623    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y171        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.636     3.022    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y171        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.251ns (15.703%)  route 1.347ns (84.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.835ns (routing 0.768ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.445ns (routing 1.450ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.835     2.102    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y175         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.216 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.365     2.581    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y186         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     2.718 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.983     3.701    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X10Y165        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.445     5.368    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X10Y165        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.551ns  (logic 0.251ns (16.179%)  route 1.300ns (83.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.835ns (routing 0.768ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.450ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.835     2.102    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y175         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.216 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.365     2.581    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y186         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     2.718 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.936     3.654    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X10Y162        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.431     5.354    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X10Y162        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.115ns (21.822%)  route 0.412ns (78.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.798ns (routing 0.768ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.450ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.798     2.065    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X7Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.180 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.412     2.592    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y156        FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.431     5.354    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y156        FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.453ns  (logic 0.114ns (25.170%)  route 0.339ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.818ns (routing 0.768ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.450ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.818     2.085    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.199 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.339     2.538    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.406     5.329    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.451ns  (logic 0.114ns (25.304%)  route 0.337ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.819ns (routing 0.768ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.450ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.819     2.086    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.200 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.337     2.537    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.409     5.332    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.116ns (28.598%)  route 0.290ns (71.402%))
  Logic Levels:           0  
  Clock Path Skew:        3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.824ns (routing 0.768ns, distribution 1.056ns)
  Clock Net Delay (Destination): 2.411ns (routing 1.450ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.824     2.091    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.207 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.290     2.497    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.411     5.334    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.421ns  (logic 0.113ns (26.841%)  route 0.308ns (73.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.807ns (routing 0.768ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.450ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.807     2.074    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.187 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.308     2.495    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.402     5.325    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.629%)  route 0.067ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.974ns (routing 0.418ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.974     1.125    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.209 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.067     1.276    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.376%)  route 0.065ns (43.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.992ns (routing 0.418ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.959ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.992     1.143    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.227 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.065     1.292    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.613     2.999    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.084ns (50.909%)  route 0.081ns (49.091%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.976ns (routing 0.418ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.959ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.976     1.127    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.211 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]/Q
                         net (fo=1, routed)           0.081     1.292    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[57]
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.605     2.991    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.000%)  route 0.066ns (44.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.992ns (routing 0.418ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.959ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.992     1.143    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.227 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.066     1.293    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.613     2.999    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.974ns (routing 0.418ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.974     1.125    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.210 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.083     1.293    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.974ns (routing 0.418ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.974     1.125    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.210 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.084     1.294    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.974ns (routing 0.418ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.974     1.125    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.209 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.090     1.299    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.083ns (50.246%)  route 0.082ns (49.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.959ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.220 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.082     1.302    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.609     2.995    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.083ns (46.369%)  route 0.096ns (53.631%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.974ns (routing 0.418ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.974     1.125    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.208 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.096     1.304    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.976ns (routing 0.418ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.959ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.976     1.127    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.210 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]/Q
                         net (fo=1, routed)           0.097     1.307    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[56]
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.605     2.991    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.114ns (10.492%)  route 0.973ns (89.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.405ns (routing 1.450ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.973     6.096    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y154         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.405     5.328    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y154         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.114ns (10.492%)  route 0.973ns (89.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.405ns (routing 1.450ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.973     6.096    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y154         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.405     5.328    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y154         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.114ns (10.492%)  route 0.973ns (89.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.405ns (routing 1.450ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.973     6.096    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y154         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.405     5.328    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y154         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.114ns (11.721%)  route 0.859ns (88.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.450ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.859     5.982    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y157         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.408     5.331    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y157         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.114ns (11.721%)  route 0.859ns (88.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.450ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.859     5.982    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y157         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.408     5.331    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y157         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.114ns (11.721%)  route 0.859ns (88.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.450ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.859     5.982    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y157         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.408     5.331    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y157         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.800%)  route 0.852ns (88.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.450ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.852     5.975    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y153         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.393     5.316    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y153         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.800%)  route 0.852ns (88.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.450ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.852     5.975    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y153         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.393     5.316    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y153         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.800%)  route 0.852ns (88.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.450ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.852     5.975    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y153         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.393     5.316    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y153         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.114ns (12.023%)  route 0.834ns (87.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.450ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.834     5.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y158         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.427     5.350    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y158         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.084ns (36.172%)  route 0.148ns (63.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.959ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.148     3.590    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y160         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.615     3.001    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y160         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.084ns (36.172%)  route 0.148ns (63.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.959ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.148     3.590    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y160         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.615     3.001    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y160         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.084ns (36.172%)  route 0.148ns (63.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.959ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.148     3.590    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y160         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.615     3.001    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y160         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.084ns (33.377%)  route 0.168ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.959ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.168     3.610    main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y158         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.616     3.002    main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y158         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.084ns (33.377%)  route 0.168ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.959ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.168     3.610    main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y158         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.616     3.002    main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y158         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.084ns (33.377%)  route 0.168ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.959ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.168     3.610    main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y158         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.616     3.002    main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y158         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.084ns (32.825%)  route 0.172ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.959ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.172     3.614    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y156         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.624     3.010    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y156         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.084ns (32.825%)  route 0.172ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.959ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.172     3.614    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y156         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.624     3.010    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y156         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.084ns (32.825%)  route 0.172ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.959ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.172     3.614    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y156         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.624     3.010    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y156         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.084ns (32.720%)  route 0.173ns (67.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.959ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.173     3.615    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y156         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.619     3.005    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y156         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.113ns (20.189%)  route 0.447ns (79.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.392ns (routing 1.310ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.450ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.392     4.740    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.853 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.447     5.299    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.426     5.349    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.529ns  (logic 0.114ns (21.550%)  route 0.415ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.326ns (routing 1.310ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.450ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.326     4.674    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.788 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.415     5.203    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.401     5.324    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.453ns  (logic 0.114ns (25.166%)  route 0.339ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.380ns (routing 1.310ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.450ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.380     4.728    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.842 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.339     5.181    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.417     5.340    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.474ns  (logic 0.116ns (24.473%)  route 0.358ns (75.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.340ns (routing 1.310ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.450ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.340     4.688    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.804 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.358     5.162    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.390     5.313    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.454ns  (logic 0.114ns (25.110%)  route 0.340ns (74.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.342ns (routing 1.310ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.450ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.342     4.690    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.804 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.340     5.144    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.426     5.349    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.417ns  (logic 0.113ns (27.098%)  route 0.304ns (72.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.327ns (routing 1.310ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.397ns (routing 1.450ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.327     4.675    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y153         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.788 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.304     5.092    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.397     5.320    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.113ns (28.349%)  route 0.286ns (71.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.337ns (routing 1.310ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.403ns (routing 1.450ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.337     4.685    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.798 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.286     5.083    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.403     5.326    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.902%)  route 0.069ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.730ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.959ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.280     3.165    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.249 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.069     3.318    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.604     2.990    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.083ns (58.451%)  route 0.059ns (41.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.291ns (routing 0.730ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.959ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.291     3.176    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.259 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.059     3.318    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.617     3.003    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.082ns (56.164%)  route 0.064ns (43.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.295ns (routing 0.730ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.959ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.295     3.180    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.262 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.064     3.326    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X6Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.611     2.997    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.730ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.959ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.280     3.165    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.250 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.084     3.334    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[9]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.604     2.990    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.730ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.959ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.289     3.174    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.256 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.082     3.338    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X5Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.615     3.001    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.082ns (48.810%)  route 0.086ns (51.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.285ns (routing 0.730ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.959ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.285     3.170    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.252 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.086     3.338    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.614     3.000    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.022%)  route 0.087ns (50.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.283ns (routing 0.730ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.959ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.283     3.168    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.252 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.087     3.339    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.604     2.990    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.285ns (routing 0.730ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.285     3.170    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.252 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.087     3.339    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.123%)  route 0.087ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.285ns (routing 0.730ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.285     3.170    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.254 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.087     3.341    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.083ns (48.256%)  route 0.089ns (51.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.285ns (routing 0.730ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.959ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.285     3.170    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.253 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.089     3.342    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.606     2.992    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.153ns (9.372%)  route 1.479ns (90.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.137ns (routing 1.204ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.159     1.159    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y173         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.153     1.312 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.320     1.632    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y169         FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.137     5.065    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.043ns (7.143%)  route 0.559ns (92.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.420ns (routing 0.796ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.463     0.463    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y173         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.043     0.506 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.096     0.602    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y169         FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.420     2.810    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.471ns  (logic 0.251ns (17.058%)  route 1.220ns (82.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.835ns (routing 0.768ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.204ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.835     2.102    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y175         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.216 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.365     2.581    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y186         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     2.718 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.856     3.574    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X9Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.152     5.080    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X9Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.152ns (23.529%)  route 0.494ns (76.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.796ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y175         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.225 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.142     1.367    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y186         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     1.435 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.352     1.787    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X9Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.436     2.826    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X9Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.270ns (32.374%)  route 0.564ns (67.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.688ns (routing 1.579ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.204ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.688     5.029    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X10Y168        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.145 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.190     5.335    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X10Y162        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.489 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.374     5.863    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X9Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.149     5.077    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk2
    SLICE_X9Y161         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.116ns (20.538%)  route 0.449ns (79.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.700ns (routing 1.579ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.204ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.700     5.041    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.157 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.449     5.605    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.128     5.056    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.113ns (22.452%)  route 0.390ns (77.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.698ns (routing 1.579ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.698     5.039    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y157         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.152 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.390     5.542    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.114ns (23.092%)  route 0.380ns (76.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.701ns (routing 1.579ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.204ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.701     5.042    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.156 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.380     5.535    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.126     5.054    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.116ns (28.155%)  route 0.296ns (71.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.690ns (routing 1.579ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.204ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.690     5.031    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.147 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.296     5.443    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y151        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.128     5.056    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y151        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.408ns  (logic 0.113ns (27.696%)  route 0.295ns (72.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.677ns (routing 1.579ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.204ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.677     5.018    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.131 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.295     5.426    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.101     5.029    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.114ns (29.156%)  route 0.277ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.690ns (routing 1.579ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.204ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.690     5.031    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.145 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.277     5.422    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.409ns  (logic 0.113ns (27.628%)  route 0.296ns (72.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    5.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.660ns (routing 1.579ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.111ns (routing 1.204ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.660     5.001    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.296     5.410    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.111     5.039    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.082ns (50.307%)  route 0.081ns (49.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.796ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.440 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.081     3.521    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.429     2.819    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.082ns (49.398%)  route 0.084ns (50.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.473ns (routing 0.881ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.796ns, distribution 0.604ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.473     3.355    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.437 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.084     3.521    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.400     2.790    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.082ns (46.067%)  route 0.096ns (53.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.467ns (routing 0.881ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.467     3.349    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.431 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.096     3.527    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.796ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.446 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.082     3.528    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y151        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.417     2.807    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y151        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.837%)  route 0.088ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.796ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.088     3.530    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.415     2.805    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.412%)  route 0.086ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.796ns, distribution 0.613ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.445 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.086     3.531    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.409     2.799    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.086ns (53.750%)  route 0.074ns (46.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.489ns (routing 0.881ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.796ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.489     3.371    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.457 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.074     3.531    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X5Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.419     2.809    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.482ns (routing 0.881ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.796ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.482     3.364    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.448 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.085     3.533    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X7Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.421     2.811    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.429%)  route 0.092ns (52.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.796ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.441 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.092     3.533    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.429     2.819    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.475ns (routing 0.881ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.796ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.475     3.357    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.440 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.094     3.534    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.429     2.819    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.116ns (11.660%)  route 0.879ns (88.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.879     5.702    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y147         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y147         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.116ns (11.660%)  route 0.879ns (88.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.879     5.702    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y147         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y147         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.116ns (11.660%)  route 0.879ns (88.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.879     5.702    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y147         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y147         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.116ns (14.668%)  route 0.675ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.204ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.675     5.498    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y147         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.114     5.042    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y147         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.116ns (14.668%)  route 0.675ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.204ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.675     5.498    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y147         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.114     5.042    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y147         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.116ns (14.668%)  route 0.675ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.204ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.675     5.498    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y147         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.114     5.042    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y147         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.116ns (15.499%)  route 0.632ns (84.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.204ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.632     5.455    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.110     5.038    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.116ns (15.499%)  route 0.632ns (84.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.204ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.632     5.455    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.110     5.038    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.116ns (15.499%)  route 0.632ns (84.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.204ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.632     5.455    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.110     5.038    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.116ns (16.708%)  route 0.578ns (83.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.310ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.118ns (routing 1.204ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.359     4.707    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.823 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.578     5.401    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.118     5.046    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.083ns (37.982%)  route 0.136ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.796ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.136     3.400    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y151         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.430     2.820    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y151         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.083ns (37.982%)  route 0.136ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.796ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.136     3.400    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y151         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.430     2.820    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y151         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.083ns (37.982%)  route 0.136ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.796ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.136     3.400    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y151         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.430     2.820    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y151         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.083ns (34.449%)  route 0.158ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.796ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.158     3.422    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y151         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.416     2.806    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y151         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.083ns (34.449%)  route 0.158ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.796ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.158     3.422    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y151         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.416     2.806    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y151         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.083ns (34.449%)  route 0.158ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.796ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.158     3.422    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y151         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.416     2.806    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y151         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.083ns (29.483%)  route 0.199ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.199     3.463    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.083ns (29.483%)  route 0.199ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.199     3.463    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.083ns (29.483%)  route 0.199ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.199     3.463    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.083ns (27.118%)  route 0.223ns (72.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.796ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X8Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.223     3.487    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.406     2.796    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.283ns  (logic 3.308ns (77.231%)  route 0.975ns (22.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.709ns (routing 1.579ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.709     5.050    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y130        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.165 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.975     6.140    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     9.333 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     9.333    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.111ns  (logic 3.314ns (80.611%)  route 0.797ns (19.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.712ns (routing 1.579ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.712     5.053    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y141        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.167 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           0.797     5.964    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.200     9.164 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.164    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 3.313ns (81.183%)  route 0.768ns (18.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.714ns (routing 1.579ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.714     5.055    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y140         FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.169 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/Q
                         net (fo=1, routed)           0.768     5.937    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     9.136 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     9.136    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.812ns (86.655%)  route 0.279ns (13.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.498ns (routing 0.881ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.498     3.380    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y141        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.464 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           0.279     3.743    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.728     5.470 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.470    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.811ns (85.710%)  route 0.302ns (14.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.490ns (routing 0.881ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.490     3.372    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y140         FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.456 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/Q
                         net (fo=1, routed)           0.302     3.758    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     5.485 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.485    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.807ns (83.085%)  route 0.368ns (16.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.494ns (routing 0.881ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.494     3.376    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y130        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.462 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.368     3.829    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.721     5.551 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.551    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 3.317ns (76.483%)  route 1.020ns (23.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.409ns (routing 1.310ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.409     4.757    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X9Y138         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.870 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           1.020     5.890    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204     9.094 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     9.094    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.328ns  (logic 3.309ns (76.454%)  route 1.019ns (23.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.410ns (routing 1.310ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.410     4.758    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X8Y137         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.872 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           1.019     5.891    RHS_MOSI2_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195     9.085 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     9.085    RHS_MOSI2
    E12                                                               r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 3.313ns (75.827%)  route 1.056ns (24.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.357ns (routing 1.310ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.357     4.705    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X10Y148        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.818 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           1.056     5.874    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200     9.074 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.074    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 3.312ns (80.232%)  route 0.816ns (19.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.366ns (routing 1.310ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.366     4.714    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X8Y136         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.828 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           0.816     5.644    RHS_MOSI1_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198     8.842 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     8.842    RHS_MOSI1
    G10                                                               r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.809ns (87.560%)  route 0.257ns (12.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.300ns (routing 0.730ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.300     3.185    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X8Y136         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.268 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           0.257     3.525    RHS_MOSI1_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.726     5.251 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     5.251    RHS_MOSI1
    G10                                                               r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.816ns (83.998%)  route 0.346ns (16.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.314ns (routing 0.730ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.314     3.199    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X9Y138         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.283 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           0.346     3.629    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.732     5.361 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.361    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.810ns (81.527%)  route 0.410ns (18.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.295ns (routing 0.730ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.295     3.180    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X10Y148        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.262 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           0.410     3.672    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.728     5.400 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.400    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.806ns (81.754%)  route 0.403ns (18.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.314ns (routing 0.730ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.314     3.199    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X8Y137         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.282 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           0.403     3.685    RHS_MOSI2_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.723     5.407 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     5.407    RHS_MOSI2
    E12                                                               r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.611ns  (logic 0.190ns (11.797%)  route 1.421ns (88.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.726ns (routing 0.702ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.070     1.070    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X13Y191        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190     1.260 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.351     1.611    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.726     1.942    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.187ns (13.590%)  route 1.189ns (86.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.723ns (routing 0.702ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.120     1.120    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X15Y191        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     1.307 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.069     1.376    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.723     1.939    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.246ns  (logic 0.210ns (16.856%)  route 1.036ns (83.144%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.702ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.914     0.914    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y214        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.057     0.971 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.052     1.023    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X22Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     1.176 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.070     1.246    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X22Y214        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.720     1.936    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y214        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.172ns  (logic 0.185ns (15.787%)  route 0.987ns (84.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.721ns (routing 0.702ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.920     0.920    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y213        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     1.105 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.067     1.172    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.721     1.937    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.090ns (18.009%)  route 0.410ns (81.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.146ns (routing 0.454ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.392     0.392    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y213        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.090     0.482 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.018     0.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.146     1.333    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.098ns (18.534%)  route 0.431ns (81.466%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.145ns (routing 0.454ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.389     0.389    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y214        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     0.410 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.023     0.433    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X22Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.077     0.510 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.019     0.529    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X22Y214        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.145     1.332    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y214        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.090ns (15.300%)  route 0.498ns (84.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.144ns (routing 0.454ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.479     0.479    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X15Y191        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.090     0.569 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.019     0.588    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.144     1.331    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.058ns (9.219%)  route 0.571ns (90.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.148ns (routing 0.454ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.453     0.453    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X13Y191        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.058     0.511 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.118     0.629    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.148     1.335    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay          2369 Endpoints
Min Delay          2369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.222ns  (logic 1.534ns (24.650%)  route 4.688ns (75.350%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.491ns (routing 1.450ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.097     5.169 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2/O
                         net (fo=15, routed)          0.771     5.941    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2_n_0
    SLICE_X13Y129        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     6.127 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[22]_i_1/O
                         net (fo=1, routed)           0.095     6.222    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[22]
    SLICE_X13Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.491     5.414    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[22]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.568ns (25.349%)  route 4.617ns (74.651%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.472ns (routing 1.450ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.097     5.169 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2/O
                         net (fo=15, routed)          0.700     5.869    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2_n_0
    SLICE_X12Y131        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     6.089 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[2]_i_1/O
                         net (fo=1, routed)           0.095     6.184    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[2]
    SLICE_X12Y131        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.472     5.395    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y131        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[2]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.096ns  (logic 1.487ns (24.388%)  route 4.609ns (75.612%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.471ns (routing 1.450ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     5.154 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2/O
                         net (fo=15, routed)          0.708     5.862    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2_n_0
    SLICE_X12Y132        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154     6.016 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[9]_i_1/O
                         net (fo=1, routed)           0.080     6.096    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[9]
    SLICE_X12Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.471     5.394    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[9]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.486ns (24.462%)  route 4.588ns (75.538%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.472ns (routing 1.450ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.097     5.169 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2/O
                         net (fo=15, routed)          0.686     5.855    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2_n_0
    SLICE_X12Y131        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.993 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[6]_i_1/O
                         net (fo=1, routed)           0.080     6.073    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[6]
    SLICE_X12Y131        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.472     5.395    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y131        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.072ns  (logic 1.431ns (23.563%)  route 4.641ns (76.437%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.464ns (routing 1.450ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.097     5.169 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2/O
                         net (fo=15, routed)          0.749     5.919    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2_n_0
    SLICE_X11Y129        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     6.002 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[10]_i_1/O
                         net (fo=1, routed)           0.070     6.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[10]
    SLICE_X11Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.464     5.387    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[10]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.050ns  (logic 1.519ns (25.099%)  route 4.532ns (74.901%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.482ns (routing 1.450ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     5.154 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2/O
                         net (fo=15, routed)          0.630     5.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2_n_0
    SLICE_X17Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.970 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[41]_i_1/O
                         net (fo=1, routed)           0.080     6.050    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[41]
    SLICE_X17Y131        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.482     5.405    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X17Y131        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[41]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 1.630ns (27.002%)  route 4.406ns (72.998%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.472ns (routing 1.450ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.799     5.050    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X17Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     5.201 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[56]_i_2/O
                         net (fo=15, routed)          0.526     5.727    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[56]_i_2_n_0
    SLICE_X12Y130        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     5.955 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[0]_i_1/O
                         net (fo=1, routed)           0.080     6.035    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[0]
    SLICE_X12Y130        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.472     5.395    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y130        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[0]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.033ns  (logic 1.413ns (23.416%)  route 4.620ns (76.584%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.471ns (routing 1.450ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     5.154 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2/O
                         net (fo=15, routed)          0.704     5.858    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2_n_0
    SLICE_X12Y132        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     5.938 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[5]_i_1/O
                         net (fo=1, routed)           0.095     6.033    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[5]
    SLICE_X12Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.471     5.394    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y132        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[5]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.017ns  (logic 1.485ns (24.673%)  route 4.533ns (75.327%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.474ns (routing 1.450ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.097     5.169 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2/O
                         net (fo=15, routed)          0.630     5.799    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[58]_i_2_n_0
    SLICE_X12Y126        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137     5.936 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[18]_i_1/O
                         net (fo=1, routed)           0.081     6.017    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[18]
    SLICE_X12Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.474     5.397    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[18]/C

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.483ns (24.705%)  route 4.519ns (75.295%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.462ns (routing 1.450ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          3.822     5.072    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_F
    SLICE_X18Y129        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     5.154 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2/O
                         net (fo=15, routed)          0.628     5.782    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[57]_i_2_n_0
    SLICE_X11Y127        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     5.932 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[17]_i_1/O
                         net (fo=1, routed)           0.069     6.001    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1[17]
    SLICE_X11Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        2.462     5.385    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.037ns (5.174%)  route 0.678ns (94.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.636ns (routing 0.959ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.651     0.651    main_i/proc_sys_reset_rhd/U0/EXT_LPF/dcm_locked
    SLICE_X10Y171        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     0.688 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.027     0.715    main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y171        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.636     3.022    main_i/proc_sys_reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y171        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.299ns (34.996%)  route 0.555ns (65.004%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.684ns (routing 0.959ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.417     0.813    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X23Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.021     0.834 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[70]_i_1/O
                         net (fo=1, routed)           0.019     0.853    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[70]
    SLICE_X23Y106        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.684     3.070    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y106        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[70]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.345ns (37.341%)  route 0.578ns (62.659%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT5=1)
  Clock Path Skew:        3.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.680ns (routing 0.959ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.441     0.838    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X23Y105        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.067     0.905 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[72]_i_1/O
                         net (fo=1, routed)           0.018     0.923    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[72]
    SLICE_X23Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.680     3.066    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[72]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.368ns (39.645%)  route 0.560ns (60.355%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.680ns (routing 0.959ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.423     0.819    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X23Y106        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.090     0.909 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[68]_i_1/O
                         net (fo=1, routed)           0.018     0.927    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[68]
    SLICE_X23Y106        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.680     3.066    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y106        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[68]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.368ns (38.660%)  route 0.583ns (61.340%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.684ns (routing 0.959ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.445     0.842    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X23Y105        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     0.932 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[66]_i_1/O
                         net (fo=1, routed)           0.019     0.951    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[66]
    SLICE_X23Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.684     3.070    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[66]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.368ns (38.522%)  route 0.587ns (61.478%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.679ns (routing 0.959ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.450     0.846    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X23Y104        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.090     0.936 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[71]_i_1/O
                         net (fo=1, routed)           0.018     0.954    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[71]
    SLICE_X23Y104        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.679     3.065    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y104        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[71]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.355ns (36.018%)  route 0.630ns (63.982%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.679ns (routing 0.959ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.493     0.890    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X23Y103        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.077     0.967 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[64]_i_1/O
                         net (fo=1, routed)           0.018     0.985    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[64]
    SLICE_X23Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.679     3.065    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[64]/C

Slack:                    inf
  Source:                 RHD_MISO2_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.316ns (29.807%)  route 0.743ns (70.193%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.620ns (routing 0.959ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  RHD_MISO2_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/I
    HPIOBDIFFINBUF_X0Y51 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.279     0.358 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.398    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.398 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.601     0.999    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_M
    SLICE_X20Y104        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.036 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[59]_i_1/O
                         net (fo=1, routed)           0.023     1.059    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[59]
    SLICE_X20Y104        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.620     3.006    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y104        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[59]/C

Slack:                    inf
  Source:                 RHD_MISO2_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.316ns (29.736%)  route 0.746ns (70.264%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.629ns (routing 0.959ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  RHD_MISO2_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/I
    HPIOBDIFFINBUF_X0Y51 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.279     0.358 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.398    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.398 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.607     1.004    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_M
    SLICE_X19Y104        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.037     1.041 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[58]_i_1/O
                         net (fo=1, routed)           0.020     1.061    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[58]
    SLICE_X19Y104        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.629     3.015    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y104        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[58]/C

Slack:                    inf
  Source:                 RHD_MISO2_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.300ns (28.116%)  route 0.766ns (71.884%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        3.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.621ns (routing 0.959ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  RHD_MISO2_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/I
    HPIOBDIFFINBUF_X0Y51 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.279     0.358 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.398    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.398 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/IBUFCTRL_INST/O
                         net (fo=74, routed)          0.619     1.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_M
    SLICE_X20Y105        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.021     1.037 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[56]_i_1/O
                         net (fo=1, routed)           0.028     1.065    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[56]
    SLICE_X20Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4223, routed)        1.621     3.007    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[56]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 0.082ns (4.735%)  route 1.650ns (95.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.151ns (routing 1.204ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.570     1.570    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X10Y170        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     1.652 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.080     1.732    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y170        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151     5.079    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y170        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.037ns (5.232%)  route 0.670ns (94.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.433ns (routing 0.796ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.647     0.647    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X10Y170        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     0.684 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.023     0.707    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y170        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.433     2.823    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y170        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





