

================================================================
== Vitis HLS Report for 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2'
================================================================
* Date:           Fri Nov 15 11:03:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.748 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    32771|  16.002 ns|  0.175 ms|    3|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_955_2  |        1|    32769|         4|          1|          1|  0 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     140|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     113|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      76|     253|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1098_1_fu_335_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln1098_2_fu_341_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln1098_fu_325_p2               |         +|   0|  0|  16|           9|           2|
    |add_ln955_fu_209_p2                |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op73_write_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state4     |       and|   0|  0|   2|           1|           1|
    |icmp_ln955_fu_203_p2               |      icmp|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |empty_fu_357_p3                    |    select|   0|  0|   8|           1|           1|
    |linebuf_c_2_d0                     |    select|   0|  0|   8|           1|           8|
    |select_ln1036_fu_290_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 140|          69|          66|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_out_x       |   9|          2|   12|         24|
    |p_0_0_0_0_0423599_i_out_o    |   9|          2|    8|         16|
    |p_0_0_0_0_0423605_i_out_o    |   9|          2|    8|         16|
    |p_0_1_0_0_0601_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_0607_i_out_o       |   9|          2|    8|         16|
    |p_0_2_0_0_0603_i_out_o       |   9|          2|    8|         16|
    |stream_out_hresampled_blk_n  |   9|          2|    1|          2|
    |stream_out_vresampled_blk_n  |   9|          2|    1|          2|
    |stream_out_vresampled_din    |  14|          3|   24|         72|
    |x_fu_96                      |   9|          2|   12|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 113|         25|   92|        208|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_455                     |   8|   0|    8|          0|
    |icmp_ln955_reg_434                |   1|   0|    1|          0|
    |linebuf_c_2_addr_reg_449          |  12|   0|   12|          0|
    |linebuf_c_addr_reg_443            |  12|   0|   12|          0|
    |linebuf_y_addr_reg_438            |  12|   0|   12|          0|
    |out_x_reg_429                     |  12|   0|   12|          0|
    |x_fu_96                           |  12|   0|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_955_2|  return value|
|stream_out_hresampled_dout            |   in|   24|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_empty_n         |   in|    1|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_read            |  out|    1|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_vresampled_din             |  out|   24|     ap_fifo|                         stream_out_vresampled|       pointer|
|stream_out_vresampled_num_data_valid  |   in|    5|     ap_fifo|                         stream_out_vresampled|       pointer|
|stream_out_vresampled_fifo_cap        |   in|    5|     ap_fifo|                         stream_out_vresampled|       pointer|
|stream_out_vresampled_full_n          |   in|    1|     ap_fifo|                         stream_out_vresampled|       pointer|
|stream_out_vresampled_write           |  out|    1|     ap_fifo|                         stream_out_vresampled|       pointer|
|loopWidth                             |   in|   12|     ap_none|                                     loopWidth|        scalar|
|cmp105_i                              |   in|    1|     ap_none|                                      cmp105_i|        scalar|
|out_y_cast_i                          |   in|    1|     ap_none|                                  out_y_cast_i|        scalar|
|cmp393_i                              |   in|    1|     ap_none|                                      cmp393_i|        scalar|
|linebuf_y_address0                    |  out|   12|   ap_memory|                                     linebuf_y|         array|
|linebuf_y_ce0                         |  out|    1|   ap_memory|                                     linebuf_y|         array|
|linebuf_y_we0                         |  out|    1|   ap_memory|                                     linebuf_y|         array|
|linebuf_y_d0                          |  out|    8|   ap_memory|                                     linebuf_y|         array|
|linebuf_y_q0                          |   in|    8|   ap_memory|                                     linebuf_y|         array|
|linebuf_c_address0                    |  out|   12|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_ce0                         |  out|    1|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_we0                         |  out|    1|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_d0                          |  out|    8|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_address1                    |  out|   12|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_ce1                         |  out|    1|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_q1                          |   in|    8|   ap_memory|                                     linebuf_c|         array|
|linebuf_c_2_address0                  |  out|   12|   ap_memory|                                   linebuf_c_2|         array|
|linebuf_c_2_ce0                       |  out|    1|   ap_memory|                                   linebuf_c_2|         array|
|linebuf_c_2_we0                       |  out|    1|   ap_memory|                                   linebuf_c_2|         array|
|linebuf_c_2_d0                        |  out|    8|   ap_memory|                                   linebuf_c_2|         array|
|linebuf_c_2_address1                  |  out|   12|   ap_memory|                                   linebuf_c_2|         array|
|linebuf_c_2_ce1                       |  out|    1|   ap_memory|                                   linebuf_c_2|         array|
|linebuf_c_2_q1                        |   in|    8|   ap_memory|                                   linebuf_c_2|         array|
|cmp33_i                               |   in|    1|     ap_none|                                       cmp33_i|        scalar|
|p_read                                |   in|    1|     ap_none|                                        p_read|        scalar|
|p_0_1_0_0_0607_i_out_i                |   in|    8|     ap_ovld|                          p_0_1_0_0_0607_i_out|       pointer|
|p_0_1_0_0_0607_i_out_o                |  out|    8|     ap_ovld|                          p_0_1_0_0_0607_i_out|       pointer|
|p_0_1_0_0_0607_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_1_0_0_0607_i_out|       pointer|
|p_0_0_0_0_0423605_i_out_i             |   in|    8|     ap_ovld|                       p_0_0_0_0_0423605_i_out|       pointer|
|p_0_0_0_0_0423605_i_out_o             |  out|    8|     ap_ovld|                       p_0_0_0_0_0423605_i_out|       pointer|
|p_0_0_0_0_0423605_i_out_o_ap_vld      |  out|    1|     ap_ovld|                       p_0_0_0_0_0423605_i_out|       pointer|
|p_0_2_0_0_0603_i_out_i                |   in|    8|     ap_ovld|                          p_0_2_0_0_0603_i_out|       pointer|
|p_0_2_0_0_0603_i_out_o                |  out|    8|     ap_ovld|                          p_0_2_0_0_0603_i_out|       pointer|
|p_0_2_0_0_0603_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_2_0_0_0603_i_out|       pointer|
|p_0_1_0_0_0601_i_out_i                |   in|    8|     ap_ovld|                          p_0_1_0_0_0601_i_out|       pointer|
|p_0_1_0_0_0601_i_out_o                |  out|    8|     ap_ovld|                          p_0_1_0_0_0601_i_out|       pointer|
|p_0_1_0_0_0601_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_1_0_0_0601_i_out|       pointer|
|p_0_0_0_0_0423599_i_out_i             |   in|    8|     ap_ovld|                       p_0_0_0_0_0423599_i_out|       pointer|
|p_0_0_0_0_0423599_i_out_o             |  out|    8|     ap_ovld|                       p_0_0_0_0_0423599_i_out|       pointer|
|p_0_0_0_0_0423599_i_out_o_ap_vld      |  out|    1|     ap_ovld|                       p_0_0_0_0_0423599_i_out|       pointer|
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

