=====
SETUP
15.070
46.505
61.574
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_15_s0
46.505
=====
SETUP
15.690
45.879
61.569
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_1_s0
45.879
=====
SETUP
15.690
45.879
61.569
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_10_s0
45.879
=====
SETUP
15.690
45.879
61.569
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_12_s0
45.879
=====
SETUP
15.836
45.739
61.574
ALE_n_ibuf
27.778
28.465
DAL_latched_7_s0
33.251
33.685
pmod0_d_3_s6
35.452
36.026
pmod0_d_3_s3
36.447
36.904
pmod0_d_3_s0
37.674
38.241
pmod0_d_3_s7
38.741
39.309
dbg_regw_13_s4
41.130
41.704
dbg_regw_13_s2
42.135
42.709
dbg_reg4_7_s0
45.739
=====
SETUP
15.867
45.701
61.569
ALE_n_ibuf
27.778
28.465
DAL_latched_7_s0
33.251
33.685
pmod0_d_3_s6
35.452
36.026
pmod0_d_3_s3
36.447
36.904
pmod0_d_3_s0
37.674
38.241
pmod0_d_3_s7
38.741
39.309
dbg_regw_13_s4
41.130
41.704
dbg_regw_13_s2
42.135
42.709
dbg_reg1_9_s0
45.701
=====
SETUP
15.872
45.710
61.582
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_6_s0
45.710
=====
SETUP
15.882
45.710
61.592
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_start_address_17_s0
45.710
=====
SETUP
15.907
45.670
61.577
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_start_address_7_s0
45.670
=====
SETUP
15.910
45.667
61.578
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_8_s0
45.667
=====
SETUP
15.910
45.667
61.578
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_9_s0
45.667
=====
SETUP
15.998
45.864
61.863
ALE_n_ibuf
27.778
28.465
AIO_latched_0_s0
33.249
33.692
DAL_sign_extended_15_s2
35.199
35.488
mem_lo_s266
35.668
36.175
mem_lo_s265
36.865
37.373
mem_lo_s268
37.905
38.224
mem_lo_s262
38.395
38.852
mem_lo_mem_lo_7_1_s
45.864
=====
SETUP
16.042
45.532
61.574
ALE_n_ibuf
27.778
28.465
DAL_latched_9_s0
33.249
33.692
n3426_s3
35.198
35.457
n3392_s17
36.647
36.965
REG_KE_AC_15_s3
38.468
39.047
KE_operation_3_s3
39.814
40.388
KE_operation_3_s2
40.560
40.849
REG_KE_AC_15_s2
41.233
41.740
REG_KE_AC_6_s0
45.532
=====
SETUP
16.055
8.202
24.257
sys_clk50_ibuf
0.000
0.683
halt_cnt_19_s0
4.571
4.953
n7921_s4
5.337
5.911
n7921_s1
6.317
6.891
n7921_s0
7.274
7.782
reg_HALT_SW_s0
8.202
=====
SETUP
16.073
45.492
61.565
ALE_n_ibuf
27.778
28.465
DAL_latched_7_s0
33.251
33.685
pmod0_d_3_s6
35.452
36.026
pmod0_d_3_s3
36.447
36.904
pmod0_d_3_s0
37.674
38.241
pmod0_d_3_s7
38.741
39.309
dbg_regw_13_s4
41.130
41.704
dbg_regw_13_s2
42.135
42.709
dbg_reg2_6_s0
45.492
=====
SETUP
16.085
45.492
61.578
ALE_n_ibuf
27.778
28.465
DAL_latched_7_s0
33.251
33.685
pmod0_d_3_s6
35.452
36.026
pmod0_d_3_s3
36.447
36.904
pmod0_d_3_s0
37.674
38.241
pmod0_d_3_s7
38.741
39.309
dbg_regw_13_s4
41.130
41.704
dbg_regw_13_s2
42.135
42.709
dbg_reg1_0_s0
45.492
=====
SETUP
16.103
45.456
61.559
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_0_s0
45.456
=====
SETUP
16.110
45.461
61.571
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_7_s0
45.461
=====
SETUP
16.112
45.461
61.573
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_wordcount_3_s0
45.461
=====
SETUP
16.112
45.461
61.573
ALE_n_ibuf
27.778
28.465
DAL_latched_2_s0
33.295
33.729
n24315_s1
36.757
37.214
n26471_s2
40.705
41.252
RK_go_s4
41.444
42.022
n26801_s1
42.027
42.535
n26807_s0
43.130
43.421
RK_dma_start_address_0_s0
45.461
=====
SETUP
16.119
8.131
24.250
sys_clk50_ibuf
0.000
0.683
halt_cnt_2_s0
4.561
4.944
n7921_s8
5.119
5.698
n7921_s2
6.079
6.653
halt_cnt_27_s3
7.015
7.589
halt_cnt_13_s0
8.131
=====
SETUP
16.119
8.131
24.250
sys_clk50_ibuf
0.000
0.683
halt_cnt_2_s0
4.561
4.944
n7921_s8
5.119
5.698
n7921_s2
6.079
6.653
halt_cnt_27_s3
7.015
7.589
halt_cnt_14_s0
8.131
=====
SETUP
15.679
18.142
33.821
CLK2_ibuf
0.000
0.683
sdhd_inst/state_3_s0
6.413
6.796
sdhd_inst/n246_s3
7.630
8.208
sdhd_inst/n4463_s1
8.211
8.785
n2273_s3
9.212
9.780
n2273_s2
9.782
10.142
mem_hi_mem_hi_3_2_s
18.142
=====
SETUP
15.763
18.093
33.856
CLK2_ibuf
0.000
0.683
sdhd_inst/state_3_s0
6.413
6.796
sdhd_inst/n246_s3
7.630
8.208
sdhd_inst/n4463_s1
8.211
8.785
n2273_s3
9.212
9.780
n2273_s2
9.782
10.290
mem_lo_mem_lo_7_1_s
18.093
=====
SETUP
15.965
17.865
33.830
CLK2_ibuf
0.000
0.683
sdhd_inst/state_3_s0
6.413
6.796
sdhd_inst/n246_s3
7.630
8.208
sdhd_inst/n4463_s1
8.211
8.785
n2273_s3
9.212
9.780
n2273_s2
9.782
10.142
mem_lo_mem_lo_7_3_s
17.865
=====
HOLD
-0.964
30.500
31.463
SCTL_n_ibuf
27.778
28.455
SCTL_n0_s0
30.500
=====
HOLD
-0.167
31.295
31.462
ALE_n_ibuf
27.778
28.455
ALE_n0_s0
31.295
=====
HOLD
0.168
3.257
3.089
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_head_6_s0
3.053
3.194
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.257
=====
HOLD
0.205
3.293
3.089
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_head_3_s0
3.053
3.194
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.293
=====
HOLD
0.212
3.306
3.094
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_9_s0
3.039
3.181
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.306
=====
HOLD
0.213
3.307
3.094
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_5_s0
3.043
3.184
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.307
=====
HOLD
0.215
3.310
3.094
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_10_s0
3.049
3.190
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.310
=====
HOLD
0.223
3.317
3.094
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_4_s0
3.043
3.184
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.317
=====
HOLD
0.227
3.316
3.089
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_head_9_s0
3.049
3.190
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.316
=====
HOLD
0.231
3.319
3.089
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_head_4_s0
3.053
3.194
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.319
=====
HOLD
0.259
3.347
3.087
CLK2_ibuf
0.000
0.675
sdhd_inst/read_dma_cnt_0_s0
3.065
3.209
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.347
=====
HOLD
0.269
3.358
3.089
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_head_10_s0
3.049
3.190
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.358
=====
HOLD
0.275
3.340
3.065
CLK2_ibuf
0.000
0.675
uart_tx_inst_dbg/bit_cnt_1_s0
3.039
3.181
uart_tx_inst_dbg/n384_s4
3.187
3.339
uart_tx_inst_dbg/bit_cnt_1_s0
3.339
=====
HOLD
0.275
3.350
3.075
CLK2_ibuf
0.000
0.675
sdhd_inst/read_byte_cnt_0_s2
3.050
3.191
sdhd_inst/n1209_s3
3.197
3.350
sdhd_inst/read_byte_cnt_0_s2
3.350
=====
HOLD
0.275
3.345
3.070
CLK2_ibuf
0.000
0.675
sdhd_inst/dma_bytecount_9_s0
3.045
3.186
sdhd_inst/n3189_s36
3.192
3.345
sdhd_inst/dma_bytecount_9_s0
3.345
=====
HOLD
0.275
3.348
3.072
CLK2_ibuf
0.000
0.675
sdhd_inst/dma_bytecount_13_s0
3.047
3.188
sdhd_inst/n2983_s1
3.194
3.347
sdhd_inst/dma_bytecount_13_s0
3.347
=====
HOLD
0.275
3.346
3.071
CLK2_ibuf
0.000
0.675
sdhd_inst/r1_bit_cnt_0_s0
3.046
3.187
sdhd_inst/n792_s2
3.193
3.345
sdhd_inst/r1_bit_cnt_0_s0
3.345
=====
HOLD
0.275
3.346
3.071
CLK2_ibuf
0.000
0.675
sdhd_inst/r1_bit_cnt_2_s0
3.046
3.187
sdhd_inst/n790_s0
3.193
3.345
sdhd_inst/r1_bit_cnt_2_s0
3.345
=====
HOLD
0.275
3.348
3.072
CLK2_ibuf
0.000
0.675
sdhd_inst/seek_cnt_0_s0
3.047
3.188
sdhd_inst/n281_s2
3.194
3.347
sdhd_inst/seek_cnt_0_s0
3.347
=====
HOLD
0.275
3.353
3.078
CLK2_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_18_s0
3.053
3.194
uart_tx_inst/n387_s5
3.200
3.352
uart_tx_inst/cycle_cnt_18_s0
3.352
=====
HOLD
0.275
3.348
3.072
CLK2_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_1_s0
3.047
3.188
uart_tx_inst/n384_s4
3.194
3.347
uart_tx_inst/bit_cnt_1_s0
3.347
=====
HOLD
0.275
3.348
3.072
CLK2_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_3_s0
3.047
3.188
uart_tx_inst/n382_s4
3.194
3.347
uart_tx_inst/bit_cnt_3_s0
3.347
=====
HOLD
0.275
3.340
3.065
CLK2_ibuf
0.000
0.675
dbg_pbuf[3]_1_s4
3.039
3.181
n14550_s14
3.187
3.339
dbg_pbuf[3]_1_s4
3.339
=====
HOLD
0.275
3.359
3.084
CLK2_ibuf
0.000
0.675
dbg_pbuf[13]_1_s4
3.059
3.200
n14390_s14
3.206
3.359
dbg_pbuf[13]_1_s4
3.359
=====
HOLD
0.275
3.340
3.065
CLK2_ibuf
0.000
0.675
dbg_pbuf[16]_2_s4
3.039
3.181
n14340_s14
3.187
3.339
dbg_pbuf[16]_2_s4
3.339
