(export (version D)
 (components ((comp (ref FPGA)
 (value LCMXO2-2000HC-4FTG256C)
 (footprint myelin-kicad:lattice_ftg256_fbga)
)
)
)
 (nets ((net (code 1)
 (name 3V3)
 (node (ref FPGA)
 (pin A1)
)
 (node (ref FPGA)
 (pin A16)
)
 (node (ref FPGA)
 (pin G7)
)
 (node (ref FPGA)
 (pin G10)
)
 (node (ref FPGA)
 (pin K7)
)
 (node (ref FPGA)
 (pin K10)
)
 (node (ref FPGA)
 (pin T1)
)
 (node (ref FPGA)
 (pin T16)
)
 (node (ref FPGA)
 (pin D5)
)
 (node (ref FPGA)
 (pin D12)
)
 (node (ref FPGA)
 (pin G8)
)
 (node (ref FPGA)
 (pin G9)
)
 (node (ref FPGA)
 (pin E13)
)
 (node (ref FPGA)
 (pin H10)
)
 (node (ref FPGA)
 (pin J10)
)
 (node (ref FPGA)
 (pin M13)
)
 (node (ref FPGA)
 (pin K8)
)
 (node (ref FPGA)
 (pin K9)
)
 (node (ref FPGA)
 (pin N5)
)
 (node (ref FPGA)
 (pin N12)
)
 (node (ref FPGA)
 (pin M4)
)
 (node (ref FPGA)
 (pin H7)
)
 (node (ref FPGA)
 (pin J7)
)
 (node (ref FPGA)
 (pin E4)
)
)
 (net (code 2)
 (name GND)
 (node (ref FPGA)
 (pin B2)
)
 (node (ref FPGA)
 (pin B15)
)
 (node (ref FPGA)
 (pin C3)
)
 (node (ref FPGA)
 (pin C14)
)
 (node (ref FPGA)
 (pin D4)
)
 (node (ref FPGA)
 (pin D13)
)
 (node (ref FPGA)
 (pin E5)
)
 (node (ref FPGA)
 (pin E12)
)
 (node (ref FPGA)
 (pin F6)
)
 (node (ref FPGA)
 (pin F11)
)
 (node (ref FPGA)
 (pin H8)
)
 (node (ref FPGA)
 (pin H9)
)
 (node (ref FPGA)
 (pin J8)
)
 (node (ref FPGA)
 (pin J9)
)
 (node (ref FPGA)
 (pin L6)
)
 (node (ref FPGA)
 (pin L11)
)
 (node (ref FPGA)
 (pin M5)
)
 (node (ref FPGA)
 (pin M12)
)
 (node (ref FPGA)
 (pin N4)
)
 (node (ref FPGA)
 (pin N13)
)
 (node (ref FPGA)
 (pin P3)
)
 (node (ref FPGA)
 (pin P14)
)
 (node (ref FPGA)
 (pin R2)
)
 (node (ref FPGA)
 (pin R15)
)
)
)
)
)

