Fitter report for prj
Sun Oct 30 20:36:31 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Oct 30 20:36:30 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; prj                                             ;
; Top-level Entity Name              ; Uart1To20Top                                    ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M08SCU169I7G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 6,875 / 8,064 ( 85 % )                          ;
;     Total combinational functions  ; 6,710 / 8,064 ( 83 % )                          ;
;     Dedicated logic registers      ; 4,262 / 8,064 ( 53 % )                          ;
; Total registers                    ; 4262                                            ;
; Total pins                         ; 48 / 130 ( 37 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 81,920 / 387,072 ( 21 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SCU169I7G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; spi_miso          ; Incomplete set of assignments ;
; uart_rx_from_fpga ; Incomplete set of assignments ;
; uart_tx[0]        ; Incomplete set of assignments ;
; uart_tx[1]        ; Incomplete set of assignments ;
; uart_tx[2]        ; Incomplete set of assignments ;
; uart_tx[3]        ; Incomplete set of assignments ;
; uart_tx[4]        ; Incomplete set of assignments ;
; uart_tx[5]        ; Incomplete set of assignments ;
; uart_tx[6]        ; Incomplete set of assignments ;
; uart_tx[7]        ; Incomplete set of assignments ;
; uart_tx[8]        ; Incomplete set of assignments ;
; uart_tx[9]        ; Incomplete set of assignments ;
; uart_tx[10]       ; Incomplete set of assignments ;
; uart_tx[11]       ; Incomplete set of assignments ;
; uart_tx[12]       ; Incomplete set of assignments ;
; uart_tx[13]       ; Incomplete set of assignments ;
; uart_tx[14]       ; Incomplete set of assignments ;
; uart_tx[15]       ; Incomplete set of assignments ;
; uart_tx[16]       ; Incomplete set of assignments ;
; uart_tx[17]       ; Incomplete set of assignments ;
; uart_tx[18]       ; Incomplete set of assignments ;
; uart_tx[19]       ; Incomplete set of assignments ;
; rst_n             ; Incomplete set of assignments ;
; clk               ; Incomplete set of assignments ;
; spi_clk           ; Incomplete set of assignments ;
; spi_cs_n          ; Incomplete set of assignments ;
; spi_mosi          ; Incomplete set of assignments ;
; uart_tx_to_fpga   ; Incomplete set of assignments ;
; uart_rx[8]        ; Incomplete set of assignments ;
; uart_rx[5]        ; Incomplete set of assignments ;
; uart_rx[6]        ; Incomplete set of assignments ;
; uart_rx[0]        ; Incomplete set of assignments ;
; uart_rx[1]        ; Incomplete set of assignments ;
; uart_rx[3]        ; Incomplete set of assignments ;
; uart_rx[4]        ; Incomplete set of assignments ;
; uart_rx[2]        ; Incomplete set of assignments ;
; uart_rx[9]        ; Incomplete set of assignments ;
; uart_rx[7]        ; Incomplete set of assignments ;
; uart_rx[10]       ; Incomplete set of assignments ;
; uart_rx[11]       ; Incomplete set of assignments ;
; uart_rx[12]       ; Incomplete set of assignments ;
; uart_rx[13]       ; Incomplete set of assignments ;
; uart_rx[14]       ; Incomplete set of assignments ;
; uart_rx[15]       ; Incomplete set of assignments ;
; uart_rx[16]       ; Incomplete set of assignments ;
; uart_rx[17]       ; Incomplete set of assignments ;
; uart_rx[18]       ; Incomplete set of assignments ;
; uart_rx[19]       ; Incomplete set of assignments ;
; spi_miso          ; Missing location assignment   ;
; uart_rx_from_fpga ; Missing location assignment   ;
; uart_tx[0]        ; Missing location assignment   ;
; uart_tx[1]        ; Missing location assignment   ;
; uart_tx[2]        ; Missing location assignment   ;
; uart_tx[3]        ; Missing location assignment   ;
; uart_tx[4]        ; Missing location assignment   ;
; uart_tx[5]        ; Missing location assignment   ;
; uart_tx[6]        ; Missing location assignment   ;
; uart_tx[7]        ; Missing location assignment   ;
; uart_tx[8]        ; Missing location assignment   ;
; uart_tx[9]        ; Missing location assignment   ;
; uart_tx[10]       ; Missing location assignment   ;
; uart_tx[11]       ; Missing location assignment   ;
; uart_tx[12]       ; Missing location assignment   ;
; uart_tx[13]       ; Missing location assignment   ;
; uart_tx[14]       ; Missing location assignment   ;
; uart_tx[15]       ; Missing location assignment   ;
; uart_tx[16]       ; Missing location assignment   ;
; uart_tx[17]       ; Missing location assignment   ;
; uart_tx[18]       ; Missing location assignment   ;
; uart_tx[19]       ; Missing location assignment   ;
; rst_n             ; Missing location assignment   ;
; clk               ; Missing location assignment   ;
; spi_clk           ; Missing location assignment   ;
; spi_cs_n          ; Missing location assignment   ;
; spi_mosi          ; Missing location assignment   ;
; uart_tx_to_fpga   ; Missing location assignment   ;
; uart_rx[8]        ; Missing location assignment   ;
; uart_rx[5]        ; Missing location assignment   ;
; uart_rx[6]        ; Missing location assignment   ;
; uart_rx[0]        ; Missing location assignment   ;
; uart_rx[1]        ; Missing location assignment   ;
; uart_rx[3]        ; Missing location assignment   ;
; uart_rx[4]        ; Missing location assignment   ;
; uart_rx[2]        ; Missing location assignment   ;
; uart_rx[9]        ; Missing location assignment   ;
; uart_rx[7]        ; Missing location assignment   ;
; uart_rx[10]       ; Missing location assignment   ;
; uart_rx[11]       ; Missing location assignment   ;
; uart_rx[12]       ; Missing location assignment   ;
; uart_rx[13]       ; Missing location assignment   ;
; uart_rx[14]       ; Missing location assignment   ;
; uart_rx[15]       ; Missing location assignment   ;
; uart_rx[16]       ; Missing location assignment   ;
; uart_rx[17]       ; Missing location assignment   ;
; uart_rx[18]       ; Missing location assignment   ;
; uart_rx[19]       ; Missing location assignment   ;
+-------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11409 ) ; 0.00 % ( 0 / 11409 )       ; 0.00 % ( 0 / 11409 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11409 ) ; 0.00 % ( 0 / 11409 )       ; 0.00 % ( 0 / 11409 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11390 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/work/king/prj/output_files/prj.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,875 / 8,064 ( 85 % )     ;
;     -- Combinational with no register       ; 2613                       ;
;     -- Register only                        ; 165                        ;
;     -- Combinational with a register        ; 4097                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2570                       ;
;     -- 3 input functions                    ; 987                        ;
;     -- <=2 input functions                  ; 3153                       ;
;     -- Register only                        ; 165                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4357                       ;
;     -- arithmetic mode                      ; 2353                       ;
;                                             ;                            ;
; Total registers*                            ; 4,262 / 8,687 ( 49 % )     ;
;     -- Dedicated logic registers            ; 4,262 / 8,064 ( 53 % )     ;
;     -- I/O registers                        ; 0 / 623 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 495 / 504 ( 98 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 48 / 130 ( 37 % )          ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; Global signals                              ; 3                          ;
; M9Ks                                        ; 40 / 42 ( 95 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 81,920 / 387,072 ( 21 % )  ;
; Total block memory implementation bits      ; 368,640 / 387,072 ( 95 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global clocks                               ; 3 / 10 ( 30 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 19.5% / 19.6% / 19.4%      ;
; Peak interconnect usage (total/H/V)         ; 31.0% / 31.3% / 30.6%      ;
; Maximum fan-out                             ; 4342                       ;
; Highest non-global fan-out                  ; 2110                       ;
; Total fan-out                               ; 36233                      ;
; Average fan-out                             ; 3.23                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 6875 / 8064 ( 85 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 2613                 ; 0                              ;
;     -- Register only                        ; 165                  ; 0                              ;
;     -- Combinational with a register        ; 4097                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 2570                 ; 0                              ;
;     -- 3 input functions                    ; 987                  ; 0                              ;
;     -- <=2 input functions                  ; 3153                 ; 0                              ;
;     -- Register only                        ; 165                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 4357                 ; 0                              ;
;     -- arithmetic mode                      ; 2353                 ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 4262                 ; 0                              ;
;     -- Dedicated logic registers            ; 4262 / 8064 ( 53 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 495 / 504 ( 98 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 48                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 81920                ; 0                              ;
; Total RAM block bits                        ; 368640               ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 40 / 42 ( 95 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 2 / 12 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 4427                 ; 1                              ;
;     -- Registered Input Connections         ; 4262                 ; 0                              ;
;     -- Output Connections                   ; 1                    ; 4427                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 36310                ; 4439                           ;
;     -- Registered Connections               ; 16261                ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 4428                           ;
;     -- hard_block:auto_generated_inst       ; 4428                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 26                   ; 1                              ;
;     -- Output Ports                         ; 22                   ; 2                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk             ; H5    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; rst_n           ; H4    ; 2        ; 0            ; 6            ; 21           ; 4101                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; spi_clk         ; E12   ; 6        ; 31           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; spi_cs_n        ; F9    ; 6        ; 31           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; spi_mosi        ; D1    ; 1A       ; 10           ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[0]      ; K13   ; 5        ; 31           ; 4            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[10]     ; C9    ; 8        ; 17           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[11]     ; G10   ; 6        ; 31           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[12]     ; D8    ; 8        ; 13           ; 25           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[13]     ; G9    ; 6        ; 31           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[14]     ; E6    ; 8        ; 6            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[15]     ; F12   ; 6        ; 31           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[16]     ; A7    ; 8        ; 11           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[17]     ; H3    ; 1B       ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[18]     ; B4    ; 8        ; 3            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[19]     ; K8    ; 3        ; 17           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[1]      ; M10   ; 3        ; 17           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[2]      ; N11   ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[3]      ; A2    ; 8        ; 1            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[4]      ; D13   ; 6        ; 31           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[5]      ; M12   ; 3        ; 13           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[6]      ; F1    ; 1A       ; 10           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[7]      ; M13   ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[8]      ; K6    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_rx[9]      ; K7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; uart_tx_to_fpga ; G4    ; 1B       ; 10           ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; spi_miso          ; F4    ; 1B       ; 10           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_rx_from_fpga ; A4    ; 8        ; 6            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[0]        ; L13   ; 5        ; 31           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[10]       ; F10   ; 6        ; 31           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[11]       ; B10   ; 8        ; 15           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[12]       ; B7    ; 8        ; 13           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[13]       ; C10   ; 8        ; 17           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[14]       ; D6    ; 8        ; 6            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[15]       ; J13   ; 5        ; 31           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[16]       ; B5    ; 8        ; 6            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[17]       ; H2    ; 1B       ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[18]       ; A5    ; 8        ; 3            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[19]       ; C13   ; 6        ; 31           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[1]        ; N9    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[2]        ; J2    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[3]        ; N10   ; 3        ; 13           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[4]        ; J10   ; 5        ; 31           ; 1            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[5]        ; M2    ; 2        ; 0            ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[6]        ; J8    ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[7]        ; G5    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[8]        ; A3    ; 8        ; 6            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_tx[9]        ; N12   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D8       ; DIFFIO_RX_T18p, DIFFOUT_T18p, DEV_OE, Low_Speed    ; Use as regular IO              ; uart_rx[12]         ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; D6       ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; uart_tx[14]         ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 2 / 8 ( 25 % )   ; 2.5V          ; --           ;
; 1B       ; 8 / 10 ( 80 % )  ; 2.5V          ; --           ;
; 2        ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ;
; 3        ; 11 / 30 ( 37 % ) ; 2.5V          ; --           ;
; 5        ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ;
; 6        ; 8 / 22 ( 36 % )  ; 2.5V          ; --           ;
; 8        ; 18 / 28 ( 64 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 248        ; 8        ; uart_rx[3]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 239        ; 8        ; uart_tx[8]                                     ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 237        ; 8        ; uart_rx_from_fpga                              ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 245        ; 8        ; uart_tx[18]                                    ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A7       ; 233        ; 8        ; uart_rx[16]                                    ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A9       ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A10      ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A11      ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A12      ; 183        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; A13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B3       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B4       ; 243        ; 8        ; uart_rx[18]                                    ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 238        ; 8        ; uart_tx[16]                                    ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B7       ; 231        ; 8        ; uart_tx[12]                                    ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B10      ; 224        ; 8        ; uart_tx[11]                                    ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B12      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B13      ; 181        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C9       ; 222        ; 8        ; uart_rx[10]                                    ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 220        ; 8        ; uart_tx[13]                                    ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C12      ; 180        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C13      ; 175        ; 6        ; uart_tx[19]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 0          ; 1A       ; spi_mosi                                       ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; D2       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 242        ; 8        ; uart_tx[14]                                    ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 228        ; 8        ; uart_rx[12]                                    ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 186        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D10      ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 173        ; 6        ; uart_rx[4]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 240        ; 8        ; uart_rx[14]                                    ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E10      ; 184        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 158        ; 6        ; spi_clk                                        ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; E13      ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 12         ; 1A       ; uart_rx[6]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F2       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; spi_miso                                       ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; F6       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 172        ; 6        ; spi_cs_n                                       ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F10      ; 174        ; 6        ; uart_tx[10]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F12      ; 156        ; 6        ; uart_rx[15]                                    ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F13      ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; uart_tx_to_fpga                                ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 36         ; 2        ; uart_tx[7]                                     ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 148        ; 6        ; uart_rx[13]                                    ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 150        ; 6        ; uart_rx[11]                                    ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G12      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G13      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 32         ; 1B       ; uart_tx[17]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 34         ; 1B       ; uart_rx[17]                                    ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 42         ; 2        ; rst_n                                          ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H5       ; 40         ; 2        ; clk                                            ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H9       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H10      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 139        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 39         ; 2        ; uart_tx[2]                                     ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; J3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J6       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J8       ; 88         ; 3        ; uart_tx[6]                                     ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; J9       ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 122        ; 5        ; uart_tx[4]                                     ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J12      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 137        ; 5        ; uart_tx[15]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K6       ; 74         ; 3        ; uart_rx[8]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; K7       ; 78         ; 3        ; uart_rx[9]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; K8       ; 90         ; 3        ; uart_rx[19]                                    ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K11      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 135        ; 5        ; uart_rx[0]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L5       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L11      ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 133        ; 5        ; uart_tx[0]                                     ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 43         ; 2        ; uart_tx[5]                                     ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M5       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M6       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M9       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M10      ; 92         ; 3        ; uart_rx[1]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M12      ; 82         ; 3        ; uart_rx[5]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; M13      ; 80         ; 3        ; uart_rx[7]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N5       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N6       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N7       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N9       ; 83         ; 3        ; uart_tx[1]                                     ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 81         ; 3        ; uart_tx[3]                                     ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 77         ; 3        ; uart_rx[2]                                     ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 79         ; 3        ; uart_tx[9]                                     ; output ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------+
; Name                          ; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; pll_8MIn|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; No compensation                                                               ;
; Compensate clock              ; --                                                                            ;
; Compensated input/output pins ; --                                                                            ;
; Switchover type               ; --                                                                            ;
; Input frequency 0             ; 8.0 MHz                                                                       ;
; Input frequency 1             ; --                                                                            ;
; Nominal PFD frequency         ; 8.0 MHz                                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                          ;
; VCO phase shift step          ; 208 ps                                                                        ;
; VCO multiply                  ; --                                                                            ;
; VCO divide                    ; --                                                                            ;
; Freq min lock                 ; 5.4 MHz                                                                       ;
; Freq max lock                 ; 8.67 MHz                                                                      ;
; M VCO Tap                     ; 0                                                                             ;
; M Initial                     ; 1                                                                             ;
; M value                       ; 75                                                                            ;
; N value                       ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 16                                                                    ;
; Loop filter capacitance       ; setting 0                                                                     ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                            ;
; Bandwidth type                ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                         ;
; Inclk0 signal                 ; clk                                                                           ;
; Inclk1 signal                 ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ;
; Inclk1 signal type            ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 25   ; 4   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; pll_8MIn|altpll_component|auto_generated|pll1|clk[0] ;
; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 25   ; 8   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; pll_8MIn|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                       ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Uart1To20Top                                  ; 6875 (1)    ; 4262 (0)                  ; 0 (0)         ; 81920       ; 40   ; 1          ; 0            ; 0       ; 0         ; 48   ; 0            ; 2613 (1)     ; 165 (0)           ; 4097 (0)         ; 0          ; |Uart1To20Top                                                                                                                                                                                                             ; work         ;
;    |MainRxctrl:MainRxctrl_inst|                ; 1516 (379)  ; 789 (89)                  ; 0 (0)         ; 40960       ; 20   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 581 (290)    ; 2 (1)             ; 933 (87)         ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst                                                                                                                                                                                  ; work         ;
;       |crc_16:crc_16|                          ; 27 (27)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 20 (20)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|crc_16:crc_16                                                                                                                                                                    ; work         ;
;       |uart_rx_ctrl:uart01_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 43 (17)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart02_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart03_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (6)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart04_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart05_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart06_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (6)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart07_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart08_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (6)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart09_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (8)       ; 0 (0)             ; 40 (14)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart10_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (8)       ; 0 (0)             ; 40 (14)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart11_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (8)       ; 0 (0)             ; 40 (14)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart12_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (8)       ; 1 (1)             ; 39 (13)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart13_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (7)       ; 0 (0)             ; 40 (14)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart14_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (6)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart15_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart16_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (7)       ; 0 (0)             ; 40 (14)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart17_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (6)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart18_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart19_rx_ctrl_inst|       ; 56 (22)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (6)       ; 0 (0)             ; 42 (16)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart20_rx_ctrl_inst|       ; 55 (21)     ; 34 (8)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (7)       ; 0 (0)             ; 40 (14)          ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 26 (0)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;    |MainTxctrl:MainTxctrl_inst|                ; 837 (74)    ; 603 (43)                  ; 0 (0)         ; 40960       ; 20   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 233 (31)     ; 24 (9)            ; 580 (33)         ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst                                                                                                                                                                                  ; work         ;
;       |uart_tx_ctrl:uart01_tx_ctrl|            ; 40 (7)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (4)       ; 1 (1)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart02_tx_ctrl|            ; 39 (6)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (4)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart03_tx_ctrl|            ; 39 (6)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (4)       ; 1 (1)             ; 28 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 28 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 28 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 28 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart04_tx_ctrl|            ; 40 (7)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (5)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart05_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 1 (1)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart06_tx_ctrl|            ; 37 (4)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart07_tx_ctrl|            ; 37 (4)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart08_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart09_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart10_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart11_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart12_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart13_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart14_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart15_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart16_tx_ctrl|            ; 39 (6)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (4)       ; 0 (0)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart17_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart18_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart19_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 1 (1)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart20_tx_ctrl|            ; 38 (5)      ; 28 (2)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 28 (1)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)     ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (3)           ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;    |pll_8MIn:pll_8MIn|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|pll_8MIn:pll_8MIn                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|pll_8MIn:pll_8MIn|altpll:altpll_component                                                                                                                                                                   ; work         ;
;          |pll_8MIn_altpll:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Uart1To20Top|pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated                                                                                                                                    ; work         ;
;    |spi_slave_reg:spi_slave_reg_inst|          ; 786 (786)   ; 561 (561)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (224)    ; 109 (109)         ; 453 (453)        ; 0          ; |Uart1To20Top|spi_slave_reg:spi_slave_reg_inst                                                                                                                                                                            ; work         ;
;    |spi_slave_transceiver:spi_slave_inst|      ; 85 (85)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 65 (65)          ; 0          ; |Uart1To20Top|spi_slave_transceiver:spi_slave_inst                                                                                                                                                                        ; work         ;
;    |uart_transceiver:uart_transceiver_01inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_02inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 1 (1)             ; 110 (110)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_03inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_04inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_05inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_06inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_07inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_08inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_09inst|  ; 147 (147)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 71 (71)          ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_10inst|  ; 186 (186)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 110 (110)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_11inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_12inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_13inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 110 (110)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_14inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_15inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_16inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_17inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_18inst|  ; 184 (184)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_19inst|  ; 147 (147)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 71 (71)          ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_20inst|  ; 185 (185)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 109 (109)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_Main|    ; 185 (185)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 110 (110)        ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main                                                                                                                                                                      ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; spi_miso          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_rx_from_fpga ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n             ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; clk               ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; spi_clk           ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; spi_cs_n          ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; spi_mosi          ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; uart_tx_to_fpga   ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; uart_rx[8]        ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[5]        ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[6]        ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; uart_rx[0]        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[1]        ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[3]        ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; uart_rx[4]        ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; uart_rx[2]        ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[9]        ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[7]        ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[10]       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; uart_rx[11]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; uart_rx[12]       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; uart_rx[13]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; uart_rx[14]       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[15]       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; uart_rx[16]       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; uart_rx[17]       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; uart_rx[18]       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; uart_rx[19]       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                            ;
+-----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------+-------------------+---------+
; rst_n                                                                       ;                   ;         ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[12]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[11]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[10]    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[9]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[8]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[7]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[6]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[5]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[4]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[3]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[2]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[1]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_sample_timer[0]     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_bit_counter[0]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_bit_counter[1]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_bit_counter[2]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_ready_d1         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_bit_counter[1]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_bit_counter[2]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_sample_timer[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_bit_counter[0]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_bit_counter[1]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_bit_counter[2]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx                       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_ready_d1       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_status                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[7]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[6]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[5]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[4]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[3]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[2]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[1]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_reg[0]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[0]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[1]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[1]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[0]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[2]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[2]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[1]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[3]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[3]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[2]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[4]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[0]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[3]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[5]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[1]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[4]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[6]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[2]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[13]                 ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[5]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[7]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[3]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[6]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[4]         ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[7]                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_reg[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_state.STOP            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_state.START           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_state.DATA            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_state.START         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_state.DATA          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_state.STOP          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_state.IDLE            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_state.IDLE          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[1]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[2]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[3]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[4]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[5]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[6]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[7]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[8]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[9]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[10]          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[11]          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[12]          ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[0]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[1]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[2]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[3]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[4]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[5]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[6]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[7]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[8]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[9]              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[10]             ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[11]             ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE[12]             ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[0]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[1]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[2]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[3]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[4]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[5]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[6]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[7]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[8]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[9]            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[10]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[11]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE[12]           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[0]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[1]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[2]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[3]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[4]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[5]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[6]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[7]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[8]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[9]         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[10]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[11]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|UART_BAUDRATE_HALF[12]        ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[0]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[1]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[2]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[3]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[4]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[5]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[6]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[7]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[8]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[9]       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[10]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[11]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|UART_BAUDRATE_HALF[12]      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_chip_di~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[7]~0       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_chip_di~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_state~16              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[2]~3         ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_state~20              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_state~22              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_state~16            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_state~21            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_state~23            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_tx_state~24              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_state~24            ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~0                   ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[14]~1               ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_cnt[3]~8                ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~5                   ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_cnt[0]~9                ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_cnt[2]~10               ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data[7]~1             ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data_ready_d2~0       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~2                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~3                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~4                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~5                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~6                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~7                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_data~8                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data_ready_d2~0     ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~7                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data[4]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data[1]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data[0]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data[2]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data[5]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data[6]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data[5]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data[5]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data[1]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data[2]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data[1]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data[7]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~0              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data[1]~1           ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_state~18              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_sample_timer~16       ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_sample_timer[12]~17   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_sample_timer~18     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_sample_timer[1]~19  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[1]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_sample_timer[10]~17 ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_sample_timer[1]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_sample_timer[6]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_sample_timer[6]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_sample_timer[0]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_sample_timer[12]~17 ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_sample_timer[8]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer~18     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[11]~19 ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_sample_timer[12]~17 ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[11]~17 ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_sample_timer[0]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_sample_timer[3]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_sample_timer[11]~17 ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_sample_timer[3]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_sample_timer[8]~17  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_sample_timer~18     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_sample_timer[1]~19  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_sample_timer~18     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_sample_timer[4]~19  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_state~18            ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_sample_timer~16     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_sample_timer[6]~17  ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~9                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~2              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_d1~0                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_d2~0                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_bit_counter[1]~3      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_bit_counter[0]~4      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx_d3~0                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_bit_counter[0]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[0]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_bit_counter[0]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[0]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_bit_counter[0]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_bit_counter[0]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_bit_counter[1]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_d1~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_d2~0                ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[2]~3    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[0]~4    ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_d3~0                ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~11                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~3              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx~0                     ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx~0                   ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~4              ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~16                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~5              ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg~18                  ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~6              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~7              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx_data~8              ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[1]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[1]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[4]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[4]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[4]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[1]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[4]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[3]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[2]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[1]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[2]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[0]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[0]~11      ; 1                 ; 0       ;
;      - uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[6]~11      ; 1                 ; 0       ;
;      - MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_cnt[3]~13               ; 1                 ; 0       ;
; clk                                                                         ;                   ;         ;
; spi_clk                                                                     ;                   ;         ;
;      - spi_slave_transceiver:spi_slave_inst|spi_clk_buf[0]                  ; 0                 ; 6       ;
; spi_cs_n                                                                    ;                   ;         ;
;      - spi_slave_transceiver:spi_slave_inst|spi_cs_n_buf[0]~feeder          ; 0                 ; 6       ;
; spi_mosi                                                                    ;                   ;         ;
;      - spi_slave_transceiver:spi_slave_inst|spi_mosi_buf[0]~feeder          ; 0                 ; 6       ;
; uart_tx_to_fpga                                                             ;                   ;         ;
;      - uart_transceiver:uart_transceiver_Main|uart_rx~0                     ; 1                 ; 6       ;
; uart_rx[8]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_09inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[5]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_06inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[6]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_07inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[0]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_01inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[1]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_02inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[3]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_04inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[4]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_05inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[2]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_03inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[9]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_10inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[7]                                                                  ;                   ;         ;
;      - uart_transceiver:uart_transceiver_08inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[10]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_11inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[11]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_12inst|uart_rx~0                   ; 0                 ; 0       ;
; uart_rx[12]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_13inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[13]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_14inst|uart_rx~0                   ; 0                 ; 0       ;
; uart_rx[14]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_15inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[15]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_16inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[16]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_17inst|uart_rx~0                   ; 0                 ; 6       ;
; uart_rx[17]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_18inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[18]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_19inst|uart_rx~0                   ; 1                 ; 6       ;
; uart_rx[19]                                                                 ;                   ;         ;
;      - uart_transceiver:uart_transceiver_20inst|uart_rx~0                   ; 0                 ; 6       ;
+-----------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                              ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; MainRxctrl:MainRxctrl_inst|Selector11~0                                                                                                                                                           ; LCCOMB_X12_Y3_N12  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|channal_no~84                                                                                                                                                          ; LCCOMB_X17_Y5_N0   ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_cnt[3]~8                                                                                                                                             ; LCCOMB_X10_Y3_N22  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[14]~1                                                                                                                                            ; LCCOMB_X10_Y3_N2   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|state.0000                                                                                                                                                             ; FF_X12_Y1_N17      ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|state.0111                                                                                                                                                             ; FF_X12_Y1_N5       ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X20_Y4_N2   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X20_Y4_N24  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|rxfifo_timer[0]~26                                                                                                                    ; LCCOMB_X15_Y5_N20  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X20_Y4_N12  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X9_Y3_N18   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X9_Y3_N24   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|rxfifo_timer[4]~26                                                                                                                    ; LCCOMB_X22_Y11_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X9_Y3_N30   ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X15_Y6_N28  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X15_Y6_N26  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|rxfifo_timer[7]~26                                                                                                                    ; LCCOMB_X18_Y22_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X15_Y6_N24  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X16_Y6_N10  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X16_Y6_N8   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|rxfifo_timer[4]~26                                                                                                                    ; LCCOMB_X13_Y16_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X1_Y7_N4    ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X28_Y10_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X30_Y10_N2  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|rxfifo_timer[1]~26                                                                                                                    ; LCCOMB_X23_Y13_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X30_Y10_N0  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X18_Y6_N2   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X18_Y6_N0   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|rxfifo_timer[7]~26                                                                                                                    ; LCCOMB_X22_Y9_N26  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X22_Y9_N28  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X20_Y6_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X25_Y2_N2   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|rxfifo_timer[4]~26                                                                                                                    ; LCCOMB_X23_Y6_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X25_Y2_N24  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X23_Y7_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X24_Y9_N18  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|rxfifo_timer[2]~26                                                                                                                    ; LCCOMB_X22_Y2_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X24_Y9_N16  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X10_Y7_N26  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X11_Y7_N8   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|rxfifo_timer[5]~26                                                                                                                    ; LCCOMB_X14_Y7_N28  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X14_Y5_N24  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X9_Y2_N2    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X9_Y2_N0    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|rxfifo_timer[4]~26                                                                                                                    ; LCCOMB_X17_Y19_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X9_Y2_N6    ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X24_Y4_N14  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X27_Y6_N2   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|rxfifo_timer[6]~26                                                                                                                    ; LCCOMB_X20_Y22_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X27_Y6_N24  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X20_Y1_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X24_Y2_N28  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|rxfifo_timer[2]~26                                                                                                                    ; LCCOMB_X29_Y2_N22  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X24_Y2_N10  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X17_Y4_N20  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X9_Y9_N10   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|rxfifo_timer[4]~26                                                                                                                    ; LCCOMB_X16_Y21_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X9_Y9_N0    ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X22_Y4_N28  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X22_Y4_N2   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|rxfifo_timer[6]~26                                                                                                                    ; LCCOMB_X18_Y13_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X22_Y4_N0   ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X22_Y1_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X18_Y3_N2   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|rxfifo_timer[4]~26                                                                                                                    ; LCCOMB_X24_Y5_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X18_Y3_N20  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X20_Y5_N16  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X20_Y7_N6   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|rxfifo_timer[0]~26                                                                                                                    ; LCCOMB_X20_Y9_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X20_Y5_N14  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X14_Y3_N10  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X14_Y3_N0   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|rxfifo_timer[0]~26                                                                                                                    ; LCCOMB_X14_Y5_N0   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X15_Y3_N4   ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X10_Y1_N20  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X10_Y1_N2   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|rxfifo_timer[0]~26                                                                                                                    ; LCCOMB_X16_Y10_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X10_Y1_N0   ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X18_Y5_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq ; LCCOMB_X18_Y5_N4   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|rxfifo_timer[3]~26                                                                                                                    ; LCCOMB_X17_Y7_N10  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X18_Y5_N26  ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0        ; LCCOMB_X13_Y3_N8   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                         ; LCCOMB_X12_Y4_N24  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|rxfifo_timer[7]~26                                                                                                                    ; LCCOMB_X14_Y9_N28  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|rxfifo_wrreq                                                                                                                          ; LCCOMB_X7_Y4_N18   ; 26      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|Add0~18                                                                                                                                                                ; LCCOMB_X16_Y8_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|Selector26~0                                                                                                                                                           ; LCCOMB_X19_Y8_N14  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|Selector6~0                                                                                                                                                            ; LCCOMB_X14_Y8_N26  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|state.0110                                                                                                                                                             ; FF_X14_Y8_N7       ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|comb~2                                                                                                                                     ; LCCOMB_X9_Y4_N12   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X1_Y4_N20   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X4_Y4_N22   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X2_Y5_N22   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X1_Y5_N30   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X1_Y5_N2    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X28_Y17_N28 ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y13_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X29_Y17_N24 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|comb~4                                                                                                                                     ; LCCOMB_X28_Y9_N0   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y21_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq        ; LCCOMB_X27_Y21_N0  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|comb~2                                                                                                                                     ; LCCOMB_X19_Y22_N14 ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X22_Y24_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X22_Y24_N2  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X6_Y3_N10   ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X2_Y3_N6    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X2_Y3_N20   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X25_Y21_N28 ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X24_Y21_N20 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X25_Y21_N24 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X28_Y9_N14  ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X29_Y9_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X29_Y9_N2   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X27_Y12_N6  ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y12_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X27_Y12_N10 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X27_Y3_N28  ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y3_N18  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X27_Y3_N0   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X28_Y14_N2  ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X30_Y12_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq        ; LCCOMB_X28_Y14_N12 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X27_Y22_N6  ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y22_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X28_Y22_N2  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X3_Y9_N6    ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X11_Y20_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq        ; LCCOMB_X4_Y9_N26   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X6_Y3_N30   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y24_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq        ; LCCOMB_X27_Y23_N6  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X25_Y13_N28 ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X28_Y15_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X25_Y15_N2  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X29_Y17_N30 ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X30_Y17_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X30_Y17_N26 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X6_Y8_N20   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X3_Y5_N4    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X3_Y5_N26   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X25_Y18_N28 ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X27_Y17_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq        ; LCCOMB_X27_Y18_N2  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X10_Y6_N2   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X4_Y6_N4    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|valid_rreq                                ; LCCOMB_X4_Y6_N2    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|comb~1                                                                                                                                     ; LCCOMB_X22_Y16_N20 ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|_~0               ; LCCOMB_X23_Y17_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|valid_rreq        ; LCCOMB_X23_Y16_N0  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                               ; PIN_H5             ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[0]                                                                                                         ; PLL_1              ; 4302    ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n                                                                                                                                                                                             ; PIN_H4             ; 1991    ; Async. clear                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; rst_n                                                                                                                                                                                             ; PIN_H4             ; 2111    ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|frame_lost_error                                                                                                                                                 ; FF_X17_Y22_N1      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_01[1]~2                                                                                                                                             ; LCCOMB_X19_Y12_N28 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_02[1]~2                                                                                                                                             ; LCCOMB_X19_Y12_N30 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_03[1]~2                                                                                                                                             ; LCCOMB_X19_Y12_N22 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_04[1]~2                                                                                                                                             ; LCCOMB_X19_Y17_N28 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_05[1]~2                                                                                                                                             ; LCCOMB_X19_Y17_N30 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_06[1]~2                                                                                                                                             ; LCCOMB_X18_Y12_N0  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_07[1]~2                                                                                                                                             ; LCCOMB_X18_Y12_N18 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_08[15]~2                                                                                                                                            ; LCCOMB_X20_Y16_N14 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_09[1]~2                                                                                                                                             ; LCCOMB_X16_Y13_N16 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_10[1]~2                                                                                                                                             ; LCCOMB_X19_Y16_N4  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_11[1]~2                                                                                                                                             ; LCCOMB_X16_Y16_N6  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_12[1]~2                                                                                                                                             ; LCCOMB_X20_Y19_N0  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_13[1]~2                                                                                                                                             ; LCCOMB_X20_Y20_N30 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_14[1]~2                                                                                                                                             ; LCCOMB_X20_Y15_N18 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_15[1]~2                                                                                                                                             ; LCCOMB_X20_Y15_N12 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_16[1]~2                                                                                                                                             ; LCCOMB_X17_Y17_N30 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_17[1]~2                                                                                                                                             ; LCCOMB_X17_Y16_N14 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_18[15]~2                                                                                                                                            ; LCCOMB_X20_Y15_N16 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_19[1]~2                                                                                                                                             ; LCCOMB_X20_Y16_N8  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_20[1]~2                                                                                                                                             ; LCCOMB_X23_Y15_N28 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_main[1]~2                                                                                                                                           ; LCCOMB_X19_Y12_N4  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig01[7]~2                                                                                                                                            ; LCCOMB_X18_Y20_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig02[7]~2                                                                                                                                            ; LCCOMB_X20_Y14_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig03[7]~3                                                                                                                                            ; LCCOMB_X18_Y20_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig04[7]~2                                                                                                                                            ; LCCOMB_X22_Y13_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig05[7]~2                                                                                                                                            ; LCCOMB_X22_Y13_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig06[7]~2                                                                                                                                            ; LCCOMB_X22_Y13_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig07[7]~3                                                                                                                                            ; LCCOMB_X22_Y13_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig08[7]~2                                                                                                                                            ; LCCOMB_X20_Y13_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig09[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig10[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig11[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N20 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig12[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig13[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig14[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig15[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig16[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig17[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig18[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig19[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig20[7]~0                                                                                                                                            ; LCCOMB_X20_Y13_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|spi_clk_error_edge                                                                                                                                               ; LCCOMB_X18_Y14_N22 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|state.IDLE                                                                                                                                                       ; FF_X20_Y16_N17     ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|state.READ                                                                                                                                                       ; FF_X20_Y16_N21     ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; spi_slave_reg:spi_slave_reg_inst|tx_data[13]~24                                                                                                                                                   ; LCCOMB_X19_Y17_N4  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_transceiver:spi_slave_inst|clk_error_cnt[0]~14                                                                                                                                          ; LCCOMB_X22_Y14_N20 ; 32      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; spi_slave_transceiver:spi_slave_inst|rx_data[14]~1                                                                                                                                                ; LCCOMB_X22_Y14_N28 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; spi_slave_transceiver:spi_slave_inst|tx_shift_reg[4]~1                                                                                                                                            ; LCCOMB_X16_Y14_N14 ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X29_Y5_N28  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X30_Y4_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_sample_timer[1]~17                                                                                                                               ; LCCOMB_X29_Y5_N6   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X29_Y3_N16  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X29_Y3_N0   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X9_Y4_N6    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_bit_counter[0]~3                                                                                                                                 ; LCCOMB_X15_Y1_N10  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_data[1]~1                                                                                                                                        ; LCCOMB_X15_Y1_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_sample_timer[6]~17                                                                                                                               ; LCCOMB_X15_Y1_N4   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X14_Y1_N18  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X14_Y1_N26  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[1]~11                                                                                                                                   ; LCCOMB_X4_Y5_N16   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X22_Y10_N12 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X17_Y6_N0   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_sample_timer[12]~17                                                                                                                              ; LCCOMB_X17_Y6_N18  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X17_Y6_N16  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X17_Y6_N24  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[1]~11                                                                                                                                   ; LCCOMB_X24_Y10_N20 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X1_Y7_N30   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_data[1]~1                                                                                                                                        ; LCCOMB_X1_Y7_N24   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_sample_timer[6]~17                                                                                                                               ; LCCOMB_X1_Y7_N14   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X2_Y7_N30   ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X2_Y7_N26   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[4]~11                                                                                                                                   ; LCCOMB_X27_Y20_N4  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X30_Y15_N12 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X30_Y15_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_sample_timer[0]~17                                                                                                                               ; LCCOMB_X30_Y15_N20 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X29_Y15_N18 ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X29_Y15_N12 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X19_Y24_N22 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[0]~3                                                                                                                                 ; LCCOMB_X13_Y8_N18  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_data[2]~1                                                                                                                                        ; LCCOMB_X13_Y8_N2   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[1]~17                                                                                                                               ; LCCOMB_X13_Y8_N4   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X12_Y7_N24  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X12_Y7_N8   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[4]~11                                                                                                                                   ; LCCOMB_X2_Y3_N8    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X28_Y8_N20  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X28_Y8_N16  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_sample_timer[10]~17                                                                                                                              ; LCCOMB_X28_Y8_N28  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X27_Y8_N18  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X27_Y8_N14  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[4]~11                                                                                                                                   ; LCCOMB_X18_Y19_N2  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[0]~3                                                                                                                                 ; LCCOMB_X13_Y7_N4   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X28_Y7_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[11]~19                                                                                                                              ; LCCOMB_X24_Y7_N16  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer~18                                                                                                                                  ; LCCOMB_X13_Y7_N0   ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X13_Y7_N2   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[1]~11                                                                                                                                   ; LCCOMB_X6_Y7_N20   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_bit_counter[0]~3                                                                                                                                 ; LCCOMB_X12_Y8_N4   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_data[1]~1                                                                                                                                        ; LCCOMB_X12_Y8_N0   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_sample_timer[1]~19                                                                                                                               ; LCCOMB_X12_Y8_N8   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_sample_timer~18                                                                                                                                  ; LCCOMB_X12_Y8_N6   ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X11_Y8_N4   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[4]~11                                                                                                                                   ; LCCOMB_X30_Y11_N20 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X14_Y2_N28  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_data[5]~1                                                                                                                                        ; LCCOMB_X10_Y2_N18  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_data_reg[7]~0                                                                                                                                    ; LCCOMB_X12_Y2_N4   ; 294     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_sample_timer[8]~17                                                                                                                               ; LCCOMB_X12_Y2_N30  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X13_Y2_N30  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X10_Y2_N4   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[3]~11                                                                                                                                   ; LCCOMB_X24_Y3_N22  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X23_Y24_N28 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_data[5]~1                                                                                                                                        ; LCCOMB_X23_Y22_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_sample_timer[12]~17                                                                                                                              ; LCCOMB_X23_Y24_N4  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X23_Y22_N26 ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X23_Y22_N14 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[2]~11                                                                                                                                   ; LCCOMB_X28_Y14_N18 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X25_Y10_N4  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_data[6]~1                                                                                                                                        ; LCCOMB_X25_Y10_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[11]~17                                                                                                                              ; LCCOMB_X25_Y10_N12 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X27_Y10_N18 ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X27_Y10_N4  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[1]~11                                                                                                                                   ; LCCOMB_X28_Y23_N18 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X11_Y24_N0  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_data[5]~1                                                                                                                                        ; LCCOMB_X11_Y24_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_sample_timer[0]~17                                                                                                                               ; LCCOMB_X11_Y24_N10 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X12_Y24_N10 ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X12_Y24_N28 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[2]~11                                                                                                                                   ; LCCOMB_X11_Y22_N12 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X30_Y9_N4   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_data[2]~1                                                                                                                                        ; LCCOMB_X30_Y8_N16  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_sample_timer[3]~17                                                                                                                               ; LCCOMB_X30_Y9_N30  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X30_Y9_N20  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X30_Y8_N8   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X29_Y23_N22 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X12_Y9_N18  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_data[0]~1                                                                                                                                        ; LCCOMB_X12_Y9_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_sample_timer[11]~17                                                                                                                              ; LCCOMB_X12_Y9_N4   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X13_Y9_N26  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X13_Y9_N20  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X25_Y15_N22 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X30_Y13_N12 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X29_Y13_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_sample_timer[3]~17                                                                                                                               ; LCCOMB_X29_Y13_N10 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X29_Y13_N16 ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X29_Y13_N26 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X28_Y20_N20 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_bit_counter[0]~3                                                                                                                                 ; LCCOMB_X13_Y22_N10 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_data[1]~1                                                                                                                                        ; LCCOMB_X11_Y22_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_sample_timer[8]~17                                                                                                                               ; LCCOMB_X13_Y22_N20 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X11_Y21_N18 ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X11_Y21_N10 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X7_Y8_N20   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_bit_counter[0]~3                                                                                                                                 ; LCCOMB_X3_Y4_N26   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X6_Y4_N22   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_sample_timer[1]~19                                                                                                                               ; LCCOMB_X7_Y8_N26   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_sample_timer~18                                                                                                                                  ; LCCOMB_X6_Y4_N20   ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X3_Y4_N4    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[0]~11                                                                                                                                   ; LCCOMB_X22_Y20_N20 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_bit_counter[1]~3                                                                                                                                 ; LCCOMB_X14_Y4_N28  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_data[4]~1                                                                                                                                        ; LCCOMB_X14_Y4_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_sample_timer[4]~19                                                                                                                               ; LCCOMB_X13_Y4_N18  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_sample_timer~18                                                                                                                                  ; LCCOMB_X14_Y4_N20  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X13_Y4_N20  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[0]~11                                                                                                                                   ; LCCOMB_X4_Y7_N20   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[2]~3                                                                                                                                 ; LCCOMB_X17_Y9_N26  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_data[7]~1                                                                                                                                        ; LCCOMB_X13_Y8_N8   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_sample_timer[6]~17                                                                                                                               ; LCCOMB_X17_Y9_N28  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_sample_timer~16                                                                                                                                  ; LCCOMB_X18_Y8_N16  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_state~18                                                                                                                                         ; LCCOMB_X18_Y8_N28  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[6]~11                                                                                                                                   ; LCCOMB_X24_Y13_N8  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_rx_bit_counter[1]~3                                                                                                                                   ; LCCOMB_X16_Y11_N20 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_rx_data[7]~1                                                                                                                                          ; LCCOMB_X16_Y11_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_rx_data_ready                                                                                                                                         ; LCCOMB_X16_Y8_N16  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_rx_sample_timer[12]~17                                                                                                                                ; LCCOMB_X16_Y11_N14 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_rx_sample_timer~16                                                                                                                                    ; LCCOMB_X16_Y11_N4  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_rx_state~18                                                                                                                                           ; LCCOMB_X15_Y11_N16 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[2]~3                                                                                                                                      ; LCCOMB_X11_Y10_N22 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 4302    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1    ; 85      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n                                                                                     ; PIN_H4   ; 1991    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------+-------------------+
; Name        ; Fan-Out           ;
+-------------+-------------------+
; rst_n~input ; 2110              ;
+-------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y4_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y3_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y6_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y2_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y7_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y2_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y9_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y7_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y2_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y6_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y1_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y9_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y8_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y1_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y5_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y1_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y5_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y4_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y4_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y5_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y24_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y3_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y7_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y3_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y9_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y23_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y8_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y6_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,233 / 27,275 ( 30 % ) ;
; C16 interconnects     ; 53 / 1,240 ( 4 % )      ;
; C4 interconnects      ; 4,101 / 20,832 ( 20 % ) ;
; Direct links          ; 1,633 / 27,275 ( 6 % )  ;
; Global clocks         ; 3 / 10 ( 30 % )         ;
; Local interconnects   ; 4,269 / 8,064 ( 53 % )  ;
; R24 interconnects     ; 75 / 1,320 ( 6 % )      ;
; R4 interconnects      ; 5,702 / 28,560 ( 20 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.89) ; Number of LABs  (Total = 495) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 2                             ;
; 2                                           ; 10                            ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 1                             ;
; 6                                           ; 3                             ;
; 7                                           ; 2                             ;
; 8                                           ; 19                            ;
; 9                                           ; 16                            ;
; 10                                          ; 19                            ;
; 11                                          ; 23                            ;
; 12                                          ; 23                            ;
; 13                                          ; 27                            ;
; 14                                          ; 32                            ;
; 15                                          ; 61                            ;
; 16                                          ; 255                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.28) ; Number of LABs  (Total = 495) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 233                           ;
; 1 Clock                            ; 473                           ;
; 1 Clock enable                     ; 149                           ;
; 1 Sync. clear                      ; 141                           ;
; 1 Sync. load                       ; 69                            ;
; 2 Clock enables                    ; 66                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.06) ; Number of LABs  (Total = 495) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 1                             ;
; 3                                            ; 2                             ;
; 4                                            ; 8                             ;
; 5                                            ; 2                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 6                             ;
; 12                                           ; 6                             ;
; 13                                           ; 11                            ;
; 14                                           ; 9                             ;
; 15                                           ; 8                             ;
; 16                                           ; 25                            ;
; 17                                           ; 13                            ;
; 18                                           ; 25                            ;
; 19                                           ; 38                            ;
; 20                                           ; 20                            ;
; 21                                           ; 25                            ;
; 22                                           ; 25                            ;
; 23                                           ; 44                            ;
; 24                                           ; 28                            ;
; 25                                           ; 21                            ;
; 26                                           ; 30                            ;
; 27                                           ; 20                            ;
; 28                                           ; 34                            ;
; 29                                           ; 47                            ;
; 30                                           ; 6                             ;
; 31                                           ; 1                             ;
; 32                                           ; 29                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.84) ; Number of LABs  (Total = 495) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 12                            ;
; 2                                               ; 21                            ;
; 3                                               ; 39                            ;
; 4                                               ; 32                            ;
; 5                                               ; 17                            ;
; 6                                               ; 22                            ;
; 7                                               ; 35                            ;
; 8                                               ; 69                            ;
; 9                                               ; 32                            ;
; 10                                              ; 52                            ;
; 11                                              ; 29                            ;
; 12                                              ; 27                            ;
; 13                                              ; 39                            ;
; 14                                              ; 21                            ;
; 15                                              ; 18                            ;
; 16                                              ; 17                            ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 3                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 4                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.30) ; Number of LABs  (Total = 495) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 19                            ;
; 4                                            ; 37                            ;
; 5                                            ; 20                            ;
; 6                                            ; 18                            ;
; 7                                            ; 44                            ;
; 8                                            ; 10                            ;
; 9                                            ; 32                            ;
; 10                                           ; 22                            ;
; 11                                           ; 19                            ;
; 12                                           ; 21                            ;
; 13                                           ; 22                            ;
; 14                                           ; 11                            ;
; 15                                           ; 12                            ;
; 16                                           ; 8                             ;
; 17                                           ; 10                            ;
; 18                                           ; 18                            ;
; 19                                           ; 14                            ;
; 20                                           ; 22                            ;
; 21                                           ; 24                            ;
; 22                                           ; 44                            ;
; 23                                           ; 10                            ;
; 24                                           ; 8                             ;
; 25                                           ; 6                             ;
; 26                                           ; 6                             ;
; 27                                           ; 3                             ;
; 28                                           ; 8                             ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 4                             ;
; 33                                           ; 3                             ;
; 34                                           ; 3                             ;
; 35                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 48        ; 0            ; 0            ; 48        ; 48        ; 0            ; 22           ; 0            ; 0            ; 26           ; 0            ; 22           ; 26           ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 48        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 48           ; 48           ; 48           ; 48           ; 48           ; 0         ; 48           ; 48           ; 0         ; 0         ; 48           ; 26           ; 48           ; 48           ; 22           ; 48           ; 26           ; 22           ; 48           ; 48           ; 48           ; 26           ; 48           ; 48           ; 48           ; 48           ; 48           ; 0         ; 48           ; 48           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; spi_miso           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx_from_fpga  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_cs_n           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx_to_fpga    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                       ;
+----------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                 ; Delay Added in ns ;
+----------------------------------------------------------+------------------------------------------------------+-------------------+
; pll_8MIn|altpll_component|auto_generated|pll1|clk[0]     ; pll_8MIn|altpll_component|auto_generated|pll1|clk[0] ; 148.2             ;
; pll_8MIn|altpll_component|auto_generated|pll1|clk[0],I/O ; pll_8MIn|altpll_component|auto_generated|pll1|clk[0] ; 35.7              ;
+----------------------------------------------------------+------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                        ;
+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+
; Source Register                                                   ; Destination Register                                         ; Delay Added in ns ;
+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[0]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[1]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[2]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[3]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[4]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[5]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[6]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[7]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[8]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[9]         ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[10]        ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[11]        ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[12]        ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[10] ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[9]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[8]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[7]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[6]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[5]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[4]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[3]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[2]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[1]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[0]  ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[2]   ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[0]   ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[1]   ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[11] ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_state.DATA       ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[12] ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; clk                                                               ; uart_transceiver:uart_transceiver_08inst|uart_rx_state.START ; 0.827             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[1]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[0]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[3]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[2]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[5]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[4]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[7]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[6]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[9]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[8]         ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[11]        ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[10]        ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[10] ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[9]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[8]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[7]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[6]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[5]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[4]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[3]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[2]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[1]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[0]  ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[2]   ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[0]   ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[1]   ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[11] ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_state.DATA       ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[12] ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_12inst|UART_BAUDRATE[12]        ; uart_transceiver:uart_transceiver_12inst|uart_rx_state.STOP  ; 0.817             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[1]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[0]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[3]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[2]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[5]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[4]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[7]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[6]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[9]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[8]         ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[11]        ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[10]        ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[10] ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[9]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[8]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[7]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[6]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[5]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[4]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[3]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[2]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[1]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[0]  ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[2]   ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[0]   ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[1]   ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[11] ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_state.DATA       ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[12] ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_06inst|UART_BAUDRATE[12]        ; uart_transceiver:uart_transceiver_06inst|uart_rx_state.START ; 0.808             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[0]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[1]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[2]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[3]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[4]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[5]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[6]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[7]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
; uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[8]         ; uart_transceiver:uart_transceiver_18inst|uart_rx_state.START ; 0.800             ;
+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M08SCU169I7G for design "prj"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|pll1" as MAX 10 PLL type File: E:/work/king/prj/db/pll_8min_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 25, clock division of 4, and phase shift of 0 degrees (0 ps) for pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[0] port File: E:/work/king/prj/db/pll_8min_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 25, clock division of 8, and phase shift of 0 degrees (0 ps) for pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[1] port File: E:/work/king/prj/db/pll_8min_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Critical Warning (16562): Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SCU169A7G is compatible
    Info (176445): Device 10M04SCU169A7G is compatible
    Info (176445): Device 10M04SCU169I7G is compatible
    Info (176445): Device 10M02SCU169A7G is compatible
    Info (176445): Device 10M02SCU169I7G is compatible
    Info (176445): Device 10M16SCU169A7G is compatible
    Info (176445): Device 10M16SCU169I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location F5
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location F6
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: E:/work/king/prj/db/pll_8min_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: E:/work/king/prj/db/pll_8min_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node rst_n~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) File: E:/work/king/prj/src/Uart1To20Top.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[1] File: E:/work/king/prj/src/uart_transceiver.v Line: 218
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[2] File: E:/work/king/prj/src/uart_transceiver.v Line: 218
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[12] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[11] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[10] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[9] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[8] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[7] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[6] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176357): Destination node uart_transceiver:uart_transceiver_20inst|uart_tx_sample_timer[5] File: E:/work/king/prj/src/uart_transceiver.v Line: 112
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 24 input, 22 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:15
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 18% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 6.05 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:15
Warning (14579): Pin spi_miso uses I/O standard 2.5 V located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx_from_fpga uses I/O standard 2.5 V located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[8] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[11] uses I/O standard 2.5 V located at B10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[12] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[13] uses I/O standard 2.5 V located at C10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[14] uses I/O standard 2.5 V located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[16] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[17] uses I/O standard 2.5 V located at H2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx[18] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin spi_mosi uses I/O standard 2.5 V located at D1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx_to_fpga uses I/O standard 2.5 V located at G4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[6] uses I/O standard 2.5 V located at F1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[3] uses I/O standard 2.5 V located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[10] uses I/O standard 2.5 V located at C9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[12] uses I/O standard 2.5 V located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[14] uses I/O standard 2.5 V located at E6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[16] uses I/O standard 2.5 V located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[17] uses I/O standard 2.5 V located at H3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx[18] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Info (144001): Generated suppressed messages file E:/work/king/prj/output_files/prj.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1480 megabytes
    Info: Processing ended: Sun Oct 30 20:36:32 2016
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:02:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/work/king/prj/output_files/prj.fit.smsg.


