Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  9 16:44:35 2024
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_utilization -file exdes_wrapper_utilization_placed.rpt -pb exdes_wrapper_utilization_placed.pb
| Design       : exdes_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 28609 |     0 |          0 |    230400 | 12.42 |
|   LUT as Logic             | 24836 |     0 |          0 |    230400 | 10.78 |
|   LUT as Memory            |  3773 |     0 |          0 |    101760 |  3.71 |
|     LUT as Distributed RAM |  1826 |     0 |            |           |       |
|     LUT as Shift Register  |  1947 |     0 |            |           |       |
| CLB Registers              | 45379 |     0 |          0 |    460800 |  9.85 |
|   Register as Flip Flop    | 45379 |     0 |          0 |    460800 |  9.85 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   463 |     0 |          0 |     28800 |  1.61 |
| F7 Muxes                   |   544 |     0 |          0 |    115200 |  0.47 |
| F8 Muxes                   |    24 |     0 |          0 |     57600 |  0.04 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 497   |          Yes |           - |          Set |
| 2709  |          Yes |           - |        Reset |
| 1106  |          Yes |         Set |            - |
| 41067 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  7944 |     0 |          0 |     28800 | 27.58 |
|   CLBL                                     |  4137 |     0 |            |           |       |
|   CLBM                                     |  3807 |     0 |            |           |       |
| LUT as Logic                               | 24836 |     0 |          0 |    230400 | 10.78 |
|   using O5 output only                     |   958 |       |            |           |       |
|   using O6 output only                     | 17503 |       |            |           |       |
|   using O5 and O6                          |  6375 |       |            |           |       |
| LUT as Memory                              |  3773 |     0 |          0 |    101760 |  3.71 |
|   LUT as Distributed RAM                   |  1826 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   570 |       |            |           |       |
|     using O5 and O6                        |  1256 |       |            |           |       |
|   LUT as Shift Register                    |  1947 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   902 |       |            |           |       |
|     using O5 and O6                        |  1045 |       |            |           |       |
| CLB Registers                              | 45379 |     0 |          0 |    460800 |  9.85 |
|   Register driven from within the CLB      | 20720 |       |            |           |       |
|   Register driven from outside the CLB     | 24659 |       |            |           |       |
|     LUT in front of the register is unused | 18797 |       |            |           |       |
|     LUT in front of the register is used   |  5862 |       |            |           |       |
| Unique Control Sets                        |  2174 |       |          0 |     57600 |  3.77 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 24.5 |     0 |          0 |       312 |  7.85 |
|   RAMB36/FIFO*    |   22 |     0 |          0 |       312 |  7.05 |
|     FIFO36E2 only |    3 |       |            |           |       |
|     RAMB36E2 only |   19 |       |            |           |       |
|   RAMB18          |    5 |     0 |          0 |       624 |  0.80 |
|     RAMB18E2 only |    5 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   13 |    13 |          0 |       360 |  3.61 |
| HPIOB_M          |    2 |     2 |          0 |       144 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    2 |     2 |          0 |       144 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    4 |     4 |          0 |        24 | 16.67 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HDIOB_S          |    5 |     5 |          0 |        24 | 20.83 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    1 |     1 |          0 |       192 |  0.52 |
|   OBUFTDS        |    1 |     1 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |          0 |      2496 |  0.04 |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   18 |     0 |          0 |       544 |  3.31 |
|   BUFGCE             |    8 |     0 |          0 |       208 |  3.85 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    8 |     0 |          0 |       144 |  5.56 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    3 |     0 |          0 |         8 | 37.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    3 |     3 |          0 |        20 |  15.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         5 |  20.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 41067 |            Register |
| LUT6          | 10897 |                 CLB |
| LUT3          |  5930 |                 CLB |
| LUT4          |  4838 |                 CLB |
| LUT5          |  4641 |                 CLB |
| LUT2          |  4012 |                 CLB |
| FDCE          |  2709 |            Register |
| RAMD32        |  2184 |                 CLB |
| SRL16E        |  1984 |                 CLB |
| FDSE          |  1106 |            Register |
| SRLC32E       |  1002 |                 CLB |
| LUT1          |   893 |                 CLB |
| RAMD64E       |   568 |                 CLB |
| MUXF7         |   544 |                 CLB |
| FDPE          |   497 |            Register |
| CARRY8        |   463 |                 CLB |
| RAMS32        |   330 |                 CLB |
| MUXF8         |    24 |                 CLB |
| RAMB36E2      |    19 |            BLOCKRAM |
| IBUFCTRL      |     8 |              Others |
| BUFG_GT       |     8 |               Clock |
| BUFGCE        |     8 |               Clock |
| INBUF         |     7 |                 I/O |
| BUFG_GT_SYNC  |     7 |               Clock |
| SRLC16E       |     6 |                 CLB |
| RAMB18E2      |     5 |            BLOCKRAM |
| OBUFT         |     4 |                 I/O |
| MMCME4_ADV    |     3 |               Clock |
| GTHE4_CHANNEL |     3 |            Advanced |
| FIFO36E2      |     3 |            BLOCKRAM |
| OBUF          |     2 |                 I/O |
| BUFG_PS       |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OSERDESE3     |     1 |                 I/O |
| OBUFTDS       |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| exdes_zynq_us_0                 |    1 |
| exdes_xbar_1                    |    1 |
| exdes_xbar_0                    |    1 |
| exdes_video_frame_crc_0         |    1 |
| exdes_vid_phy_controller_0      |    1 |
| exdes_v_tpg_0                   |    1 |
| exdes_v_hdmi_tx_ss_0            |    1 |
| exdes_tx_video_axis_reg_slice_0 |    1 |
| exdes_system_ila_1_1            |    1 |
| exdes_system_ila_1_0            |    1 |
| exdes_system_ila_0_1            |    1 |
| exdes_smartconnect_0_0          |    1 |
| exdes_rst_processor_1_300M_0    |    1 |
| exdes_rst_processor_1_100M_0    |    1 |
| exdes_proc_sys_reset_0_0        |    1 |
| exdes_hdmi_acr_ctrl_0           |    1 |
| exdes_fmch_axi_iic_0            |    1 |
| exdes_clk_wiz_0_0               |    1 |
| exdes_clk_wiz_0                 |    1 |
| exdes_axis_gen_0_0              |    1 |
| exdes_axis_data_fifo_0_0        |    1 |
| exdes_axi_vdma_0_0              |    1 |
| exdes_axi_gpio_0                |    1 |
| exdes_auto_pc_7                 |    1 |
| exdes_auto_pc_6                 |    1 |
| exdes_auto_pc_5                 |    1 |
| exdes_auto_pc_4                 |    1 |
| exdes_auto_pc_3                 |    1 |
| exdes_auto_pc_2                 |    1 |
| exdes_auto_pc_1                 |    1 |
| exdes_auto_pc_0                 |    1 |
| exdes_auto_cc_1                 |    1 |
| exdes_auto_cc_0                 |    1 |
| exdes_aud_pat_gen_0             |    1 |
| dbg_hub                         |    1 |
| bd_3ea7_v_tc_0                  |    1 |
| bd_3ea7_v_hdmi_tx_0             |    1 |
| bd_3ea7_v_axi4s_vid_out_0       |    1 |
| bd_3ea7_util_vector_logic_0_0   |    1 |
| bd_3ea7_axi_crossbar_0          |    1 |
+---------------------------------+------+


