$date
	Sat Sep 12 15:11:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dflipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
x#
0"
x!
$end
#5
0!
1"
#10
0"
1#
0$
#15
1!
1"
#20
0"
0#
#25
0!
1"
#30
0"
1#
#35
1!
1"
#40
0"
