Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Oct 12 13:45:59 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                          Violations  
--------  --------  -----------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert         1           
SYNTH-10  Warning   Wide multiplier                      3           
SYNTH-15  Warning   Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.194        0.000                      0                18594        0.063        0.000                      0                18594        2.000        0.000                       0                  7643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.500          80.000          
  clk_50_unbuf  {0.000 12.500}     25.000          40.000          
  clk_fb_unbuf  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf        0.194        0.000                      0                18594        0.063        0.000                      0                18594       12.000        0.000                       0                  7639  
  clk_fb_unbuf                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        24.499ns  (logic 5.484ns (22.385%)  route 19.015ns (77.615%))
  Logic Levels:           24  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.697    -2.350    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X74Y74         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518    -1.832 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/Q
                         net (fo=24, routed)          2.493     0.661    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][30]
    SLICE_X74Y79         LUT4 (Prop_lut4_I1_O)        0.146     0.807 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3/O
                         net (fo=3, routed)           0.851     1.658    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I4_O)        0.328     1.986 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2/O
                         net (fo=5, routed)           0.610     2.596    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2_n_0
    SLICE_X73Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.720 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3/O
                         net (fo=3, routed)           0.958     3.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3_n_0
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.802 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_2/O
                         net (fo=6, routed)           0.858     4.660    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/csr_en_raw_id
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_20/O
                         net (fo=2, routed)           0.314     5.098    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_2
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.222 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.432     5.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.910     6.688    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.812 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=127, routed)         1.282     8.094    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.116     8.210 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5/O
                         net (fo=1, routed)           0.924     9.134    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.328     9.462 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3/O
                         net (fo=1, routed)           0.000     9.462    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3_n_0
    SLICE_X58Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     9.671 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           0.866    10.537    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.297    10.834 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.660    12.494    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.150    12.644 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_420/O
                         net (fo=3, routed)           0.630    13.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I1_O)        0.332    13.606 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430/O
                         net (fo=1, routed)           0.549    14.155    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.279 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220/O
                         net (fo=1, routed)           0.000    14.279    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_25_1[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.815 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_81/CO[2]
                         net (fo=1, routed)           0.880    15.695    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I3_O)        0.313    16.008 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_25/O
                         net (fo=2, routed)           0.438    16.445    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.124    16.569 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_69/O
                         net (fo=1, routed)           0.000    16.569    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    16.778 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21/O
                         net (fo=1, routed)           0.455    17.234    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.297    17.531 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.730    18.261    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.385 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           1.351    19.736    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.860 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.787    20.647    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.117    20.764 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.706    21.470    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_577
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.348    21.818 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.332    22.149    u_ucup_top/u_soc/u_core/inst_tcm/if_mem_instr_req[1]_0
    SLICE_X50Y69         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.500    22.962    u_ucup_top/u_soc/u_core/inst_tcm/clk_sys
    SLICE_X50Y69         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/C
                         clock pessimism             -0.502    22.460    
                         clock uncertainty           -0.086    22.375    
    SLICE_X50Y69         FDCE (Setup_fdce_C_D)       -0.031    22.344    u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/core_instr_rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        24.445ns  (logic 5.484ns (22.434%)  route 18.961ns (77.566%))
  Logic Levels:           24  (CARRY4=1 LUT3=1 LUT4=3 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.697    -2.350    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X74Y74         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518    -1.832 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/Q
                         net (fo=24, routed)          2.493     0.661    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][30]
    SLICE_X74Y79         LUT4 (Prop_lut4_I1_O)        0.146     0.807 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3/O
                         net (fo=3, routed)           0.851     1.658    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I4_O)        0.328     1.986 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2/O
                         net (fo=5, routed)           0.610     2.596    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2_n_0
    SLICE_X73Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.720 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3/O
                         net (fo=3, routed)           0.958     3.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3_n_0
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.802 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_2/O
                         net (fo=6, routed)           0.858     4.660    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/csr_en_raw_id
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_20/O
                         net (fo=2, routed)           0.314     5.098    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_2
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.222 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.432     5.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.910     6.688    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.812 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=127, routed)         1.282     8.094    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.116     8.210 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5/O
                         net (fo=1, routed)           0.924     9.134    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.328     9.462 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3/O
                         net (fo=1, routed)           0.000     9.462    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3_n_0
    SLICE_X58Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     9.671 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           0.866    10.537    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.297    10.834 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.660    12.494    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.150    12.644 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_420/O
                         net (fo=3, routed)           0.630    13.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I1_O)        0.332    13.606 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430/O
                         net (fo=1, routed)           0.549    14.155    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.279 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220/O
                         net (fo=1, routed)           0.000    14.279    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_25_1[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.815 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_81/CO[2]
                         net (fo=1, routed)           0.880    15.695    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I3_O)        0.313    16.008 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_25/O
                         net (fo=2, routed)           0.438    16.445    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.124    16.569 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_69/O
                         net (fo=1, routed)           0.000    16.569    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    16.778 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21/O
                         net (fo=1, routed)           0.455    17.234    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.297    17.531 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.730    18.261    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.385 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           1.351    19.736    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.860 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.787    20.647    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.117    20.764 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.592    21.356    u_ucup_top/u_soc/core_instr_req[0]_577
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.348    21.704 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.392    22.095    u_ucup_top/u_soc/FSM_sequential_state_q_reg[0]
    SLICE_X50Y69         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.500    22.962    u_ucup_top/u_soc/clk_sys
    SLICE_X50Y69         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/C
                         clock pessimism             -0.502    22.460    
                         clock uncertainty           -0.086    22.375    
    SLICE_X50Y69         FDCE (Setup_fdce_C_D)       -0.028    22.347    u_ucup_top/u_soc/core_instr_rvalid_reg
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                         -22.095    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_7/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        24.405ns  (logic 5.484ns (22.471%)  route 18.921ns (77.529%))
  Logic Levels:           24  (CARRY4=1 LUT3=1 LUT4=3 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.697    -2.350    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X74Y74         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518    -1.832 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/Q
                         net (fo=24, routed)          2.493     0.661    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][30]
    SLICE_X74Y79         LUT4 (Prop_lut4_I1_O)        0.146     0.807 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3/O
                         net (fo=3, routed)           0.851     1.658    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I4_O)        0.328     1.986 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2/O
                         net (fo=5, routed)           0.610     2.596    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2_n_0
    SLICE_X73Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.720 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3/O
                         net (fo=3, routed)           0.958     3.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3_n_0
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.802 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_2/O
                         net (fo=6, routed)           0.858     4.660    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/csr_en_raw_id
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_20/O
                         net (fo=2, routed)           0.314     5.098    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_2
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.222 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.432     5.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.910     6.688    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.812 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=127, routed)         1.282     8.094    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.116     8.210 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5/O
                         net (fo=1, routed)           0.924     9.134    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.328     9.462 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3/O
                         net (fo=1, routed)           0.000     9.462    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3_n_0
    SLICE_X58Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     9.671 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           0.866    10.537    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.297    10.834 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.660    12.494    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.150    12.644 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_420/O
                         net (fo=3, routed)           0.630    13.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I1_O)        0.332    13.606 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430/O
                         net (fo=1, routed)           0.549    14.155    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.279 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220/O
                         net (fo=1, routed)           0.000    14.279    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_25_1[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.815 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_81/CO[2]
                         net (fo=1, routed)           0.880    15.695    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I3_O)        0.313    16.008 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_25/O
                         net (fo=2, routed)           0.438    16.445    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.124    16.569 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_69/O
                         net (fo=1, routed)           0.000    16.569    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    16.778 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21/O
                         net (fo=1, routed)           0.455    17.234    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.297    17.531 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.730    18.261    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.385 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           1.351    19.736    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.860 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.787    20.647    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.117    20.764 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.592    21.356    u_ucup_top/u_soc/core_instr_req[0]_577
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.348    21.704 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.351    22.055    u_ucup_top_n_161
    SLICE_X51Y69         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.500    22.962    clk_sys
    SLICE_X51Y69         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_7/C
                         clock pessimism             -0.502    22.460    
                         clock uncertainty           -0.086    22.375    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)       -0.067    22.308    resp_q_reg[1][bus_resp][rdata][31]_i_7
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -22.055    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_4/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        24.167ns  (logic 5.484ns (22.692%)  route 18.683ns (77.308%))
  Logic Levels:           24  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.697    -2.350    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X74Y74         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518    -1.832 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/Q
                         net (fo=24, routed)          2.493     0.661    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][30]
    SLICE_X74Y79         LUT4 (Prop_lut4_I1_O)        0.146     0.807 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3/O
                         net (fo=3, routed)           0.851     1.658    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I4_O)        0.328     1.986 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2/O
                         net (fo=5, routed)           0.610     2.596    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2_n_0
    SLICE_X73Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.720 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3/O
                         net (fo=3, routed)           0.958     3.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3_n_0
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.802 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_2/O
                         net (fo=6, routed)           0.858     4.660    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/csr_en_raw_id
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_20/O
                         net (fo=2, routed)           0.314     5.098    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_2
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.222 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.432     5.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.910     6.688    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.812 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=127, routed)         1.282     8.094    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.116     8.210 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5/O
                         net (fo=1, routed)           0.924     9.134    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.328     9.462 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3/O
                         net (fo=1, routed)           0.000     9.462    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3_n_0
    SLICE_X58Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     9.671 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           0.866    10.537    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.297    10.834 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.660    12.494    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.150    12.644 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_420/O
                         net (fo=3, routed)           0.630    13.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I1_O)        0.332    13.606 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430/O
                         net (fo=1, routed)           0.549    14.155    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.279 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220/O
                         net (fo=1, routed)           0.000    14.279    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_25_1[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.815 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_81/CO[2]
                         net (fo=1, routed)           0.880    15.695    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I3_O)        0.313    16.008 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_25/O
                         net (fo=2, routed)           0.438    16.445    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.124    16.569 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_69/O
                         net (fo=1, routed)           0.000    16.569    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    16.778 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21/O
                         net (fo=1, routed)           0.455    17.234    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.297    17.531 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.730    18.261    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.385 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           1.351    19.736    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.860 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.787    20.647    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.117    20.764 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.706    21.470    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_577
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.348    21.818 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.000    21.818    u_soc/u_core/if_mem_instr_req[1]_0
    SLICE_X51Y69         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.500    22.962    clk_sys
    SLICE_X51Y69         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/C
                         clock pessimism             -0.502    22.460    
                         clock uncertainty           -0.086    22.375    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)        0.032    22.407    resp_q_reg[1][bus_resp][rdata][31]_i_4
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.109ns  (logic 5.143ns (22.255%)  route 17.966ns (77.745%))
  Logic Levels:           23  (CARRY4=1 LUT3=1 LUT4=3 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 22.956 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.697    -2.350    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X74Y74         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518    -1.832 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/Q
                         net (fo=24, routed)          2.493     0.661    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][30]
    SLICE_X74Y79         LUT4 (Prop_lut4_I1_O)        0.146     0.807 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3/O
                         net (fo=3, routed)           0.851     1.658    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I4_O)        0.328     1.986 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2/O
                         net (fo=5, routed)           0.610     2.596    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2_n_0
    SLICE_X73Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.720 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3/O
                         net (fo=3, routed)           0.958     3.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3_n_0
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.802 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_2/O
                         net (fo=6, routed)           0.858     4.660    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/csr_en_raw_id
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_20/O
                         net (fo=2, routed)           0.314     5.098    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_2
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.222 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.432     5.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.910     6.688    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.812 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=127, routed)         1.282     8.094    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.116     8.210 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5/O
                         net (fo=1, routed)           0.924     9.134    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.328     9.462 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3/O
                         net (fo=1, routed)           0.000     9.462    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3_n_0
    SLICE_X58Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     9.671 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           0.866    10.537    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.297    10.834 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.660    12.494    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.150    12.644 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_420/O
                         net (fo=3, routed)           0.630    13.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I1_O)        0.332    13.606 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430/O
                         net (fo=1, routed)           0.549    14.155    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.279 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220/O
                         net (fo=1, routed)           0.000    14.279    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_25_1[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.815 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_81/CO[2]
                         net (fo=1, routed)           0.880    15.695    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I3_O)        0.313    16.008 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_25/O
                         net (fo=2, routed)           0.438    16.445    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.124    16.569 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_69/O
                         net (fo=1, routed)           0.000    16.569    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    16.778 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21/O
                         net (fo=1, routed)           0.455    17.234    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.297    17.531 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.730    18.261    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.385 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           1.351    19.736    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.860 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.776    20.636    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/mpu_fault_flag
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124    20.760 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    20.760    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q[0]_i_1_n_0
    SLICE_X56Y69         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.494    22.956    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/clk_sys
    SLICE_X56Y69         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[0]/C
                         clock pessimism             -0.430    22.526    
                         clock uncertainty           -0.086    22.441    
    SLICE_X56Y69         FDCE (Setup_fdce_C_D)        0.077    22.518    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.518    
                         arrival time                         -20.760    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.101ns  (logic 5.135ns (22.228%)  route 17.966ns (77.772%))
  Logic Levels:           23  (CARRY4=1 LUT3=1 LUT4=3 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 22.956 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.697    -2.350    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X74Y74         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518    -1.832 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][30]/Q
                         net (fo=24, routed)          2.493     0.661    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][30]
    SLICE_X74Y79         LUT4 (Prop_lut4_I1_O)        0.146     0.807 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3/O
                         net (fo=3, routed)           0.851     1.658    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_wfe_insn]_i_3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I4_O)        0.328     1.986 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2/O
                         net (fo=5, routed)           0.610     2.596    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_op][1]_i_2_n_0
    SLICE_X73Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.720 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3/O
                         net (fo=3, routed)           0.958     3.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_3_n_0
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.802 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[csr_en]_i_2/O
                         net (fo=6, routed)           0.858     4.660    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/csr_en_raw_id
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_20/O
                         net (fo=2, routed)           0.314     5.098    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_2
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.222 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.432     5.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.910     6.688    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.812 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=127, routed)         1.282     8.094    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.116     8.210 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5/O
                         net (fo=1, routed)           0.924     9.134    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.328     9.462 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3/O
                         net (fo=1, routed)           0.000     9.462    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[27]_i_3_n_0
    SLICE_X58Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     9.671 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           0.866    10.537    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.297    10.834 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.660    12.494    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.150    12.644 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_420/O
                         net (fo=3, routed)           0.630    13.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I1_O)        0.332    13.606 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430/O
                         net (fo=1, routed)           0.549    14.155    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_430_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.279 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_220/O
                         net (fo=1, routed)           0.000    14.279    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_25_1[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.815 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_81/CO[2]
                         net (fo=1, routed)           0.880    15.695    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I3_O)        0.313    16.008 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_25/O
                         net (fo=2, routed)           0.438    16.445    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.124    16.569 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_69/O
                         net (fo=1, routed)           0.000    16.569    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    16.778 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21/O
                         net (fo=1, routed)           0.455    17.234    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[1]_i_21_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.297    17.531 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.730    18.261    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.385 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           1.351    19.736    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.860 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.776    20.636    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/mpu_fault_flag
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.116    20.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    20.752    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q[1]_i_1_n_0
    SLICE_X56Y69         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.494    22.956    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/clk_sys
    SLICE_X56Y69         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[1]/C
                         clock pessimism             -0.430    22.526    
                         clock uncertainty           -0.086    22.441    
    SLICE_X56Y69         FDCE (Setup_fdce_C_D)        0.118    22.559    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.559    
                         arrival time                         -20.752    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        21.992ns  (logic 6.423ns (29.206%)  route 15.569ns (70.794%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 22.974 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.710    -2.337    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X72Y85         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.456    -1.881 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=21, routed)          1.338    -0.543    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.419 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.419    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.113 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.447 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/O[1]
                         net (fo=17, routed)          1.115     1.563    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][11][1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.496 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.496    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.735 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/O[2]
                         net (fo=22, routed)          1.027     3.761    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[7]
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.327     4.088 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_85/O
                         net (fo=29, routed)          1.758     5.846    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[15]
    SLICE_X33Y91         LUT5 (Prop_lut5_I0_O)        0.354     6.200 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_877/O
                         net (fo=3, routed)           0.573     6.774    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]
    SLICE_X33Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.106 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_888/O
                         net (fo=1, routed)           0.285     7.391    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_297_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.515 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_557/O
                         net (fo=1, routed)           0.000     7.515    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138_0[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.065 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.065    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.293 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.921     9.213    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.342     9.555 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           0.652    10.208    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.327    10.535 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.798    11.333    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.457 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.050    12.507    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.631 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.862    13.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X50Y73         LUT4 (Prop_lut4_I1_O)        0.124    13.617 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.492    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.783    15.016    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.119    15.135 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.671    15.806    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.332    16.138 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.601    16.739    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.863 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=55, routed)          1.798    18.661    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X70Y48         LUT5 (Prop_lut5_I2_O)        0.150    18.811 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[52][7]_i_1__1/O
                         net (fo=8, routed)           0.844    19.655    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_125
    SLICE_X70Y53         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.512    22.974    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X70Y53         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][3]/C
                         clock pessimism             -0.430    22.544    
                         clock uncertainty           -0.086    22.459    
    SLICE_X70Y53         FDRE (Setup_fdre_C_R)       -0.748    21.711    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][3]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -19.655    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        21.944ns  (logic 6.423ns (29.270%)  route 15.521ns (70.730%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 22.974 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.710    -2.337    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X72Y85         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.456    -1.881 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=21, routed)          1.338    -0.543    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.419 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.419    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.113 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.447 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/O[1]
                         net (fo=17, routed)          1.115     1.563    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][11][1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.496 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.496    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.735 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/O[2]
                         net (fo=22, routed)          1.027     3.761    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[7]
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.327     4.088 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_85/O
                         net (fo=29, routed)          1.758     5.846    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[15]
    SLICE_X33Y91         LUT5 (Prop_lut5_I0_O)        0.354     6.200 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_877/O
                         net (fo=3, routed)           0.573     6.774    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]
    SLICE_X33Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.106 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_888/O
                         net (fo=1, routed)           0.285     7.391    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_297_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.515 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_557/O
                         net (fo=1, routed)           0.000     7.515    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138_0[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.065 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.065    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.293 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.921     9.213    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.342     9.555 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           0.652    10.208    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.327    10.535 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.798    11.333    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.457 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.050    12.507    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.631 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.862    13.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X50Y73         LUT4 (Prop_lut4_I1_O)        0.124    13.617 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.492    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.783    15.016    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.119    15.135 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.671    15.806    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.332    16.138 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.601    16.739    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.863 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=55, routed)          1.798    18.661    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X70Y48         LUT5 (Prop_lut5_I2_O)        0.150    18.811 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[52][7]_i_1__1/O
                         net (fo=8, routed)           0.796    19.607    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_125
    SLICE_X70Y54         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.512    22.974    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X70Y54         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][1]/C
                         clock pessimism             -0.430    22.544    
                         clock uncertainty           -0.086    22.459    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.748    21.711    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][1]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -19.607    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        21.944ns  (logic 6.423ns (29.270%)  route 15.521ns (70.730%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 22.974 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.710    -2.337    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X72Y85         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.456    -1.881 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=21, routed)          1.338    -0.543    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.419 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.419    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.113 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.447 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/O[1]
                         net (fo=17, routed)          1.115     1.563    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][11][1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.496 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.496    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.735 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/O[2]
                         net (fo=22, routed)          1.027     3.761    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[7]
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.327     4.088 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_85/O
                         net (fo=29, routed)          1.758     5.846    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[15]
    SLICE_X33Y91         LUT5 (Prop_lut5_I0_O)        0.354     6.200 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_877/O
                         net (fo=3, routed)           0.573     6.774    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]
    SLICE_X33Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.106 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_888/O
                         net (fo=1, routed)           0.285     7.391    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_297_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.515 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_557/O
                         net (fo=1, routed)           0.000     7.515    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138_0[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.065 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.065    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.293 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.921     9.213    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.342     9.555 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           0.652    10.208    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.327    10.535 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.798    11.333    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.457 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.050    12.507    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.631 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.862    13.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X50Y73         LUT4 (Prop_lut4_I1_O)        0.124    13.617 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.492    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.783    15.016    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.119    15.135 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.671    15.806    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.332    16.138 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.601    16.739    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.863 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=55, routed)          1.798    18.661    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X70Y48         LUT5 (Prop_lut5_I2_O)        0.150    18.811 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[52][7]_i_1__1/O
                         net (fo=8, routed)           0.796    19.607    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_125
    SLICE_X70Y54         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.512    22.974    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X70Y54         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][2]/C
                         clock pessimism             -0.430    22.544    
                         clock uncertainty           -0.086    22.459    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.748    21.711    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][2]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -19.607    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        21.944ns  (logic 6.423ns (29.270%)  route 15.521ns (70.730%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 22.974 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.710    -2.337    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X72Y85         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.456    -1.881 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=21, routed)          1.338    -0.543    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.419 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.419    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.113 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.447 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/O[1]
                         net (fo=17, routed)          1.115     1.563    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][11][1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.496 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.496    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.735 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/O[2]
                         net (fo=22, routed)          1.027     3.761    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[7]
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.327     4.088 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_85/O
                         net (fo=29, routed)          1.758     5.846    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[15]
    SLICE_X33Y91         LUT5 (Prop_lut5_I0_O)        0.354     6.200 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_877/O
                         net (fo=3, routed)           0.573     6.774    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]
    SLICE_X33Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.106 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_888/O
                         net (fo=1, routed)           0.285     7.391    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_297_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.515 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_557/O
                         net (fo=1, routed)           0.000     7.515    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138_0[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.065 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.065    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_297_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.293 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.921     9.213    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.342     9.555 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           0.652    10.208    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.327    10.535 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.798    11.333    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.457 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.050    12.507    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.631 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.862    13.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X50Y73         LUT4 (Prop_lut4_I1_O)        0.124    13.617 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.492    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.783    15.016    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.119    15.135 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.671    15.806    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.332    16.138 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.601    16.739    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.863 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=55, routed)          1.798    18.661    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X70Y48         LUT5 (Prop_lut5_I2_O)        0.150    18.811 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[52][7]_i_1__1/O
                         net (fo=8, routed)           0.796    19.607    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_125
    SLICE_X70Y54         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.512    22.974    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X70Y54         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][5]/C
                         clock pessimism             -0.430    22.544    
                         clock uncertainty           -0.086    22.459    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.748    21.711    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[52][5]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -19.607    
  -------------------------------------------------------------------
                         slack                                  2.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.293%)  route 0.234ns (55.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.569    -0.543    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X68Y99         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[23]/Q
                         net (fo=3, routed)           0.234    -0.168    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[31]_0[23]
    SLICE_X68Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.123 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.123    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[31]_1[24]
    SLICE_X68Y101        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.835    -0.317    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X68Y101        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[24]/C
                         clock pessimism              0.040    -0.277    
    SLICE_X68Y101        FDCE (Hold_fdce_C_D)         0.091    -0.186    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.866%)  route 0.293ns (61.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.562    -0.550    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X51Y62         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[37]/Q
                         net (fo=3, routed)           0.293    -0.117    u_ucup_top/u_soc/u_timer/data3[5]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  u_ucup_top/u_soc/u_timer/rdata_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.072    u_ucup_top/u_soc/u_timer/rdata_q[5]_i_1__0_n_0
    SLICE_X52Y62         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.830    -0.322    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X52Y62         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[5]/C
                         clock pessimism              0.035    -0.287    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.092    -0.195    u_ucup_top/u_soc/u_timer/rdata_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.817%)  route 0.306ns (62.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.563    -0.549    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/clk_sys
    SLICE_X71Y100        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[12]/Q
                         net (fo=4, routed)           0.306    -0.102    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][31][9]
    SLICE_X71Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.057 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[muldiv_operand_b][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][31]_3[10]
    SLICE_X71Y92         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.839    -0.313    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X71Y92         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][12]/C
                         clock pessimism              0.040    -0.273    
    SLICE_X71Y92         FDCE (Hold_fdce_C_D)         0.091    -0.182    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][12]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[12].gen_unmasked.rdata_blk_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.876%)  route 0.315ns (60.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.556    -0.556    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/clk_sys
    SLICE_X56Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/Q
                         net (fo=27, routed)          0.315    -0.077    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[31].gen_unmasked.rdata_blk_reg[31]_0[11]
    SLICE_X50Y78         LUT5 (Prop_lut5_I3_O)        0.045    -0.032 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[12].gen_unmasked.rdata_blk[12]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.032    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/tdata2_n[5]
    SLICE_X50Y78         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[12].gen_unmasked.rdata_blk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.823    -0.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/clk_sys
    SLICE_X50Y78         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[12].gen_unmasked.rdata_blk_reg[12]/C
                         clock pessimism              0.035    -0.294    
    SLICE_X50Y78         FDCE (Hold_fdce_C_D)         0.120    -0.174    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[12].gen_unmasked.rdata_blk_reg[12]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[29].gen_unmasked.rdata_blk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.157%)  route 0.325ns (60.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.556    -0.556    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/clk_sys
    SLICE_X56Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/Q
                         net (fo=27, routed)          0.325    -0.068    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[31].gen_unmasked.rdata_blk_reg[31]_0[11]
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.045    -0.023 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[29].gen_unmasked.rdata_blk[29]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.023    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/tdata2_n[20]
    SLICE_X50Y82         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[29].gen_unmasked.rdata_blk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.827    -0.325    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/clk_sys
    SLICE_X50Y82         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[29].gen_unmasked.rdata_blk_reg[29]/C
                         clock pessimism              0.035    -0.290    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.121    -0.169    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[29].gen_unmasked.rdata_blk_reg[29]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.559    -0.553    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X67Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][1]/Q
                         net (fo=2, routed)           0.113    -0.299    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][31]_1[0]
    SLICE_X69Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.829    -0.323    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X69Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][1]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X69Y79         FDCE (Hold_fdce_C_D)         0.070    -0.447    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[23].gen_unmasked.rdata_blk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.011%)  route 0.327ns (60.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.556    -0.556    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/clk_sys
    SLICE_X56Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/Q
                         net (fo=27, routed)          0.327    -0.066    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[31].gen_unmasked.rdata_blk_reg[31]_0[11]
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.045    -0.021 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[23].gen_unmasked.rdata_blk[23]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/tdata2_n[16]
    SLICE_X50Y82         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[23].gen_unmasked.rdata_blk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.827    -0.325    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/clk_sys
    SLICE_X50Y82         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[23].gen_unmasked.rdata_blk_reg[23]/C
                         clock pessimism              0.035    -0.290    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.121    -0.169    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[23].gen_unmasked.rdata_blk_reg[23]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[28].gen_unmasked.rdata_blk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.011%)  route 0.327ns (60.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.556    -0.556    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/clk_sys
    SLICE_X56Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/Q
                         net (fo=27, routed)          0.327    -0.066    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[31].gen_unmasked.rdata_blk_reg[31]_0[11]
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.045    -0.021 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[28].gen_unmasked.rdata_blk[28]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/tdata2_n[19]
    SLICE_X50Y82         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[28].gen_unmasked.rdata_blk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.827    -0.325    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/clk_sys
    SLICE_X50Y82         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[28].gen_unmasked.rdata_blk_reg[28]/C
                         clock pessimism              0.035    -0.290    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.121    -0.169    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[28].gen_unmasked.rdata_blk_reg[28]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.680%)  route 0.331ns (61.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.562    -0.550    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X50Y62         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.386 r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[32]/Q
                         net (fo=3, routed)           0.331    -0.055    u_ucup_top/u_soc/u_timer/data3[0]
    SLICE_X56Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.010 r  u_ucup_top/u_soc/u_timer/rdata_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.010    u_ucup_top/u_soc/u_timer/rdata_q[0]_i_1__0_n_0
    SLICE_X56Y61         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.833    -0.319    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X56Y61         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[0]/C
                         clock pessimism              0.035    -0.284    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.121    -0.163    u_ucup_top/u_soc/u_timer/rdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.098%)  route 0.329ns (63.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.563    -0.549    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X51Y61         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[3]/Q
                         net (fo=3, routed)           0.329    -0.079    u_ucup_top/u_soc/u_timer/mtimecmp_q_reg_n_0_[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.034 r  u_ucup_top/u_soc/u_timer/rdata_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.034    u_ucup_top/u_soc/u_timer/rdata_q[3]_i_1__0_n_0
    SLICE_X53Y62         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.830    -0.322    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X53Y62         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[3]/C
                         clock pessimism              0.035    -0.287    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.092    -0.195    u_ucup_top/u_soc/u_timer/rdata_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y14    u_ucup_top/u_soc/u_core/data_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y13    u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y13    u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y10    u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y10    u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y8     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y8     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10    u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10    u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y9     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y66    rdata_q_reg[0]_i_13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y66    rdata_q_reg[0]_i_13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y69    rdata_q_reg[0]_i_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y69    rdata_q_reg[0]_i_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y67    rdata_q_reg[0]_i_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y67    rdata_q_reg[0]_i_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y59    rdata_q_reg[10]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y59    rdata_q_reg[10]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X60Y68    rdata_q_reg[10]_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X60Y68    rdata_q_reg[10]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y66    rdata_q_reg[0]_i_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y66    rdata_q_reg[0]_i_13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y69    rdata_q_reg[0]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y69    rdata_q_reg[0]_i_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y67    rdata_q_reg[0]_i_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y67    rdata_q_reg[0]_i_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y59    rdata_q_reg[10]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y59    rdata_q_reg[10]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X60Y68    rdata_q_reg[10]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X60Y68    rdata_q_reg[10]_i_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y2  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y2  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y2  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y2  clkgen/pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 4.438ns (41.240%)  route 6.323ns (58.760%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.640    -2.407    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X38Y52         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]_rep/Q
                         net (fo=76, routed)          0.880    -1.008    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]_rep_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124    -0.884 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.433    -0.451    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_3_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.327 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.989     0.662    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_1
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.124     0.786 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.021     4.806    SPI_MASTER_CS_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     8.354 r  SPI_MASTER_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.354    SPI_MASTER_CS
    E18                                                               r  SPI_MASTER_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 4.197ns (42.634%)  route 5.648ns (57.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.805    -2.242    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X66Y42         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.724 r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/Q
                         net (fo=1, routed)           0.999    -0.725    u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg_n_0_[0]
    SLICE_X66Y47         LUT3 (Prop_lut3_I1_O)        0.124    -0.601 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.649     4.048    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.603 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.603    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.145ns (45.728%)  route 4.919ns (54.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.639    -2.408    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X39Y53         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/Q
                         net (fo=11, routed)          0.649    -1.302    u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.178 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.270     3.092    SPI_MASTER_MOSI_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.657 r  SPI_MASTER_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     6.657    SPI_MASTER_MOSI
    C17                                                               r  SPI_MASTER_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.135ns (46.077%)  route 4.839ns (53.923%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.639    -2.408    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X39Y53         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/Q
                         net (fo=11, routed)          0.853    -1.098    u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    -0.974 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.986     3.012    SPI_MASTER_CLK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     6.567 r  SPI_MASTER_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.567    SPI_MASTER_CLK
    D18                                                               r  SPI_MASTER_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 4.009ns (50.264%)  route 3.966ns (49.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.637    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.966     2.013    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.565 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.565    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 3.976ns (50.536%)  route 3.892ns (49.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.637    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.892     1.938    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.459 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.459    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 4.072ns (54.095%)  route 3.456ns (45.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.628    -2.419    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X58Y60         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.456     1.555    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.554     5.109 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.109    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 3.991ns (53.278%)  route 3.500ns (46.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.637    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.500     1.546    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.082 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.082    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.010ns (56.117%)  route 3.136ns (43.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.615    -2.432    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X57Y68         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.976 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.136     1.160    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         3.554     4.715 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.715    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.008ns (56.629%)  route 3.069ns (43.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.637    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.069     1.116    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         3.552     4.667 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.667    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.397ns (65.136%)  route 0.748ns (34.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.568    -0.544    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.748     0.344    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.600 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.600    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.393ns (64.879%)  route 0.754ns (35.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.568    -0.544    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.754     0.351    lopt_10
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.604 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.604    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.397ns (63.575%)  route 0.800ns (36.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.568    -0.544    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.800     0.397    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.653 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.653    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.373ns (59.465%)  route 0.936ns (40.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.559    -0.553    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X48Y68         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.936     0.524    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.756 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.756    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.393ns (59.357%)  route 0.954ns (40.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.558    -0.554    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X52Y67         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.954     0.541    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.793 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.793    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.412ns (59.571%)  route 0.958ns (40.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.558    -0.554    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X54Y67         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.958     0.568    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.817 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.817    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.417ns (59.652%)  route 0.958ns (40.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.564    -0.548    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X54Y56         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.958     0.574    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.827 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.827    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.435ns (59.951%)  route 0.958ns (40.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.563    -0.549    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X54Y59         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.958     0.573    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.844 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.844    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.396ns (57.377%)  route 1.037ns (42.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.558    -0.554    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X57Y68         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.037     0.624    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.879 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.879    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.393ns (57.111%)  route 1.046ns (42.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.568    -0.544    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y63         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.046     0.643    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.895 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.895    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      6.250     6.250 f  
    E3                                                0.000     6.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000     6.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.688 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     7.169    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     4.510 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.560     5.069    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.098 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.829     5.927    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.528    -2.011    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3472 Endpoints
Min Delay          3472 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.122ns  (logic 1.631ns (7.373%)  route 20.491ns (92.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.341    22.122    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X84Y101        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.595    -1.944    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X84Y101        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.122ns  (logic 1.631ns (7.373%)  route 20.491ns (92.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.341    22.122    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X85Y101        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.595    -1.944    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X85Y101        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[23].mem_reg[23][10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.981ns  (logic 1.631ns (7.420%)  route 20.350ns (92.580%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.200    21.981    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X84Y102        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[23].mem_reg[23][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.595    -1.944    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X84Y102        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[23].mem_reg[23][10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[23].mem_reg[23][1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.981ns  (logic 1.631ns (7.420%)  route 20.350ns (92.580%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.200    21.981    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X84Y102        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[23].mem_reg[23][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.595    -1.944    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X84Y102        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[23].mem_reg[23][1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[26].mem_reg[26][1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.981ns  (logic 1.631ns (7.420%)  route 20.350ns (92.580%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.200    21.981    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X85Y102        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[26].mem_reg[26][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.595    -1.944    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X85Y102        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[26].mem_reg[26][1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.831ns  (logic 1.631ns (7.471%)  route 20.200ns (92.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.049    21.831    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X84Y103        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.594    -1.945    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X84Y103        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.831ns  (logic 1.631ns (7.471%)  route 20.200ns (92.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.049    21.831    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X84Y103        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.594    -1.945    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X84Y103        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][7]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.831ns  (logic 1.631ns (7.471%)  route 20.200ns (92.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.049    21.831    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X84Y103        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.594    -1.945    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X84Y103        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[28].mem_reg[28][7]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[30].mem_reg[30][10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.831ns  (logic 1.631ns (7.471%)  route 20.200ns (92.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.049    21.831    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X85Y103        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[30].mem_reg[30][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.594    -1.945    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X85Y103        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[30].mem_reg[30][10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[30].mem_reg[30][1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.831ns  (logic 1.631ns (7.471%)  route 20.200ns (92.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.657    clkgen/IO_RST_N_IBUF
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.124     3.781 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3324, routed)       18.049    21.831    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X85Y103        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[30].mem_reg[30][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        1.594    -1.945    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X85Y103        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[30].mem_reg[30][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/rx_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.257ns (29.729%)  route 0.609ns (70.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           0.609     0.866    u_ucup_top/u_soc/u_uart/uart_rx_i
    SLICE_X74Y132        FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.856    -0.296    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X74Y132        FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CLK
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.296ns (27.278%)  route 0.788ns (72.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  SPI_SLAVE_CLK (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CLK
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  SPI_SLAVE_CLK_IBUF_inst/O
                         net (fo=3, routed)           0.788     1.039    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CLK_IBUF
    SLICE_X29Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.084 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.084    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[0]_i_1_n_0
    SLICE_X29Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.831    -0.321    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X29Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_MOSI
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.294ns (26.508%)  route 0.816ns (73.492%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  SPI_SLAVE_MOSI (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_MOSI
    D17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  SPI_SLAVE_MOSI_IBUF_inst/O
                         net (fo=1, routed)           0.816     1.065    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_MOSI_IBUF
    SLICE_X28Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.110 r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.110    u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q[0]_i_1_n_0
    SLICE_X28Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.831    -0.321    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X28Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CLK
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.296ns (26.305%)  route 0.828ns (73.695%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SPI_SLAVE_CLK (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CLK
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  SPI_SLAVE_CLK_IBUF_inst/O
                         net (fo=3, routed)           0.828     1.079    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CLK_IBUF
    SLICE_X29Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.124 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.124    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[1]_i_1_n_0
    SLICE_X29Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.831    -0.321    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X29Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[1]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CS
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.296ns (25.933%)  route 0.845ns (74.067%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  SPI_SLAVE_CS (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CS
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  SPI_SLAVE_CS_IBUF_inst/O
                         net (fo=3, routed)           0.845     1.095    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CS_IBUF
    SLICE_X29Y113        LUT4 (Prop_lut4_I0_O)        0.045     1.140 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.140    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[0]_i_1_n_0
    SLICE_X29Y113        FDPE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.831    -0.321    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X29Y113        FDPE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CS
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.296ns (23.374%)  route 0.969ns (76.626%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  SPI_SLAVE_CS (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CS
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  SPI_SLAVE_CS_IBUF_inst/O
                         net (fo=3, routed)           0.969     1.220    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CS_IBUF
    SLICE_X29Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.265 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.265    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[1]_i_1_n_0
    SLICE_X29Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.831    -0.321    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X29Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.245ns (19.102%)  route 1.038ns (80.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.038     1.283    u_ucup_top/u_soc/u_gpio/D[7]
    SLICE_X42Y62         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.834    -0.318    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X42Y62         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CLK
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.296ns (23.043%)  route 0.987ns (76.957%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  SPI_SLAVE_CLK (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CLK
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  SPI_SLAVE_CLK_IBUF_inst/O
                         net (fo=3, routed)           0.829     1.080    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CLK_IBUF
    SLICE_X29Y114        LUT5 (Prop_lut5_I0_O)        0.045     1.125 r  u_ucup_top/u_soc/u_spi/u_spi_slave/bit_counter_q[2]_i_1__0/O
                         net (fo=14, routed)          0.158     1.283    u_ucup_top/u_soc/u_spi/u_spi_slave/bit_counter_q[2]_i_1__0_n_0
    SLICE_X30Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.831    -0.321    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X30Y114        FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[4]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.256ns (19.645%)  route 1.046ns (80.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           1.046     1.301    u_ucup_top/u_soc/u_gpio/D[2]
    SLICE_X41Y60         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.838    -0.314    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X41Y60         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.244ns (18.510%)  route 1.076ns (81.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.076     1.321    u_ucup_top/u_soc/u_gpio/D[0]
    SLICE_X36Y65         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=7637, routed)        0.835    -0.317    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y65         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/C





