Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/pedro/Documents/ISE/RACIMOStorm/Simulacion_V4_isim_beh.exe" -prj "/home/pedro/Documents/ISE/RACIMOStorm/Simulacion_V4_beh.prj" "work.Simulacion_V4" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/SCL.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Retenedor_Lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Retenedor_Borrado.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/PWM.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Maquina_Estados.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Escritura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Borrado.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/I2C_slave.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Div_Fre_Var.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/div_frec_lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Dir_Esc.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Dir_Bor.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/SM_CTRL.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/PWM_SIGNAL.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Escritura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Borrado.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Event_Detect.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/DIV_FREQ.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/cnt_espera.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/RACIMOStorm.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Simulacion_V4.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 114600 KB
Fuse CPU Usage: 2310 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cnt_espera [cnt_espera_default]
Compiling architecture behavioral of entity Event_Detect [event_detect_default]
Compiling architecture behavioral of entity SM_CTRL [sm_ctrl_default]
Compiling architecture behavioral of entity MaquinaEstados_Escritura [maquinaestados_escritura_default]
Compiling architecture behavioral of entity Contador_Dir_Esc [contador_dir_esc_default]
Compiling architecture behavioral of entity Retenedor_Lectura [retenedor_lectura_default]
Compiling architecture behavioral of entity Modulo_Escritura [modulo_escritura_default]
Compiling architecture behavioral of entity MaquinaEstados_Borrado [maquinaestados_borrado_default]
Compiling architecture behavioral of entity Retenedor_Borrado [retenedor_borrado_default]
Compiling architecture behavioral of entity Contador_Dir_Bor [contador_dir_bor_default]
Compiling architecture behavioral of entity Modulo_Borrado [modulo_borrado_default]
Compiling package vcomponents
Compiling architecture behavioral of entity Maquina_Estados [maquina_estados_default]
Compiling architecture behavioral of entity Contador_Lectura [contador_lectura_default]
Compiling architecture behavioral of entity div_frec_lectura [div_frec_lectura_default]
Compiling architecture arch of entity debounce [\debounce(4)\]
Compiling architecture arch of entity I2C_slave [\I2C_slave(('0','0','0','1','0',...]
Compiling architecture behavioral of entity Modulo_Lectura [modulo_lectura_default]
Compiling architecture behavioral of entity DIV_FREQ [div_freq_default]
Compiling architecture behavioral of entity Div_Fre_Var [div_fre_var_default]
Compiling architecture behavioral of entity PWM [pwm_default]
Compiling architecture behavioral of entity ADC [adc_default]
Compiling architecture behavioral of entity RACIMOStorm [racimostorm_default]
Compiling architecture behavior of entity simulacion_v4
Time Resolution for simulation is 1ps.
Compiled 51 VHDL Units
Built simulation executable /home/pedro/Documents/ISE/RACIMOStorm/Simulacion_V4_isim_beh.exe
Fuse Memory Usage: 429760 KB
Fuse CPU Usage: 2850 ms
GCC CPU Usage: 580 ms
