
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124718                       # Number of seconds simulated
sim_ticks                                124717867057                       # Number of ticks simulated
final_tick                               1266353202688                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60448                       # Simulator instruction rate (inst/s)
host_op_rate                                    78760                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3295076                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919620                       # Number of bytes of host memory used
host_seconds                                 37849.78                       # Real time elapsed on the host
sim_insts                                  2287944070                       # Number of instructions simulated
sim_ops                                    2981057904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       845056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       255232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1103232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       935552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            935552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6602                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1994                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8619                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7309                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7309                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6775741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2046475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8845822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              23605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7501347                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7501347                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7501347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6775741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2046475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16347169                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149721330                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22299574                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19541096                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741820                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11027966                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10762403                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552104                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54326                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117555978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123927536                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22299574                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12314507                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25220099                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5686715                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1691953                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13399807                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148402761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.950049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.319378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123182662     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271214      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329547      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946650      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3560550      2.40%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3855425      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844822      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663736      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10748155      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148402761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.827721                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116725107                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2714618                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25008275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25202                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3929551                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399649                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139895977                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3929551                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117189641                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1164810                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       775395                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24557343                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       786014                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138918751                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89753                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       449127                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184516272                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630327510                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630327510                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35620061                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19848                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9927                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2591078                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23105343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4490778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82359                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001722                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137291736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128955138                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103812                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22728891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49017836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148402761                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868954                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479131                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94742044     63.84%     63.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21844055     14.72%     78.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10956220      7.38%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7219660      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510348      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880708      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1735217      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432643      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81866      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148402761                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         319790     59.85%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        133812     25.04%     84.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80702     15.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101819154     78.96%     78.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081923      0.84%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21585210     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458930      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128955138                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.861301                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             534304                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004143                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    406951149                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160040786                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126034829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129489442                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4175272                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137423                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3929551                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         757824                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137311585                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23105343                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4490778                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          154                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877316                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127570121                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21252423                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385013                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25711184                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19647485                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458761                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.852050                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126147814                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126034829                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72806032                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172932347                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.841796                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421009                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23700831                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746572                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144473210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.786385                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102252973     70.78%     70.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16394355     11.35%     82.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11844823      8.20%     90.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648168      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014334      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1065811      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4461259      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902757      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1888730      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144473210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1888730                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279896900                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278554482                       # The number of ROB writes
system.switch_cpus0.timesIdled                  34719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1318569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.497213                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.497213                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.667908                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.667908                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590097719                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165602785                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146672888                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149721330                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23429957                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19315061                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2087004                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9573842                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8986265                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2456174                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92223                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114061014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128704298                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23429957                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11442439                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26900422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6188992                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2846187                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13233066                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1727466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147874906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.068582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.488583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120974484     81.81%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1402820      0.95%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1985858      1.34%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2594166      1.75%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2910751      1.97%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2170114      1.47%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1249672      0.85%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1828530      1.24%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12758511      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147874906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156490                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.859626                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112803427                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4523859                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26418791                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61776                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4067052                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3742325                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155288224                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4067052                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113588610                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1102437                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2019588                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25698609                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1398609                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154255735                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          247                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281849                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       578781                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          123                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215105652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720655322                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720655322                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175695198                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39410449                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40592                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23441                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4228519                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14653900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7614465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125640                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1659979                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149938442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140270041                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27346                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21651329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51129498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147874906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.948572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.507074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88521818     59.86%     59.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23903763     16.16%     76.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13240295      8.95%     84.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8542008      5.78%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7840455      5.30%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3125840      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1897486      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       542200      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       261041      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147874906                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67124     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98689     33.37%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       129929     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117764543     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2143030      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17151      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12789476      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7555841      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140270041                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.936874                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             295742                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002108                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428738076                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171630684                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137601195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140565783                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       341421                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3059797                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183620                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4067052                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         826592                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114065                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149979008                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1434876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14653900                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7614465                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23414                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1225431                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2404827                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138381819                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12615273                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1888222                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20169644                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19391594                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7554371                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.924263                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137601480                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137601195                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80605253                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218972383                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.919049                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102898485                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126465838                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23523390                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2121085                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143807854                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.879408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92543500     64.35%     64.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24650806     17.14%     81.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9678409      6.73%     88.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4980918      3.46%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4346653      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2088507      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1806935      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       852305      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2859821      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143807854                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102898485                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126465838                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19024945                       # Number of memory references committed
system.switch_cpus1.commit.loads             11594103                       # Number of loads committed
system.switch_cpus1.commit.membars              17152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18138848                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113991028                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2580447                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2859821                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290937261                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304045556                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1846424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102898485                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126465838                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102898485                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.455039                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.455039                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.687267                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.687267                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623551372                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190905745                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145474112                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34304                       # number of misc regfile writes
system.l20.replacements                          6615                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          385914                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72151                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.348699                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33230.491850                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.935235                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3274.130357                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           134.270114                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28884.172443                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.507057                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000197                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.049959                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002049                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440737                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        42930                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42931                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18623                       # number of Writeback hits
system.l20.Writeback_hits::total                18623                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42930                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42931                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42930                       # number of overall hits
system.l20.overall_hits::total                  42931                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6602                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6615                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6602                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6615                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6602                       # number of overall misses
system.l20.overall_misses::total                 6615                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3175867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1594959479                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1598135346                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3175867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1594959479                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1598135346                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3175867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1594959479                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1598135346                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49532                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49546                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18623                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18623                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49532                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49546                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49532                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49546                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.133288                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133512                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.133288                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133512                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.133288                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133512                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 244297.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 241587.318843                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 241592.644898                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 244297.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 241587.318843                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 241592.644898                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 244297.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 241587.318843                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 241592.644898                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5318                       # number of writebacks
system.l20.writebacks::total                     5318                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6602                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6615                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6602                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6615                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6602                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6615                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2395542                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1198831830                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1201227372                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2395542                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1198831830                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1201227372                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2395542                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1198831830                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1201227372                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.133288                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133512                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.133288                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133512                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.133288                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133512                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184272.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 181586.160254                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 181591.439456                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 184272.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 181586.160254                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 181591.439456                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 184272.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 181586.160254                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 181591.439456                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2004                       # number of replacements
system.l21.tagsinuse                     65535.985498                       # Cycle average of tags in use
system.l21.total_refs                          851485                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67540                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.607122                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        41646.982810                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.997569                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   985.411167                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           137.565071                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22756.028882                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.635483                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000153                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.015036                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002099                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.347229                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        51738                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51740                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           29817                       # number of Writeback hits
system.l21.Writeback_hits::total                29817                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        51738                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51740                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        51738                       # number of overall hits
system.l21.overall_hits::total                  51740                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1991                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2001                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1994                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2004                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1994                       # number of overall misses
system.l21.overall_misses::total                 2004                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2621186                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    565650691                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      568271877                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       715479                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       715479                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2621186                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    566366170                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       568987356                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2621186                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    566366170                       # number of overall miss cycles
system.l21.overall_miss_latency::total      568987356                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53729                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53741                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        29817                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            29817                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53732                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53744                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53732                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53744                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.833333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.037056                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.037234                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.833333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.037110                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.037288                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.833333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.037110                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.037288                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 262118.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284103.812657                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283993.941529                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       238493                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       238493                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 262118.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284035.190572                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283925.826347                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 262118.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284035.190572                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283925.826347                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1991                       # number of writebacks
system.l21.writebacks::total                     1991                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1991                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2001                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1994                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2004                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1994                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2004                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2020064                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    446020581                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    448040645                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       534968                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       534968                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2020064                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    446555549                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    448575613                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2020064                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    446555549                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    448575613                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.833333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.037056                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.037234                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.833333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.037110                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.037288                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.833333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.037110                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.037288                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 202006.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224018.373179                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223908.368316                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 178322.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 178322.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 202006.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223949.623370                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223840.126248                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 202006.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223949.623370                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223840.126248                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.934847                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013431904                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873256.754159                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.934847                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022331                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866883                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13399790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13399790                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13399790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13399790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13399790                       # number of overall hits
system.cpu0.icache.overall_hits::total       13399790                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4026399                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4026399                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4026399                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4026399                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4026399                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4026399                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13399807                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13399807                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13399807                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13399807                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13399807                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13399807                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       236847                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       236847                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       236847                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       236847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       236847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       236847                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3365267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3365267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3365267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3365267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3365267                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3365267                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 240376.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 240376.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245022460                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.315578                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.309144                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.690856                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19239701                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19239701                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23573193                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23573193                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23573193                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23573193                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       168086                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       168086                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       168086                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        168086                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       168086                       # number of overall misses
system.cpu0.dcache.overall_misses::total       168086                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17884902870                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17884902870                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17884902870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17884902870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17884902870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17884902870                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19407787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19407787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23741279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23741279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23741279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23741279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008661                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008661                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007080                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007080                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007080                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007080                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106403.286829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106403.286829                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106403.286829                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106403.286829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106403.286829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106403.286829                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18623                       # number of writebacks
system.cpu0.dcache.writebacks::total            18623                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       118554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       118554                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       118554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       118554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       118554                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       118554                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4445873370                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4445873370                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4445873370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4445873370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4445873370                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4445873370                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89757.598522                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89757.598522                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89757.598522                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89757.598522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89757.598522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89757.598522                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997339                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098286247                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218760.094949                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997339                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019227                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13233052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13233052                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13233052                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13233052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13233052                       # number of overall hits
system.cpu1.icache.overall_hits::total       13233052                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3149554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3149554                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3149554                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3149554                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3149554                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3149554                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13233066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13233066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13233066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13233066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13233066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13233066                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 224968.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 224968.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 224968.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 224968.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 224968.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 224968.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2832386                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2832386                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2832386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2832386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2832386                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2832386                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 236032.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 236032.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 236032.166667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 236032.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 236032.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 236032.166667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53732                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185904293                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53988                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3443.437301                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.722442                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.277558                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912978                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087022                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9395547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9395547                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7392240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7392240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18175                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18175                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16787787                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16787787                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16787787                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16787787                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155306                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155306                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3313                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3313                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158619                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158619                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13472192862                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13472192862                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    750801796                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    750801796                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14222994658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14222994658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14222994658                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14222994658                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9550853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9550853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7395553                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7395553                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16946406                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16946406                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16946406                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16946406                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000448                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009360                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 86746.119673                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86746.119673                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 226622.938726                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 226622.938726                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89667.660608                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89667.660608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89667.660608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89667.660608                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1762094                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 176209.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        29817                       # number of writebacks
system.cpu1.dcache.writebacks::total            29817                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       101577                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       101577                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3310                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3310                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104887                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104887                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104887                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104887                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53729                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53729                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53732                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53732                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3964767525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3964767525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       740379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       740379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3965507904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3965507904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3965507904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3965507904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73791.947086                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73791.947086                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       246793                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       246793                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73801.606194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73801.606194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73801.606194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73801.606194                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
