Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Dec 19 15:40:43 2025
| Host             : Admin-PC running 64-bit major release  (build 9200)
| Command          : report_power -file SystemProject_power_routed.rpt -pb SystemProject_power_summary_routed.pb -rpx SystemProject_power_routed.rpx
| Design           : SystemProject
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.167        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.060        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.020 |    11118 |       --- |             --- |
|   LUT as Logic           |     0.018 |     4248 |     53200 |            7.98 |
|   CARRY4                 |     0.002 |      851 |     13300 |            6.40 |
|   LUT as Distributed RAM |    <0.001 |     2400 |     17400 |           13.79 |
|   Register               |    <0.001 |      590 |    106400 |            0.55 |
|   F7/F8 Muxes            |    <0.001 |     1912 |     53200 |            3.59 |
|   Others                 |     0.000 |       24 |       --- |             --- |
| Signals                  |     0.023 |     6610 |       --- |             --- |
| DSPs                     |    <0.001 |        9 |       220 |            4.09 |
| I/O                      |     0.008 |       15 |       125 |           12.00 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.167 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.052 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk100 |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| SystemProject                  |     0.060 |
|   u_bg                         |     0.009 |
|     bg_mem_reg_0_255_0_0       |    <0.001 |
|     bg_mem_reg_0_255_1_1       |    <0.001 |
|     bg_mem_reg_0_255_2_2       |    <0.001 |
|     bg_mem_reg_0_255_3_3       |    <0.001 |
|     bg_mem_reg_0_255_4_4       |    <0.001 |
|     bg_mem_reg_0_255_5_5       |    <0.001 |
|     bg_mem_reg_0_255_6_6       |    <0.001 |
|     bg_mem_reg_0_255_7_7       |    <0.001 |
|     bg_mem_reg_10240_10495_0_0 |    <0.001 |
|     bg_mem_reg_10240_10495_1_1 |    <0.001 |
|     bg_mem_reg_10240_10495_2_2 |    <0.001 |
|     bg_mem_reg_10240_10495_3_3 |    <0.001 |
|     bg_mem_reg_10240_10495_4_4 |    <0.001 |
|     bg_mem_reg_10240_10495_5_5 |    <0.001 |
|     bg_mem_reg_10240_10495_6_6 |    <0.001 |
|     bg_mem_reg_10240_10495_7_7 |    <0.001 |
|     bg_mem_reg_1024_1279_0_0   |    <0.001 |
|     bg_mem_reg_1024_1279_1_1   |    <0.001 |
|     bg_mem_reg_1024_1279_2_2   |    <0.001 |
|     bg_mem_reg_1024_1279_3_3   |    <0.001 |
|     bg_mem_reg_1024_1279_4_4   |    <0.001 |
|     bg_mem_reg_1024_1279_5_5   |    <0.001 |
|     bg_mem_reg_1024_1279_6_6   |    <0.001 |
|     bg_mem_reg_1024_1279_7_7   |    <0.001 |
|     bg_mem_reg_10496_10751_0_0 |    <0.001 |
|     bg_mem_reg_10496_10751_1_1 |    <0.001 |
|     bg_mem_reg_10496_10751_2_2 |    <0.001 |
|     bg_mem_reg_10496_10751_3_3 |    <0.001 |
|     bg_mem_reg_10496_10751_4_4 |    <0.001 |
|     bg_mem_reg_10496_10751_5_5 |    <0.001 |
|     bg_mem_reg_10496_10751_6_6 |    <0.001 |
|     bg_mem_reg_10496_10751_7_7 |    <0.001 |
|     bg_mem_reg_10752_11007_0_0 |    <0.001 |
|     bg_mem_reg_10752_11007_1_1 |    <0.001 |
|     bg_mem_reg_10752_11007_2_2 |    <0.001 |
|     bg_mem_reg_10752_11007_3_3 |    <0.001 |
|     bg_mem_reg_10752_11007_4_4 |    <0.001 |
|     bg_mem_reg_10752_11007_5_5 |    <0.001 |
|     bg_mem_reg_10752_11007_6_6 |    <0.001 |
|     bg_mem_reg_10752_11007_7_7 |    <0.001 |
|     bg_mem_reg_11008_11263_0_0 |    <0.001 |
|     bg_mem_reg_11008_11263_1_1 |    <0.001 |
|     bg_mem_reg_11008_11263_2_2 |    <0.001 |
|     bg_mem_reg_11008_11263_3_3 |    <0.001 |
|     bg_mem_reg_11008_11263_4_4 |    <0.001 |
|     bg_mem_reg_11008_11263_5_5 |    <0.001 |
|     bg_mem_reg_11008_11263_6_6 |    <0.001 |
|     bg_mem_reg_11008_11263_7_7 |    <0.001 |
|     bg_mem_reg_11264_11519_0_0 |    <0.001 |
|     bg_mem_reg_11264_11519_1_1 |    <0.001 |
|     bg_mem_reg_11264_11519_2_2 |    <0.001 |
|     bg_mem_reg_11264_11519_3_3 |    <0.001 |
|     bg_mem_reg_11264_11519_4_4 |    <0.001 |
|     bg_mem_reg_11264_11519_5_5 |    <0.001 |
|     bg_mem_reg_11264_11519_6_6 |    <0.001 |
|     bg_mem_reg_11264_11519_7_7 |    <0.001 |
|     bg_mem_reg_11520_11775_0_0 |    <0.001 |
|     bg_mem_reg_11520_11775_1_1 |    <0.001 |
|     bg_mem_reg_11520_11775_2_2 |    <0.001 |
|     bg_mem_reg_11520_11775_3_3 |    <0.001 |
|     bg_mem_reg_11520_11775_4_4 |    <0.001 |
|     bg_mem_reg_11520_11775_5_5 |    <0.001 |
|     bg_mem_reg_11520_11775_6_6 |    <0.001 |
|     bg_mem_reg_11520_11775_7_7 |    <0.001 |
|     bg_mem_reg_11776_12031_0_0 |    <0.001 |
|     bg_mem_reg_11776_12031_1_1 |    <0.001 |
|     bg_mem_reg_11776_12031_2_2 |    <0.001 |
|     bg_mem_reg_11776_12031_3_3 |    <0.001 |
|     bg_mem_reg_11776_12031_4_4 |    <0.001 |
|     bg_mem_reg_11776_12031_5_5 |    <0.001 |
|     bg_mem_reg_11776_12031_6_6 |    <0.001 |
|     bg_mem_reg_11776_12031_7_7 |    <0.001 |
|     bg_mem_reg_12032_12287_0_0 |    <0.001 |
|     bg_mem_reg_12032_12287_1_1 |    <0.001 |
|     bg_mem_reg_12032_12287_2_2 |    <0.001 |
|     bg_mem_reg_12032_12287_3_3 |    <0.001 |
|     bg_mem_reg_12032_12287_4_4 |    <0.001 |
|     bg_mem_reg_12032_12287_5_5 |    <0.001 |
|     bg_mem_reg_12032_12287_6_6 |    <0.001 |
|     bg_mem_reg_12032_12287_7_7 |    <0.001 |
|     bg_mem_reg_12288_12543_0_0 |    <0.001 |
|     bg_mem_reg_12288_12543_1_1 |    <0.001 |
|     bg_mem_reg_12288_12543_2_2 |    <0.001 |
|     bg_mem_reg_12288_12543_3_3 |    <0.001 |
|     bg_mem_reg_12288_12543_4_4 |    <0.001 |
|     bg_mem_reg_12288_12543_5_5 |    <0.001 |
|     bg_mem_reg_12288_12543_6_6 |    <0.001 |
|     bg_mem_reg_12288_12543_7_7 |    <0.001 |
|     bg_mem_reg_12544_12799_0_0 |    <0.001 |
|     bg_mem_reg_12544_12799_1_1 |    <0.001 |
|     bg_mem_reg_12544_12799_2_2 |    <0.001 |
|     bg_mem_reg_12544_12799_3_3 |    <0.001 |
|     bg_mem_reg_12544_12799_4_4 |    <0.001 |
|     bg_mem_reg_12544_12799_5_5 |    <0.001 |
|     bg_mem_reg_12544_12799_6_6 |    <0.001 |
|     bg_mem_reg_12544_12799_7_7 |    <0.001 |
|     bg_mem_reg_12800_13055_0_0 |    <0.001 |
|     bg_mem_reg_12800_13055_1_1 |    <0.001 |
|     bg_mem_reg_12800_13055_2_2 |    <0.001 |
|     bg_mem_reg_12800_13055_3_3 |    <0.001 |
|     bg_mem_reg_12800_13055_4_4 |    <0.001 |
|     bg_mem_reg_12800_13055_5_5 |    <0.001 |
|     bg_mem_reg_12800_13055_6_6 |    <0.001 |
|     bg_mem_reg_12800_13055_7_7 |    <0.001 |
|     bg_mem_reg_1280_1535_0_0   |    <0.001 |
|     bg_mem_reg_1280_1535_1_1   |    <0.001 |
|     bg_mem_reg_1280_1535_2_2   |    <0.001 |
|     bg_mem_reg_1280_1535_3_3   |    <0.001 |
|     bg_mem_reg_1280_1535_4_4   |    <0.001 |
|     bg_mem_reg_1280_1535_5_5   |    <0.001 |
|     bg_mem_reg_1280_1535_6_6   |    <0.001 |
|     bg_mem_reg_1280_1535_7_7   |    <0.001 |
|     bg_mem_reg_13056_13311_0_0 |    <0.001 |
|     bg_mem_reg_13056_13311_1_1 |    <0.001 |
|     bg_mem_reg_13056_13311_2_2 |    <0.001 |
|     bg_mem_reg_13056_13311_3_3 |    <0.001 |
|     bg_mem_reg_13056_13311_4_4 |    <0.001 |
|     bg_mem_reg_13056_13311_5_5 |    <0.001 |
|     bg_mem_reg_13056_13311_6_6 |    <0.001 |
|     bg_mem_reg_13056_13311_7_7 |    <0.001 |
|     bg_mem_reg_13312_13567_0_0 |    <0.001 |
|     bg_mem_reg_13312_13567_1_1 |    <0.001 |
|     bg_mem_reg_13312_13567_2_2 |    <0.001 |
|     bg_mem_reg_13312_13567_3_3 |    <0.001 |
|     bg_mem_reg_13312_13567_4_4 |    <0.001 |
|     bg_mem_reg_13312_13567_5_5 |    <0.001 |
|     bg_mem_reg_13312_13567_6_6 |    <0.001 |
|     bg_mem_reg_13312_13567_7_7 |    <0.001 |
|     bg_mem_reg_13568_13823_0_0 |    <0.001 |
|     bg_mem_reg_13568_13823_1_1 |    <0.001 |
|     bg_mem_reg_13568_13823_2_2 |    <0.001 |
|     bg_mem_reg_13568_13823_3_3 |    <0.001 |
|     bg_mem_reg_13568_13823_4_4 |    <0.001 |
|     bg_mem_reg_13568_13823_5_5 |    <0.001 |
|     bg_mem_reg_13568_13823_6_6 |    <0.001 |
|     bg_mem_reg_13568_13823_7_7 |    <0.001 |
|     bg_mem_reg_13824_14079_0_0 |    <0.001 |
|     bg_mem_reg_13824_14079_1_1 |    <0.001 |
|     bg_mem_reg_13824_14079_2_2 |    <0.001 |
|     bg_mem_reg_13824_14079_3_3 |    <0.001 |
|     bg_mem_reg_13824_14079_4_4 |    <0.001 |
|     bg_mem_reg_13824_14079_5_5 |    <0.001 |
|     bg_mem_reg_13824_14079_6_6 |    <0.001 |
|     bg_mem_reg_13824_14079_7_7 |    <0.001 |
|     bg_mem_reg_14080_14335_0_0 |    <0.001 |
|     bg_mem_reg_14080_14335_1_1 |    <0.001 |
|     bg_mem_reg_14080_14335_2_2 |    <0.001 |
|     bg_mem_reg_14080_14335_3_3 |    <0.001 |
|     bg_mem_reg_14080_14335_4_4 |    <0.001 |
|     bg_mem_reg_14080_14335_5_5 |    <0.001 |
|     bg_mem_reg_14080_14335_6_6 |    <0.001 |
|     bg_mem_reg_14080_14335_7_7 |    <0.001 |
|     bg_mem_reg_14336_14591_0_0 |    <0.001 |
|     bg_mem_reg_14336_14591_1_1 |    <0.001 |
|     bg_mem_reg_14336_14591_2_2 |    <0.001 |
|     bg_mem_reg_14336_14591_3_3 |    <0.001 |
|     bg_mem_reg_14336_14591_4_4 |    <0.001 |
|     bg_mem_reg_14336_14591_5_5 |    <0.001 |
|     bg_mem_reg_14336_14591_6_6 |    <0.001 |
|     bg_mem_reg_14336_14591_7_7 |    <0.001 |
|     bg_mem_reg_14592_14847_0_0 |    <0.001 |
|     bg_mem_reg_14592_14847_1_1 |    <0.001 |
|     bg_mem_reg_14592_14847_2_2 |    <0.001 |
|     bg_mem_reg_14592_14847_3_3 |    <0.001 |
|     bg_mem_reg_14592_14847_4_4 |    <0.001 |
|     bg_mem_reg_14592_14847_5_5 |    <0.001 |
|     bg_mem_reg_14592_14847_6_6 |    <0.001 |
|     bg_mem_reg_14592_14847_7_7 |    <0.001 |
|     bg_mem_reg_14848_15103_0_0 |    <0.001 |
|     bg_mem_reg_14848_15103_1_1 |    <0.001 |
|     bg_mem_reg_14848_15103_2_2 |    <0.001 |
|     bg_mem_reg_14848_15103_3_3 |    <0.001 |
|     bg_mem_reg_14848_15103_4_4 |    <0.001 |
|     bg_mem_reg_14848_15103_5_5 |    <0.001 |
|     bg_mem_reg_14848_15103_6_6 |    <0.001 |
|     bg_mem_reg_14848_15103_7_7 |    <0.001 |
|     bg_mem_reg_15104_15359_0_0 |    <0.001 |
|     bg_mem_reg_15104_15359_1_1 |    <0.001 |
|     bg_mem_reg_15104_15359_2_2 |    <0.001 |
|     bg_mem_reg_15104_15359_3_3 |    <0.001 |
|     bg_mem_reg_15104_15359_4_4 |    <0.001 |
|     bg_mem_reg_15104_15359_5_5 |    <0.001 |
|     bg_mem_reg_15104_15359_6_6 |    <0.001 |
|     bg_mem_reg_15104_15359_7_7 |    <0.001 |
|     bg_mem_reg_15360_15615_0_0 |    <0.001 |
|     bg_mem_reg_15360_15615_1_1 |    <0.001 |
|     bg_mem_reg_15360_15615_2_2 |    <0.001 |
|     bg_mem_reg_15360_15615_3_3 |    <0.001 |
|     bg_mem_reg_15360_15615_4_4 |    <0.001 |
|     bg_mem_reg_15360_15615_5_5 |    <0.001 |
|     bg_mem_reg_15360_15615_6_6 |    <0.001 |
|     bg_mem_reg_15360_15615_7_7 |    <0.001 |
|     bg_mem_reg_1536_1791_0_0   |    <0.001 |
|     bg_mem_reg_1536_1791_1_1   |    <0.001 |
|     bg_mem_reg_1536_1791_2_2   |    <0.001 |
|     bg_mem_reg_1536_1791_3_3   |    <0.001 |
|     bg_mem_reg_1536_1791_4_4   |    <0.001 |
|     bg_mem_reg_1536_1791_5_5   |    <0.001 |
|     bg_mem_reg_1536_1791_6_6   |    <0.001 |
|     bg_mem_reg_1536_1791_7_7   |    <0.001 |
|     bg_mem_reg_15616_15871_0_0 |    <0.001 |
|     bg_mem_reg_15616_15871_1_1 |    <0.001 |
|     bg_mem_reg_15616_15871_2_2 |    <0.001 |
|     bg_mem_reg_15616_15871_3_3 |    <0.001 |
|     bg_mem_reg_15616_15871_4_4 |    <0.001 |
|     bg_mem_reg_15616_15871_5_5 |    <0.001 |
|     bg_mem_reg_15616_15871_6_6 |    <0.001 |
|     bg_mem_reg_15616_15871_7_7 |    <0.001 |
|     bg_mem_reg_15872_16127_0_0 |    <0.001 |
|     bg_mem_reg_15872_16127_1_1 |    <0.001 |
|     bg_mem_reg_15872_16127_2_2 |    <0.001 |
|     bg_mem_reg_15872_16127_3_3 |    <0.001 |
|     bg_mem_reg_15872_16127_4_4 |    <0.001 |
|     bg_mem_reg_15872_16127_5_5 |    <0.001 |
|     bg_mem_reg_15872_16127_6_6 |    <0.001 |
|     bg_mem_reg_15872_16127_7_7 |    <0.001 |
|     bg_mem_reg_16128_16383_0_0 |    <0.001 |
|     bg_mem_reg_16128_16383_1_1 |    <0.001 |
|     bg_mem_reg_16128_16383_2_2 |    <0.001 |
|     bg_mem_reg_16128_16383_3_3 |    <0.001 |
|     bg_mem_reg_16128_16383_4_4 |    <0.001 |
|     bg_mem_reg_16128_16383_5_5 |    <0.001 |
|     bg_mem_reg_16128_16383_6_6 |    <0.001 |
|     bg_mem_reg_16128_16383_7_7 |    <0.001 |
|     bg_mem_reg_16384_16639_0_0 |    <0.001 |
|     bg_mem_reg_16384_16639_1_1 |    <0.001 |
|     bg_mem_reg_16384_16639_2_2 |    <0.001 |
|     bg_mem_reg_16384_16639_3_3 |    <0.001 |
|     bg_mem_reg_16384_16639_4_4 |    <0.001 |
|     bg_mem_reg_16384_16639_5_5 |    <0.001 |
|     bg_mem_reg_16384_16639_6_6 |    <0.001 |
|     bg_mem_reg_16384_16639_7_7 |    <0.001 |
|     bg_mem_reg_16640_16895_0_0 |    <0.001 |
|     bg_mem_reg_16640_16895_1_1 |    <0.001 |
|     bg_mem_reg_16640_16895_2_2 |    <0.001 |
|     bg_mem_reg_16640_16895_3_3 |    <0.001 |
|     bg_mem_reg_16640_16895_4_4 |    <0.001 |
|     bg_mem_reg_16640_16895_5_5 |    <0.001 |
|     bg_mem_reg_16640_16895_6_6 |    <0.001 |
|     bg_mem_reg_16640_16895_7_7 |    <0.001 |
|     bg_mem_reg_16896_17151_0_0 |    <0.001 |
|     bg_mem_reg_16896_17151_1_1 |    <0.001 |
|     bg_mem_reg_16896_17151_2_2 |    <0.001 |
|     bg_mem_reg_16896_17151_3_3 |    <0.001 |
|     bg_mem_reg_16896_17151_4_4 |    <0.001 |
|     bg_mem_reg_16896_17151_5_5 |    <0.001 |
|     bg_mem_reg_16896_17151_6_6 |    <0.001 |
|     bg_mem_reg_16896_17151_7_7 |    <0.001 |
|     bg_mem_reg_17152_17407_0_0 |    <0.001 |
|     bg_mem_reg_17152_17407_1_1 |    <0.001 |
|     bg_mem_reg_17152_17407_2_2 |    <0.001 |
|     bg_mem_reg_17152_17407_3_3 |    <0.001 |
|     bg_mem_reg_17152_17407_4_4 |    <0.001 |
|     bg_mem_reg_17152_17407_5_5 |    <0.001 |
|     bg_mem_reg_17152_17407_6_6 |    <0.001 |
|     bg_mem_reg_17152_17407_7_7 |    <0.001 |
|     bg_mem_reg_17408_17663_0_0 |    <0.001 |
|     bg_mem_reg_17408_17663_1_1 |    <0.001 |
|     bg_mem_reg_17408_17663_2_2 |    <0.001 |
|     bg_mem_reg_17408_17663_3_3 |    <0.001 |
|     bg_mem_reg_17408_17663_4_4 |    <0.001 |
|     bg_mem_reg_17408_17663_5_5 |    <0.001 |
|     bg_mem_reg_17408_17663_6_6 |    <0.001 |
|     bg_mem_reg_17408_17663_7_7 |    <0.001 |
|     bg_mem_reg_17664_17919_0_0 |    <0.001 |
|     bg_mem_reg_17664_17919_1_1 |    <0.001 |
|     bg_mem_reg_17664_17919_2_2 |    <0.001 |
|     bg_mem_reg_17664_17919_3_3 |    <0.001 |
|     bg_mem_reg_17664_17919_4_4 |    <0.001 |
|     bg_mem_reg_17664_17919_5_5 |    <0.001 |
|     bg_mem_reg_17664_17919_6_6 |    <0.001 |
|     bg_mem_reg_17664_17919_7_7 |    <0.001 |
|     bg_mem_reg_17920_18175_0_0 |    <0.001 |
|     bg_mem_reg_17920_18175_1_1 |    <0.001 |
|     bg_mem_reg_17920_18175_2_2 |    <0.001 |
|     bg_mem_reg_17920_18175_3_3 |    <0.001 |
|     bg_mem_reg_17920_18175_4_4 |    <0.001 |
|     bg_mem_reg_17920_18175_5_5 |    <0.001 |
|     bg_mem_reg_17920_18175_6_6 |    <0.001 |
|     bg_mem_reg_17920_18175_7_7 |    <0.001 |
|     bg_mem_reg_1792_2047_0_0   |    <0.001 |
|     bg_mem_reg_1792_2047_1_1   |    <0.001 |
|     bg_mem_reg_1792_2047_2_2   |    <0.001 |
|     bg_mem_reg_1792_2047_3_3   |    <0.001 |
|     bg_mem_reg_1792_2047_4_4   |    <0.001 |
|     bg_mem_reg_1792_2047_5_5   |    <0.001 |
|     bg_mem_reg_1792_2047_6_6   |    <0.001 |
|     bg_mem_reg_1792_2047_7_7   |    <0.001 |
|     bg_mem_reg_18176_18431_0_0 |    <0.001 |
|     bg_mem_reg_18176_18431_1_1 |    <0.001 |
|     bg_mem_reg_18176_18431_2_2 |    <0.001 |
|     bg_mem_reg_18176_18431_3_3 |    <0.001 |
|     bg_mem_reg_18176_18431_4_4 |    <0.001 |
|     bg_mem_reg_18176_18431_5_5 |    <0.001 |
|     bg_mem_reg_18176_18431_6_6 |    <0.001 |
|     bg_mem_reg_18176_18431_7_7 |    <0.001 |
|     bg_mem_reg_18432_18687_0_0 |    <0.001 |
|     bg_mem_reg_18432_18687_1_1 |    <0.001 |
|     bg_mem_reg_18432_18687_2_2 |    <0.001 |
|     bg_mem_reg_18432_18687_3_3 |    <0.001 |
|     bg_mem_reg_18432_18687_4_4 |    <0.001 |
|     bg_mem_reg_18432_18687_5_5 |    <0.001 |
|     bg_mem_reg_18432_18687_6_6 |    <0.001 |
|     bg_mem_reg_18432_18687_7_7 |    <0.001 |
|     bg_mem_reg_18688_18943_0_0 |    <0.001 |
|     bg_mem_reg_18688_18943_1_1 |    <0.001 |
|     bg_mem_reg_18688_18943_2_2 |    <0.001 |
|     bg_mem_reg_18688_18943_3_3 |    <0.001 |
|     bg_mem_reg_18688_18943_4_4 |    <0.001 |
|     bg_mem_reg_18688_18943_5_5 |    <0.001 |
|     bg_mem_reg_18688_18943_6_6 |    <0.001 |
|     bg_mem_reg_18688_18943_7_7 |    <0.001 |
|     bg_mem_reg_18944_19199_0_0 |    <0.001 |
|     bg_mem_reg_18944_19199_1_1 |    <0.001 |
|     bg_mem_reg_18944_19199_2_2 |    <0.001 |
|     bg_mem_reg_18944_19199_3_3 |    <0.001 |
|     bg_mem_reg_18944_19199_4_4 |    <0.001 |
|     bg_mem_reg_18944_19199_5_5 |    <0.001 |
|     bg_mem_reg_18944_19199_6_6 |    <0.001 |
|     bg_mem_reg_18944_19199_7_7 |    <0.001 |
|     bg_mem_reg_2048_2303_0_0   |    <0.001 |
|     bg_mem_reg_2048_2303_1_1   |    <0.001 |
|     bg_mem_reg_2048_2303_2_2   |    <0.001 |
|     bg_mem_reg_2048_2303_3_3   |    <0.001 |
|     bg_mem_reg_2048_2303_4_4   |    <0.001 |
|     bg_mem_reg_2048_2303_5_5   |    <0.001 |
|     bg_mem_reg_2048_2303_6_6   |    <0.001 |
|     bg_mem_reg_2048_2303_7_7   |    <0.001 |
|     bg_mem_reg_2304_2559_0_0   |    <0.001 |
|     bg_mem_reg_2304_2559_1_1   |    <0.001 |
|     bg_mem_reg_2304_2559_2_2   |    <0.001 |
|     bg_mem_reg_2304_2559_3_3   |    <0.001 |
|     bg_mem_reg_2304_2559_4_4   |    <0.001 |
|     bg_mem_reg_2304_2559_5_5   |    <0.001 |
|     bg_mem_reg_2304_2559_6_6   |    <0.001 |
|     bg_mem_reg_2304_2559_7_7   |    <0.001 |
|     bg_mem_reg_2560_2815_0_0   |    <0.001 |
|     bg_mem_reg_2560_2815_1_1   |    <0.001 |
|     bg_mem_reg_2560_2815_2_2   |    <0.001 |
|     bg_mem_reg_2560_2815_3_3   |    <0.001 |
|     bg_mem_reg_2560_2815_4_4   |    <0.001 |
|     bg_mem_reg_2560_2815_5_5   |    <0.001 |
|     bg_mem_reg_2560_2815_6_6   |    <0.001 |
|     bg_mem_reg_2560_2815_7_7   |    <0.001 |
|     bg_mem_reg_256_511_0_0     |    <0.001 |
|     bg_mem_reg_256_511_1_1     |    <0.001 |
|     bg_mem_reg_256_511_2_2     |    <0.001 |
|     bg_mem_reg_256_511_3_3     |    <0.001 |
|     bg_mem_reg_256_511_4_4     |    <0.001 |
|     bg_mem_reg_256_511_5_5     |    <0.001 |
|     bg_mem_reg_256_511_6_6     |    <0.001 |
|     bg_mem_reg_256_511_7_7     |    <0.001 |
|     bg_mem_reg_2816_3071_0_0   |    <0.001 |
|     bg_mem_reg_2816_3071_1_1   |    <0.001 |
|     bg_mem_reg_2816_3071_2_2   |    <0.001 |
|     bg_mem_reg_2816_3071_3_3   |    <0.001 |
|     bg_mem_reg_2816_3071_4_4   |    <0.001 |
|     bg_mem_reg_2816_3071_5_5   |    <0.001 |
|     bg_mem_reg_2816_3071_6_6   |    <0.001 |
|     bg_mem_reg_2816_3071_7_7   |    <0.001 |
|     bg_mem_reg_3072_3327_0_0   |    <0.001 |
|     bg_mem_reg_3072_3327_1_1   |    <0.001 |
|     bg_mem_reg_3072_3327_2_2   |    <0.001 |
|     bg_mem_reg_3072_3327_3_3   |    <0.001 |
|     bg_mem_reg_3072_3327_4_4   |    <0.001 |
|     bg_mem_reg_3072_3327_5_5   |    <0.001 |
|     bg_mem_reg_3072_3327_6_6   |    <0.001 |
|     bg_mem_reg_3072_3327_7_7   |    <0.001 |
|     bg_mem_reg_3328_3583_0_0   |    <0.001 |
|     bg_mem_reg_3328_3583_1_1   |    <0.001 |
|     bg_mem_reg_3328_3583_2_2   |    <0.001 |
|     bg_mem_reg_3328_3583_3_3   |    <0.001 |
|     bg_mem_reg_3328_3583_4_4   |    <0.001 |
|     bg_mem_reg_3328_3583_5_5   |    <0.001 |
|     bg_mem_reg_3328_3583_6_6   |    <0.001 |
|     bg_mem_reg_3328_3583_7_7   |    <0.001 |
|     bg_mem_reg_3584_3839_0_0   |    <0.001 |
|     bg_mem_reg_3584_3839_1_1   |    <0.001 |
|     bg_mem_reg_3584_3839_2_2   |    <0.001 |
|     bg_mem_reg_3584_3839_3_3   |    <0.001 |
|     bg_mem_reg_3584_3839_4_4   |    <0.001 |
|     bg_mem_reg_3584_3839_5_5   |    <0.001 |
|     bg_mem_reg_3584_3839_6_6   |    <0.001 |
|     bg_mem_reg_3584_3839_7_7   |    <0.001 |
|     bg_mem_reg_3840_4095_0_0   |    <0.001 |
|     bg_mem_reg_3840_4095_1_1   |    <0.001 |
|     bg_mem_reg_3840_4095_2_2   |    <0.001 |
|     bg_mem_reg_3840_4095_3_3   |    <0.001 |
|     bg_mem_reg_3840_4095_4_4   |    <0.001 |
|     bg_mem_reg_3840_4095_5_5   |    <0.001 |
|     bg_mem_reg_3840_4095_6_6   |    <0.001 |
|     bg_mem_reg_3840_4095_7_7   |    <0.001 |
|     bg_mem_reg_4096_4351_0_0   |    <0.001 |
|     bg_mem_reg_4096_4351_1_1   |    <0.001 |
|     bg_mem_reg_4096_4351_2_2   |    <0.001 |
|     bg_mem_reg_4096_4351_3_3   |    <0.001 |
|     bg_mem_reg_4096_4351_4_4   |    <0.001 |
|     bg_mem_reg_4096_4351_5_5   |    <0.001 |
|     bg_mem_reg_4096_4351_6_6   |    <0.001 |
|     bg_mem_reg_4096_4351_7_7   |    <0.001 |
|     bg_mem_reg_4352_4607_0_0   |    <0.001 |
|     bg_mem_reg_4352_4607_1_1   |    <0.001 |
|     bg_mem_reg_4352_4607_2_2   |    <0.001 |
|     bg_mem_reg_4352_4607_3_3   |    <0.001 |
|     bg_mem_reg_4352_4607_4_4   |    <0.001 |
|     bg_mem_reg_4352_4607_5_5   |    <0.001 |
|     bg_mem_reg_4352_4607_6_6   |    <0.001 |
|     bg_mem_reg_4352_4607_7_7   |    <0.001 |
|     bg_mem_reg_4608_4863_0_0   |    <0.001 |
|     bg_mem_reg_4608_4863_1_1   |    <0.001 |
|     bg_mem_reg_4608_4863_2_2   |    <0.001 |
|     bg_mem_reg_4608_4863_3_3   |    <0.001 |
|     bg_mem_reg_4608_4863_4_4   |    <0.001 |
|     bg_mem_reg_4608_4863_5_5   |    <0.001 |
|     bg_mem_reg_4608_4863_6_6   |    <0.001 |
|     bg_mem_reg_4608_4863_7_7   |    <0.001 |
|     bg_mem_reg_4864_5119_0_0   |    <0.001 |
|     bg_mem_reg_4864_5119_1_1   |    <0.001 |
|     bg_mem_reg_4864_5119_2_2   |    <0.001 |
|     bg_mem_reg_4864_5119_3_3   |    <0.001 |
|     bg_mem_reg_4864_5119_4_4   |    <0.001 |
|     bg_mem_reg_4864_5119_5_5   |    <0.001 |
|     bg_mem_reg_4864_5119_6_6   |    <0.001 |
|     bg_mem_reg_4864_5119_7_7   |    <0.001 |
|     bg_mem_reg_5120_5375_0_0   |    <0.001 |
|     bg_mem_reg_5120_5375_1_1   |    <0.001 |
|     bg_mem_reg_5120_5375_2_2   |    <0.001 |
|     bg_mem_reg_5120_5375_3_3   |    <0.001 |
|     bg_mem_reg_5120_5375_4_4   |    <0.001 |
|     bg_mem_reg_5120_5375_5_5   |    <0.001 |
|     bg_mem_reg_5120_5375_6_6   |    <0.001 |
|     bg_mem_reg_5120_5375_7_7   |    <0.001 |
|     bg_mem_reg_512_767_0_0     |    <0.001 |
|     bg_mem_reg_512_767_1_1     |    <0.001 |
|     bg_mem_reg_512_767_2_2     |    <0.001 |
|     bg_mem_reg_512_767_3_3     |    <0.001 |
|     bg_mem_reg_512_767_4_4     |    <0.001 |
|     bg_mem_reg_512_767_5_5     |    <0.001 |
|     bg_mem_reg_512_767_6_6     |    <0.001 |
|     bg_mem_reg_512_767_7_7     |    <0.001 |
|     bg_mem_reg_5376_5631_0_0   |    <0.001 |
|     bg_mem_reg_5376_5631_1_1   |    <0.001 |
|     bg_mem_reg_5376_5631_2_2   |    <0.001 |
|     bg_mem_reg_5376_5631_3_3   |    <0.001 |
|     bg_mem_reg_5376_5631_4_4   |    <0.001 |
|     bg_mem_reg_5376_5631_5_5   |    <0.001 |
|     bg_mem_reg_5376_5631_6_6   |    <0.001 |
|     bg_mem_reg_5376_5631_7_7   |    <0.001 |
|     bg_mem_reg_5632_5887_0_0   |    <0.001 |
|     bg_mem_reg_5632_5887_1_1   |    <0.001 |
|     bg_mem_reg_5632_5887_2_2   |    <0.001 |
|     bg_mem_reg_5632_5887_3_3   |    <0.001 |
|     bg_mem_reg_5632_5887_4_4   |    <0.001 |
|     bg_mem_reg_5632_5887_5_5   |    <0.001 |
|     bg_mem_reg_5632_5887_6_6   |    <0.001 |
|     bg_mem_reg_5632_5887_7_7   |    <0.001 |
|     bg_mem_reg_5888_6143_0_0   |    <0.001 |
|     bg_mem_reg_5888_6143_1_1   |    <0.001 |
|     bg_mem_reg_5888_6143_2_2   |    <0.001 |
|     bg_mem_reg_5888_6143_3_3   |    <0.001 |
|     bg_mem_reg_5888_6143_4_4   |    <0.001 |
|     bg_mem_reg_5888_6143_5_5   |    <0.001 |
|     bg_mem_reg_5888_6143_6_6   |    <0.001 |
|     bg_mem_reg_5888_6143_7_7   |    <0.001 |
|     bg_mem_reg_6144_6399_0_0   |    <0.001 |
|     bg_mem_reg_6144_6399_1_1   |    <0.001 |
|     bg_mem_reg_6144_6399_2_2   |    <0.001 |
|     bg_mem_reg_6144_6399_3_3   |    <0.001 |
|     bg_mem_reg_6144_6399_4_4   |    <0.001 |
|     bg_mem_reg_6144_6399_5_5   |    <0.001 |
|     bg_mem_reg_6144_6399_6_6   |    <0.001 |
|     bg_mem_reg_6144_6399_7_7   |    <0.001 |
|     bg_mem_reg_6400_6655_0_0   |    <0.001 |
|     bg_mem_reg_6400_6655_1_1   |    <0.001 |
|     bg_mem_reg_6400_6655_2_2   |    <0.001 |
|     bg_mem_reg_6400_6655_3_3   |    <0.001 |
|     bg_mem_reg_6400_6655_4_4   |    <0.001 |
|     bg_mem_reg_6400_6655_5_5   |    <0.001 |
|     bg_mem_reg_6400_6655_6_6   |    <0.001 |
|     bg_mem_reg_6400_6655_7_7   |    <0.001 |
|     bg_mem_reg_6656_6911_0_0   |    <0.001 |
|     bg_mem_reg_6656_6911_1_1   |    <0.001 |
|     bg_mem_reg_6656_6911_2_2   |    <0.001 |
|     bg_mem_reg_6656_6911_3_3   |    <0.001 |
|     bg_mem_reg_6656_6911_4_4   |    <0.001 |
|     bg_mem_reg_6656_6911_5_5   |    <0.001 |
|     bg_mem_reg_6656_6911_6_6   |    <0.001 |
|     bg_mem_reg_6656_6911_7_7   |    <0.001 |
|     bg_mem_reg_6912_7167_0_0   |    <0.001 |
|     bg_mem_reg_6912_7167_1_1   |    <0.001 |
|     bg_mem_reg_6912_7167_2_2   |    <0.001 |
|     bg_mem_reg_6912_7167_3_3   |    <0.001 |
|     bg_mem_reg_6912_7167_4_4   |    <0.001 |
|     bg_mem_reg_6912_7167_5_5   |    <0.001 |
|     bg_mem_reg_6912_7167_6_6   |    <0.001 |
|     bg_mem_reg_6912_7167_7_7   |    <0.001 |
|     bg_mem_reg_7168_7423_0_0   |    <0.001 |
|     bg_mem_reg_7168_7423_1_1   |    <0.001 |
|     bg_mem_reg_7168_7423_2_2   |    <0.001 |
|     bg_mem_reg_7168_7423_3_3   |    <0.001 |
|     bg_mem_reg_7168_7423_4_4   |    <0.001 |
|     bg_mem_reg_7168_7423_5_5   |    <0.001 |
|     bg_mem_reg_7168_7423_6_6   |    <0.001 |
|     bg_mem_reg_7168_7423_7_7   |    <0.001 |
|     bg_mem_reg_7424_7679_0_0   |    <0.001 |
|     bg_mem_reg_7424_7679_1_1   |    <0.001 |
|     bg_mem_reg_7424_7679_2_2   |    <0.001 |
|     bg_mem_reg_7424_7679_3_3   |    <0.001 |
|     bg_mem_reg_7424_7679_4_4   |    <0.001 |
|     bg_mem_reg_7424_7679_5_5   |    <0.001 |
|     bg_mem_reg_7424_7679_6_6   |    <0.001 |
|     bg_mem_reg_7424_7679_7_7   |    <0.001 |
|     bg_mem_reg_7680_7935_0_0   |    <0.001 |
|     bg_mem_reg_7680_7935_1_1   |    <0.001 |
|     bg_mem_reg_7680_7935_2_2   |    <0.001 |
|     bg_mem_reg_7680_7935_3_3   |    <0.001 |
|     bg_mem_reg_7680_7935_4_4   |    <0.001 |
|     bg_mem_reg_7680_7935_5_5   |    <0.001 |
|     bg_mem_reg_7680_7935_6_6   |    <0.001 |
|     bg_mem_reg_7680_7935_7_7   |    <0.001 |
|     bg_mem_reg_768_1023_0_0    |    <0.001 |
|     bg_mem_reg_768_1023_1_1    |    <0.001 |
|     bg_mem_reg_768_1023_2_2    |    <0.001 |
|     bg_mem_reg_768_1023_3_3    |    <0.001 |
|     bg_mem_reg_768_1023_4_4    |    <0.001 |
|     bg_mem_reg_768_1023_5_5    |    <0.001 |
|     bg_mem_reg_768_1023_6_6    |    <0.001 |
|     bg_mem_reg_768_1023_7_7    |    <0.001 |
|     bg_mem_reg_7936_8191_0_0   |    <0.001 |
|     bg_mem_reg_7936_8191_1_1   |    <0.001 |
|     bg_mem_reg_7936_8191_2_2   |    <0.001 |
|     bg_mem_reg_7936_8191_3_3   |    <0.001 |
|     bg_mem_reg_7936_8191_4_4   |    <0.001 |
|     bg_mem_reg_7936_8191_5_5   |    <0.001 |
|     bg_mem_reg_7936_8191_6_6   |    <0.001 |
|     bg_mem_reg_7936_8191_7_7   |    <0.001 |
|     bg_mem_reg_8192_8447_0_0   |    <0.001 |
|     bg_mem_reg_8192_8447_1_1   |    <0.001 |
|     bg_mem_reg_8192_8447_2_2   |    <0.001 |
|     bg_mem_reg_8192_8447_3_3   |    <0.001 |
|     bg_mem_reg_8192_8447_4_4   |    <0.001 |
|     bg_mem_reg_8192_8447_5_5   |    <0.001 |
|     bg_mem_reg_8192_8447_6_6   |    <0.001 |
|     bg_mem_reg_8192_8447_7_7   |    <0.001 |
|     bg_mem_reg_8448_8703_0_0   |    <0.001 |
|     bg_mem_reg_8448_8703_1_1   |    <0.001 |
|     bg_mem_reg_8448_8703_2_2   |    <0.001 |
|     bg_mem_reg_8448_8703_3_3   |    <0.001 |
|     bg_mem_reg_8448_8703_4_4   |    <0.001 |
|     bg_mem_reg_8448_8703_5_5   |    <0.001 |
|     bg_mem_reg_8448_8703_6_6   |    <0.001 |
|     bg_mem_reg_8448_8703_7_7   |    <0.001 |
|     bg_mem_reg_8704_8959_0_0   |    <0.001 |
|     bg_mem_reg_8704_8959_1_1   |    <0.001 |
|     bg_mem_reg_8704_8959_2_2   |    <0.001 |
|     bg_mem_reg_8704_8959_3_3   |    <0.001 |
|     bg_mem_reg_8704_8959_4_4   |    <0.001 |
|     bg_mem_reg_8704_8959_5_5   |    <0.001 |
|     bg_mem_reg_8704_8959_6_6   |    <0.001 |
|     bg_mem_reg_8704_8959_7_7   |    <0.001 |
|     bg_mem_reg_8960_9215_0_0   |    <0.001 |
|     bg_mem_reg_8960_9215_1_1   |    <0.001 |
|     bg_mem_reg_8960_9215_2_2   |    <0.001 |
|     bg_mem_reg_8960_9215_3_3   |    <0.001 |
|     bg_mem_reg_8960_9215_4_4   |    <0.001 |
|     bg_mem_reg_8960_9215_5_5   |    <0.001 |
|     bg_mem_reg_8960_9215_6_6   |    <0.001 |
|     bg_mem_reg_8960_9215_7_7   |    <0.001 |
|     bg_mem_reg_9216_9471_0_0   |    <0.001 |
|     bg_mem_reg_9216_9471_1_1   |    <0.001 |
|     bg_mem_reg_9216_9471_2_2   |    <0.001 |
|     bg_mem_reg_9216_9471_3_3   |    <0.001 |
|     bg_mem_reg_9216_9471_4_4   |    <0.001 |
|     bg_mem_reg_9216_9471_5_5   |    <0.001 |
|     bg_mem_reg_9216_9471_6_6   |    <0.001 |
|     bg_mem_reg_9216_9471_7_7   |    <0.001 |
|     bg_mem_reg_9472_9727_0_0   |    <0.001 |
|     bg_mem_reg_9472_9727_1_1   |    <0.001 |
|     bg_mem_reg_9472_9727_2_2   |    <0.001 |
|     bg_mem_reg_9472_9727_3_3   |    <0.001 |
|     bg_mem_reg_9472_9727_4_4   |    <0.001 |
|     bg_mem_reg_9472_9727_5_5   |    <0.001 |
|     bg_mem_reg_9472_9727_6_6   |    <0.001 |
|     bg_mem_reg_9472_9727_7_7   |    <0.001 |
|     bg_mem_reg_9728_9983_0_0   |    <0.001 |
|     bg_mem_reg_9728_9983_1_1   |    <0.001 |
|     bg_mem_reg_9728_9983_2_2   |    <0.001 |
|     bg_mem_reg_9728_9983_3_3   |    <0.001 |
|     bg_mem_reg_9728_9983_4_4   |    <0.001 |
|     bg_mem_reg_9728_9983_5_5   |    <0.001 |
|     bg_mem_reg_9728_9983_6_6   |    <0.001 |
|     bg_mem_reg_9728_9983_7_7   |    <0.001 |
|     bg_mem_reg_9984_10239_0_0  |    <0.001 |
|     bg_mem_reg_9984_10239_1_1  |    <0.001 |
|     bg_mem_reg_9984_10239_2_2  |    <0.001 |
|     bg_mem_reg_9984_10239_3_3  |    <0.001 |
|     bg_mem_reg_9984_10239_4_4  |    <0.001 |
|     bg_mem_reg_9984_10239_5_5  |    <0.001 |
|     bg_mem_reg_9984_10239_6_6  |    <0.001 |
|     bg_mem_reg_9984_10239_7_7  |    <0.001 |
|   u_cls                        |    <0.001 |
|   u_moment                     |    <0.001 |
|   u_servo0                     |     0.014 |
|   u_servo1                     |     0.014 |
|   u_servo2                     |     0.014 |
|   u_servo_ctrl                 |    <0.001 |
|   u_spi                        |    <0.001 |
+--------------------------------+-----------+


