// Seed: 4263872582
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wor id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign id_1 = id_3;
  assign id_2 = 1;
  wire id_4;
  localparam integer id_5 = -1;
  assign id_2 = -1;
  logic id_6 = 1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd12,
    parameter id_4 = 32'd38
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout supply1 id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6
  );
  input wire _id_4;
  inout wire _id_3;
  input wire id_2;
  output reg id_1;
  parameter id_11 = 1;
  always_comb id_1 <= 1;
  assign id_8 = -1;
  assign id_7[~-1===id_3] = id_11[id_4];
  assign id_8 = id_8;
  wire  id_12;
  logic id_13;
  ;
endmodule
