{
  "module_name": "instruction.json",
  "hash_id": "e1560b2f9e95426c2b82d72b8bb48100a1d0414d4da6ce2111d6f406f5baa652",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a76/instruction.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"SW_INCR\"\n    },\n    {\n        \"PublicDescription\": \"This event counts all retired instructions, including those that fail their condition check.\",\n        \"ArchStdEvent\": \"INST_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_RETURN\"\n    },\n    {\n        \"PublicDescription\": \"This event only counts writes to CONTEXTIDR in AArch32 state, and via the CONTEXTIDR_EL1 mnemonic in AArch64 state.\",\n        \"ArchStdEvent\": \"CID_WRITE_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"INST_SPEC\"\n    },\n    {\n        \"PublicDescription\": \"This event only counts writes to TTBR0/TTBR1 in AArch32 state and TTBR0_EL1/TTBR1_EL1 in AArch64 state.\",\n        \"ArchStdEvent\": \"TTBR_WRITE_RETIRED\"\n    },\n    {\n        \"PublicDescription\": \"This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches.\",\n        \"ArchStdEvent\": \"BR_RETIRED\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush.\",\n        \"ArchStdEvent\": \"BR_MIS_PRED_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_IMMED_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_INDIRECT_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_RETURN_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"CRYPTO_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DMB_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DSB_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ISB_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LDREX_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LDST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LD_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"PC_WRITE_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"RC_LD_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"RC_ST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"STREX_FAIL_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"STREX_PASS_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"STREX_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"VFP_SPEC\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}