
5. Printing statistics.

=== signedmul ===

   Number of wires:                 21
   Number of wire bits:            278
   Number of public wires:          14
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            3
     $dff                            7
     $eq                             1
     $mul                            1
     $mux                            3
     $not                            3
     $sdff                           2

=== vecmat_mul_h ===

   Number of wires:                  7
   Number of wire bits:           5122
   Number of public wires:           7
   Number of public wire bits:    5122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $dffe                           2
     signedmul                      64

=== design hierarchy ===

   vecmat_mul_h                      1
     signedmul                      64

   Number of wires:               1351
   Number of wire bits:          22914
   Number of public wires:         903
   Number of public wire bits:   16706
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1282
     $add                          192
     $dff                          448
     $dffe                           2
     $eq                            64
     $mul                           64
     $mux                          192
     $not                          192
     $sdff                         128

