<stg><name>blurf</name>


<trans_list>

<trans id="498" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="3" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="3" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="3" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="3" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="3" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="3" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="19" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="26" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="33" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="40" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="44" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="48" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="52" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="56" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a1) nounwind, !map !64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b1) nounwind, !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @blurf_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %rows_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln75, %rows_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="14">
<![CDATA[
:2  %zext_ln75_1 = zext i14 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="14">
<![CDATA[
:3  %zext_ln75_2 = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %add_ln75 = add i14 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
:5  %zext_ln75 = zext i7 %i_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %icmp_ln75 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln75, label %26, label %rows_begin

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
rows_begin:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
rows_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="7">
<![CDATA[
rows_begin:2  %zext_ln106 = zext i7 %i to i15

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
rows_begin:3  %mul_ln106 = mul i15 100, %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="15">
<![CDATA[
rows_begin:4  %trunc_ln106 = trunc i15 %mul_ln106 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="15">
<![CDATA[
rows_begin:5  %zext_ln106_1 = zext i15 %mul_ln106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
rows_begin:6  %add_ln106 = add i14 98, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
rows_begin:7  %zext_ln106_2 = zext i14 %add_ln106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:8  %a1_addr_8 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="a1_addr_8"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
rows_begin:9  %add_ln110 = add i14 99, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="14">
<![CDATA[
rows_begin:10  %zext_ln110 = zext i14 %add_ln110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:11  %a1_addr_9 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="a1_addr_9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:12  %a1_addr_14 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="a1_addr_14"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
rows_begin:13  %or_ln148 = or i14 %trunc_ln106, 1

]]></Node>
<StgValue><ssdm name="or_ln148"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="14">
<![CDATA[
rows_begin:14  %zext_ln148 = zext i14 %or_ln148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:15  %a1_addr_15 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="a1_addr_15"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
rows_begin:16  %add_ln93 = add i14 98, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="14">
<![CDATA[
rows_begin:17  %zext_ln93 = zext i14 %add_ln93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:18  %a1_addr_4 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="a1_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
rows_begin:19  %add_ln101_3 = add i14 99, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="14">
<![CDATA[
rows_begin:20  %zext_ln101_2 = zext i14 %add_ln101_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:21  %a1_addr_7 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="a1_addr_7"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
rows_begin:22  %or_ln125 = or i14 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="14">
<![CDATA[
rows_begin:23  %zext_ln125 = zext i14 %or_ln125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:24  %a1_addr_12 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="a1_addr_12"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:25  %a1_addr_13 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="a1_addr_13"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:26  %b1_addr_1 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="b1_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:27  %b1_addr_2 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="b1_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
rows_begin:28  %icmp_ln91 = icmp eq i7 %i_0, -29

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rows_begin:29  %add_ln95 = add i8 -1, %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="8">
<![CDATA[
rows_begin:30  %sext_ln95 = sext i8 %add_ln95 to i15

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
rows_begin:31  %mul_ln95 = mul i15 100, %sext_ln95

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="15">
<![CDATA[
rows_begin:32  %sext_ln95_1 = sext i15 %mul_ln95 to i64

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
rows_begin:33  %add_ln95_1 = add i15 99, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="15">
<![CDATA[
rows_begin:34  %sext_ln95_2 = sext i15 %add_ln95_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln95_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:35  %a1_addr_5 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="a1_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
rows_begin:36  %add_ln97 = add i15 98, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="15">
<![CDATA[
rows_begin:37  %sext_ln97 = sext i15 %add_ln97 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:38  %a1_addr_6 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln97

]]></Node>
<StgValue><ssdm name="a1_addr_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:39  %a1_addr_10 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="a1_addr_10"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
rows_begin:40  %or_ln121 = or i15 %mul_ln95, 1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="15">
<![CDATA[
rows_begin:41  %zext_ln121 = zext i15 %or_ln121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rows_begin:42  %a1_addr_11 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="a1_addr_11"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
rows_begin:43  %icmp_ln103 = icmp eq i7 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
rows_begin:44  br label %2

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln203"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i7 [ 0, %rows_begin ], [ %j, %colll_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
:1  %zext_ln77 = zext i7 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln77 = icmp eq i7 %j_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln77, label %rows_end, label %colll_begin

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
colll_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
colll_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
colll_begin:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln79"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
colll_begin:3  %or_ln79 = or i7 %j_0, %i_0

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
colll_begin:4  %icmp_ln79 = icmp eq i7 %or_ln79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
colll_begin:5  br i1 %icmp_ln79, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln91_1 = icmp eq i7 %j_0, -29

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln91 = and i1 %icmp_ln91, %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln91, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln103 = and i1 %icmp_ln103, %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %and_ln103, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln116 = icmp eq i7 %j_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln116 = and i1 %icmp_ln91, %icmp_ln116

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln116, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln91_1, label %11, label %12

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln116, label %13, label %14

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln103, label %15, label %16

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln91, label %17, label %18

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln178_1 = zext i7 %j to i14

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln178 = add i14 %zext_ln178_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln178_2 = zext i14 %add_ln178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a1_addr_28 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="a1_addr_28"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="14">
<![CDATA[
:11  %right_5 = load i32* %a1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="right_5"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %add_ln179 = add i8 %zext_ln77, -1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="8">
<![CDATA[
:13  %sext_ln179 = sext i8 %add_ln179 to i15

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %add_ln179_1 = add i15 %sext_ln179, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="15">
<![CDATA[
:16  %zext_ln179 = zext i15 %add_ln179_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a1_addr_29 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="a1_addr_29"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
:24  %left_5 = load i32* %a1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="left_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln166 = add i8 %zext_ln77, -1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="8">
<![CDATA[
:1  %sext_ln166 = sext i8 %add_ln166 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln166_1 = add i15 %sext_ln166, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln166_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln166 = zext i15 %add_ln166_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a1_addr_22 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="a1_addr_22"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
:8  %left_4 = load i32* %a1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="left_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="7">
<![CDATA[
:9  %zext_ln168 = zext i7 %j_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:11  %add_ln168 = add i15 %zext_ln168, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="15">
<![CDATA[
:12  %zext_ln168_2 = zext i15 %add_ln168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a1_addr_23 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="a1_addr_23"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
:18  %top_4 = load i32* %a1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="top_4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln154 = add i8 %zext_ln77, -1

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="8">
<![CDATA[
:1  %sext_ln154 = sext i8 %add_ln154 to i14

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="8">
<![CDATA[
:2  %sext_ln154_1 = sext i8 %add_ln154 to i15

]]></Node>
<StgValue><ssdm name="sext_ln154_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln154_1 = add i15 %sext_ln154_1, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln154_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="15">
<![CDATA[
:4  %zext_ln154 = zext i15 %add_ln154_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a1_addr_16 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln154

]]></Node>
<StgValue><ssdm name="a1_addr_16"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln155 = add i14 %sext_ln154, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="14">
<![CDATA[
:7  %zext_ln155 = zext i14 %add_ln155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a1_addr_17 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="a1_addr_17"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="14">
<![CDATA[
:9  %left_3 = load i32* %a1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="left_3"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="14">
<![CDATA[
:10  %sw_2 = load i32* %a1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sw_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="14">
<![CDATA[
:0  %top_3 = load i32* %a1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="top_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="14">
<![CDATA[
:1  %ne_1 = load i32* %a1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ne_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="14">
<![CDATA[
:0  %left_2 = load i32* %a1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="left_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="14">
<![CDATA[
:1  %sw_1 = load i32* %a1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sw_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="14">
<![CDATA[
:0  %top_1 = load i32* %a1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="top_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="14">
<![CDATA[
:1  %ne = load i32* %a1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ne"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
:0  %left_1 = load i32* %a1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="14">
<![CDATA[
:1  %sw = load i32* %a1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sw"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="14">
<![CDATA[
:0  %left = load i32* %a1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="14">
<![CDATA[
:1  %top = load i32* %a1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="7">
<![CDATA[
:0  %zext_ln86 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln86 = add i14 %trunc_ln106, %zext_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="14">
<![CDATA[
:2  %zext_ln86_1 = zext i14 %add_ln86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a1_addr = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="a1_addr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
:8  %bottom = load i32* %a1_addr, align 4

]]></Node>
<StgValue><ssdm name="bottom"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="7">
<![CDATA[
:9  %zext_ln87 = zext i7 %j to i14

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %add_ln87 = add i14 %trunc_ln106, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="14">
<![CDATA[
:11  %zext_ln87_1 = zext i14 %add_ln87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a1_addr_1 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="a1_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="14">
<![CDATA[
:16  %se = load i32* %a1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="se"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rows_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
rows_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln178 = zext i7 %j to i15

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln181 = add i15 %zext_ln178, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="15">
<![CDATA[
:6  %zext_ln181 = zext i15 %add_ln181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a1_addr_31 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="a1_addr_31"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="14">
<![CDATA[
:11  %right_5 = load i32* %a1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="right_5"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %add_ln182 = add i15 %sext_ln179, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
:24  %left_5 = load i32* %a1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="left_5"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="7">
<![CDATA[
:25  %zext_ln180 = zext i7 %j_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %add_ln180 = add i15 %zext_ln180, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="15">
<![CDATA[
:28  %zext_ln180_2 = zext i15 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a1_addr_30 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="a1_addr_30"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
:37  %top_5 = load i32* %a1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="top_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
:38  %ne_3 = load i32* %a1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="ne_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %add_ln186 = add i32 %right_5, %left_5

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="210" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %add_ln184 = add i14 %zext_ln178_1, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="8">
<![CDATA[
:14  %sext_ln179_1 = sext i8 %add_ln179 to i14

]]></Node>
<StgValue><ssdm name="sext_ln179_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="15">
<![CDATA[
:19  %sext_ln182 = sext i15 %add_ln182 to i64

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a1_addr_32 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln182

]]></Node>
<StgValue><ssdm name="a1_addr_32"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:21  %add_ln185 = add i14 %sext_ln179_1, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="7">
<![CDATA[
:26  %zext_ln180_1 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:30  %add_ln183 = add i14 %zext_ln180_1, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:33  %add_ln186_8 = add i14 %zext_ln180_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln186_8"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
:37  %top_5 = load i32* %a1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="top_5"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
:38  %ne_3 = load i32* %a1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="ne_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
:39  %nw_3 = load i32* %a1_addr_32, align 4

]]></Node>
<StgValue><ssdm name="nw_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %add_ln186_1 = add i32 %top_5, %ne_3

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="14">
<![CDATA[
:9  %zext_ln184 = zext i14 %add_ln184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a1_addr_34 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="a1_addr_34"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="14">
<![CDATA[
:31  %zext_ln183 = zext i14 %add_ln183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %a1_addr_33 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="a1_addr_33"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
:39  %nw_3 = load i32* %a1_addr_32, align 4

]]></Node>
<StgValue><ssdm name="nw_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="14">
<![CDATA[
:40  %bottom_5 = load i32* %a1_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bottom_5"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="14">
<![CDATA[
:41  %se_3 = load i32* %a1_addr_34, align 4

]]></Node>
<StgValue><ssdm name="se_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="14">
<![CDATA[
:22  %zext_ln185 = zext i14 %add_ln185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a1_addr_35 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="a1_addr_35"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="14">
<![CDATA[
:34  %zext_ln186 = zext i14 %add_ln186_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %a1_addr_36 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="a1_addr_36"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="14">
<![CDATA[
:40  %bottom_5 = load i32* %a1_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bottom_5"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="14">
<![CDATA[
:41  %se_3 = load i32* %a1_addr_34, align 4

]]></Node>
<StgValue><ssdm name="se_3"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
:42  %sw_3 = load i32* %a1_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sw_3"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="14">
<![CDATA[
:43  %a1_load_45 = load i32* %a1_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a1_load_45"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="237" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
:42  %sw_3 = load i32* %a1_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sw_3"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="14">
<![CDATA[
:43  %a1_load_45 = load i32* %a1_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a1_load_45"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %add_ln186_4 = add i32 %sw_3, %a1_load_45

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %add_ln186_5 = add i32 %add_ln186_4, %se_3

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="241" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %add_ln186_2 = add i32 %add_ln186_1, %add_ln186

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %add_ln186_3 = add i32 %nw_3, %bottom_5

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %add_ln186_6 = add i32 %add_ln186_5, %add_ln186_3

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %add_ln186_7 = add i32 %add_ln186_6, %add_ln186_2

]]></Node>
<StgValue><ssdm name="add_ln186_7"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln186_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="65" op_0_bw="32">
<![CDATA[
:52  %sext_ln186 = sext i32 %add_ln186_7 to i65

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:53  %mul_ln186 = mul i65 %sext_ln186, 7635497416

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_38 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln186, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="249" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:54  %sub_ln186 = sub i65 0, %mul_ln186

]]></Node>
<StgValue><ssdm name="sub_ln186"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_37 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln186, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="29">
<![CDATA[
:57  %sext_ln186_1 = sext i29 %tmp_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln186_1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="29">
<![CDATA[
:59  %sext_ln186_2 = sext i29 %tmp_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln186_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %select_ln186 = select i1 %tmp_36, i32 %sext_ln186_1, i32 %sext_ln186_2

]]></Node>
<StgValue><ssdm name="select_ln186"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %sub_ln186_1 = sub i32 0, %select_ln186

]]></Node>
<StgValue><ssdm name="sub_ln186_1"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %select_ln186_1 = select i1 %tmp_36, i32 %sub_ln186_1, i32 %sext_ln186_2

]]></Node>
<StgValue><ssdm name="select_ln186_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b1_addr_5 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="b1_addr_5"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:63  store i32 %select_ln186_1, i32* %b1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
<literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %colll_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
colll_end:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str5, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
colll_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="268" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln170 = add i15 %sext_ln166, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="15">
<![CDATA[
:6  %zext_ln170 = zext i15 %add_ln170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a1_addr_25 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="a1_addr_25"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
:8  %left_4 = load i32* %a1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="left_4"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
:18  %top_4 = load i32* %a1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="top_4"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="7">
<![CDATA[
:19  %zext_ln169 = zext i7 %j to i15

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:21  %add_ln169 = add i15 %zext_ln169, %mul_ln95

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="15">
<![CDATA[
:22  %zext_ln169_2 = zext i15 %add_ln169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169_2"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a1_addr_24 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln169_2

]]></Node>
<StgValue><ssdm name="a1_addr_24"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
:27  %ne_2 = load i32* %a1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="ne_2"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="14">
<![CDATA[
:28  %nw_2 = load i32* %a1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="nw_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="7">
<![CDATA[
:10  %zext_ln168_1 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %add_ln174_5 = add i14 %zext_ln168_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
:15  %zext_ln174 = zext i14 %add_ln174_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a1_addr_27 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="a1_addr_27"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="7">
<![CDATA[
:20  %zext_ln169_1 = zext i7 %j to i14

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:24  %add_ln173 = add i14 %zext_ln169_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="14">
<![CDATA[
:25  %zext_ln173 = zext i14 %add_ln173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a1_addr_26 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="a1_addr_26"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
:27  %ne_2 = load i32* %a1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="ne_2"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="14">
<![CDATA[
:28  %nw_2 = load i32* %a1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="nw_2"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
:29  %right_4 = load i32* %a1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="right_4"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
:30  %a1_load_36 = load i32* %a1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a1_load_36"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %add_ln174 = add i32 %top_4, %ne_2

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="292" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
:29  %right_4 = load i32* %a1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="right_4"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
:30  %a1_load_36 = load i32* %a1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a1_load_36"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %add_ln174_2 = add i32 %right_4, %a1_load_36

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %add_ln174_3 = add i32 %add_ln174_2, %nw_2

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="296" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %add_ln174_1 = add i32 %add_ln174, %left_4

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %add_ln174_4 = add i32 %add_ln174_3, %add_ln174_1

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln174_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="65" op_0_bw="32">
<![CDATA[
:36  %sext_ln174 = sext i32 %add_ln174_4 to i65

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:37  %mul_ln174 = mul i65 %sext_ln174, 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_35 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln174, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="302" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:38  %sub_ln174 = sub i65 0, %mul_ln174

]]></Node>
<StgValue><ssdm name="sub_ln174"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %tmp_34 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln174, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="30">
<![CDATA[
:41  %sext_ln174_1 = sext i30 %tmp_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln174_1"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="30">
<![CDATA[
:43  %sext_ln174_2 = sext i30 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln174_2"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %select_ln174 = select i1 %tmp_33, i32 %sext_ln174_1, i32 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sub_ln174_1 = sub i32 0, %select_ln174

]]></Node>
<StgValue><ssdm name="sub_ln174_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %select_ln174_1 = select i1 %tmp_33, i32 %sub_ln174_1, i32 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="select_ln174_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %b1_addr_4 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="b1_addr_4"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:47  store i32 %select_ln174_1, i32* %b1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %19

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="14">
<![CDATA[
:9  %left_3 = load i32* %a1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="left_3"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="14">
<![CDATA[
:10  %sw_2 = load i32* %a1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sw_2"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="7">
<![CDATA[
:11  %zext_ln159 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12  %add_ln159 = add i14 %zext_ln159, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
:13  %zext_ln159_1 = zext i14 %add_ln159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a1_addr_18 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="a1_addr_18"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
:19  %bottom_4 = load i32* %a1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bottom_4"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="7">
<![CDATA[
:20  %zext_ln160 = zext i7 %j to i14

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:21  %add_ln160 = add i14 %zext_ln160, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="14">
<![CDATA[
:22  %zext_ln160_1 = zext i14 %add_ln160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a1_addr_19 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="a1_addr_19"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="14">
<![CDATA[
:27  %se_2 = load i32* %a1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="se_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="324" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:15  %add_ln162_5 = add i14 %zext_ln159, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln162_5"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="14">
<![CDATA[
:16  %zext_ln162 = zext i14 %add_ln162_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a1_addr_21 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="a1_addr_21"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
:19  %bottom_4 = load i32* %a1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bottom_4"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:24  %add_ln161 = add i14 %zext_ln160, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="14">
<![CDATA[
:25  %zext_ln161 = zext i14 %add_ln161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a1_addr_20 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="a1_addr_20"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="14">
<![CDATA[
:27  %se_2 = load i32* %a1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="se_2"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="14">
<![CDATA[
:28  %right_3 = load i32* %a1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="right_3"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="14">
<![CDATA[
:29  %a1_load_30 = load i32* %a1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a1_load_30"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %add_ln162 = add i32 %sw_2, %bottom_4

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="335" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="14">
<![CDATA[
:28  %right_3 = load i32* %a1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="right_3"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="14">
<![CDATA[
:29  %a1_load_30 = load i32* %a1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a1_load_30"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %add_ln162_2 = add i32 %right_3, %a1_load_30

]]></Node>
<StgValue><ssdm name="add_ln162_2"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %add_ln162_3 = add i32 %add_ln162_2, %se_2

]]></Node>
<StgValue><ssdm name="add_ln162_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="339" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %add_ln162_1 = add i32 %add_ln162, %left_3

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %add_ln162_4 = add i32 %add_ln162_3, %add_ln162_1

]]></Node>
<StgValue><ssdm name="add_ln162_4"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln162_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="65" op_0_bw="32">
<![CDATA[
:35  %sext_ln162 = sext i32 %add_ln162_4 to i65

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:36  %mul_ln162 = mul i65 %sext_ln162, 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln162"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_32 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln162, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="345" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:37  %sub_ln162 = sub i65 0, %mul_ln162

]]></Node>
<StgValue><ssdm name="sub_ln162"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %tmp_31 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln162, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="30">
<![CDATA[
:40  %sext_ln162_1 = sext i30 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="30">
<![CDATA[
:42  %sext_ln162_2 = sext i30 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln162_2"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %select_ln162 = select i1 %tmp_30, i32 %sext_ln162_1, i32 %sext_ln162_2

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sub_ln162_1 = sub i32 0, %select_ln162

]]></Node>
<StgValue><ssdm name="sub_ln162_1"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %select_ln162_1 = select i1 %tmp_30, i32 %sub_ln162_1, i32 %sext_ln162_2

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b1_addr_3 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="b1_addr_3"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:46  store i32 %select_ln162_1, i32* %b1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:47  br label %20

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="355" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="14">
<![CDATA[
:0  %top_3 = load i32* %a1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="top_3"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="14">
<![CDATA[
:1  %ne_1 = load i32* %a1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ne_1"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="14">
<![CDATA[
:2  %bottom_3 = load i32* %a1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="14">
<![CDATA[
:3  %se_1 = load i32* %a1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="se_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="359" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="14">
<![CDATA[
:2  %bottom_3 = load i32* %a1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="14">
<![CDATA[
:3  %se_1 = load i32* %a1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="se_1"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="14">
<![CDATA[
:4  %right_2 = load i32* %a1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="right_2"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="14">
<![CDATA[
:5  %a1_load_24 = load i32* %a1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a1_load_24"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln150 = add i32 %top_3, %bottom_3

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="364" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="14">
<![CDATA[
:4  %right_2 = load i32* %a1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="right_2"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="14">
<![CDATA[
:5  %a1_load_24 = load i32* %a1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a1_load_24"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln150_2 = add i32 %right_2, %a1_load_24

]]></Node>
<StgValue><ssdm name="add_ln150_2"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln150_3 = add i32 %add_ln150_2, %se_1

]]></Node>
<StgValue><ssdm name="add_ln150_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="368" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln150_1 = add i32 %add_ln150, %ne_1

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln150_4 = add i32 %add_ln150_3, %add_ln150_1

]]></Node>
<StgValue><ssdm name="add_ln150_4"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln150_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="65" op_0_bw="32">
<![CDATA[
:11  %sext_ln150 = sext i32 %add_ln150_4 to i65

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:12  %mul_ln150 = mul i65 %sext_ln150, 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_29 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln150, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="374" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:13  %sub_ln150 = sub i65 0, %mul_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_28 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln150, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="30">
<![CDATA[
:16  %sext_ln150_1 = sext i30 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="30">
<![CDATA[
:18  %sext_ln150_2 = sext i30 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln150_2"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %select_ln150 = select i1 %tmp_27, i32 %sext_ln150_1, i32 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="select_ln150"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sub_ln150_1 = sub i32 0, %select_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_1"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %select_ln150_1 = select i1 %tmp_27, i32 %sub_ln150_1, i32 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="select_ln150_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="381" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:22  store i32 %select_ln150_1, i32* %b1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %21

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="383" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="14">
<![CDATA[
:0  %left_2 = load i32* %a1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="left_2"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="14">
<![CDATA[
:1  %sw_1 = load i32* %a1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sw_1"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="14">
<![CDATA[
:2  %top_2 = load i32* %a1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="top_2"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="14">
<![CDATA[
:3  %nw_1 = load i32* %a1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="nw_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="387" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="14">
<![CDATA[
:2  %top_2 = load i32* %a1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="top_2"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="14">
<![CDATA[
:3  %nw_1 = load i32* %a1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="nw_1"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="14">
<![CDATA[
:4  %bottom_2 = load i32* %a1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bottom_2"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
:5  %a1_load_18 = load i32* %a1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a1_load_18"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln138 = add i32 %left_2, %top_2

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="392" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="14">
<![CDATA[
:4  %bottom_2 = load i32* %a1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bottom_2"/></StgValue>
</operation>

<operation id="393" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
:5  %a1_load_18 = load i32* %a1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a1_load_18"/></StgValue>
</operation>

<operation id="394" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln138_2 = add i32 %bottom_2, %a1_load_18

]]></Node>
<StgValue><ssdm name="add_ln138_2"/></StgValue>
</operation>

<operation id="395" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln138_3 = add i32 %add_ln138_2, %nw_1

]]></Node>
<StgValue><ssdm name="add_ln138_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="396" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln138_1 = add i32 %add_ln138, %sw_1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="397" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln138_4 = add i32 %add_ln138_3, %add_ln138_1

]]></Node>
<StgValue><ssdm name="add_ln138_4"/></StgValue>
</operation>

<operation id="398" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln138_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="65" op_0_bw="32">
<![CDATA[
:11  %sext_ln138 = sext i32 %add_ln138_4 to i65

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:12  %mul_ln138 = mul i65 %sext_ln138, 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln138"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln138, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="402" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:13  %sub_ln138 = sub i65 0, %mul_ln138

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="403" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_25 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln138, i32 35, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="404" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="30">
<![CDATA[
:16  %sext_ln138_1 = sext i30 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln138_1"/></StgValue>
</operation>

<operation id="405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="30">
<![CDATA[
:18  %sext_ln138_2 = sext i30 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln138_2"/></StgValue>
</operation>

<operation id="406" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %select_ln138 = select i1 %tmp_24, i32 %sext_ln138_1, i32 %sext_ln138_2

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="407" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sub_ln138_1 = sub i32 0, %select_ln138

]]></Node>
<StgValue><ssdm name="sub_ln138_1"/></StgValue>
</operation>

<operation id="408" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %select_ln138_1 = select i1 %tmp_24, i32 %sub_ln138_1, i32 %sext_ln138_2

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="409" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:22  store i32 %select_ln138_1, i32* %b1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %22

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="411" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="14">
<![CDATA[
:0  %top_1 = load i32* %a1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="top_1"/></StgValue>
</operation>

<operation id="412" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="14">
<![CDATA[
:1  %ne = load i32* %a1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ne"/></StgValue>
</operation>

<operation id="413" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="14">
<![CDATA[
:2  %right_1 = load i32* %a1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="414" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
:3  %a1_load_12 = load i32* %a1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a1_load_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="415" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="14">
<![CDATA[
:2  %right_1 = load i32* %a1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
:3  %a1_load_12 = load i32* %a1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a1_load_12"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln126_1 = add i32 %top_1, %a1_load_12

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="418" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln126 = add i32 %ne, %right_1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="419" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln126_2 = add i32 %add_ln126_1, %add_ln126

]]></Node>
<StgValue><ssdm name="add_ln126_2"/></StgValue>
</operation>

<operation id="420" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln126_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="421" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln126 = sub i32 0, %add_ln126_2

]]></Node>
<StgValue><ssdm name="sub_ln126"/></StgValue>
</operation>

<operation id="422" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln126, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="423" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln126_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="424" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="31" op_0_bw="30">
<![CDATA[
:10  %zext_ln126 = zext i30 %tmp_8 to i31

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="425" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %sub_ln126_1 = sub i31 0, %zext_ln126

]]></Node>
<StgValue><ssdm name="sub_ln126_1"/></StgValue>
</operation>

<operation id="426" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="31" op_0_bw="30">
<![CDATA[
:13  %zext_ln126_1 = zext i30 %tmp_9 to i31

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="427" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:14  %select_ln126 = select i1 %tmp_23, i31 %sub_ln126_1, i31 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="428" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="31">
<![CDATA[
:15  %sext_ln126 = sext i31 %select_ln126 to i32

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="429" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:16  store i32 %sext_ln126, i32* %b1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="430" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %23

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="431" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
:0  %left_1 = load i32* %a1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="14">
<![CDATA[
:1  %sw = load i32* %a1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sw"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="14">
<![CDATA[
:2  %bottom_1 = load i32* %a1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bottom_1"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="14">
<![CDATA[
:3  %a1_load_8 = load i32* %a1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a1_load_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="435" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="14">
<![CDATA[
:2  %bottom_1 = load i32* %a1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bottom_1"/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="14">
<![CDATA[
:3  %a1_load_8 = load i32* %a1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a1_load_8"/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln113_1 = add i32 %left_1, %a1_load_8

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="438" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln113 = add i32 %sw, %bottom_1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln113_2 = add i32 %add_ln113_1, %add_ln113

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln113_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln113 = sub i32 0, %add_ln113_2

]]></Node>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln113, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln113_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="444" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="31" op_0_bw="30">
<![CDATA[
:10  %zext_ln113 = zext i30 %tmp_6 to i31

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %sub_ln113_1 = sub i31 0, %zext_ln113

]]></Node>
<StgValue><ssdm name="sub_ln113_1"/></StgValue>
</operation>

<operation id="446" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="31" op_0_bw="30">
<![CDATA[
:13  %zext_ln113_1 = zext i30 %tmp_7 to i31

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:14  %select_ln113 = select i1 %tmp_22, i31 %sub_ln113_1, i31 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="448" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="31">
<![CDATA[
:15  %sext_ln113 = sext i31 %select_ln113 to i32

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="449" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:16  store i32 %sext_ln113, i32* %b1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %24

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="451" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="14">
<![CDATA[
:0  %left = load i32* %a1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="452" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="14">
<![CDATA[
:1  %top = load i32* %a1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="453" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="14">
<![CDATA[
:2  %nw = load i32* %a1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="nw"/></StgValue>
</operation>

<operation id="454" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="14">
<![CDATA[
:3  %a1_load_4 = load i32* %a1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a1_load_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="455" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="14">
<![CDATA[
:2  %nw = load i32* %a1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="nw"/></StgValue>
</operation>

<operation id="456" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="14">
<![CDATA[
:3  %a1_load_4 = load i32* %a1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a1_load_4"/></StgValue>
</operation>

<operation id="457" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln101_1 = add i32 %left, %a1_load_4

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="458" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln101 = add i32 %top, %nw

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="459" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln101_2 = add i32 %add_ln101_1, %add_ln101

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="460" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln101_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="461" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln101 = sub i32 0, %add_ln101_2

]]></Node>
<StgValue><ssdm name="sub_ln101"/></StgValue>
</operation>

<operation id="462" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln101, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="463" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln101_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="464" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="31" op_0_bw="30">
<![CDATA[
:10  %zext_ln101 = zext i30 %tmp_4 to i31

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="465" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %sub_ln101_1 = sub i31 0, %zext_ln101

]]></Node>
<StgValue><ssdm name="sub_ln101_1"/></StgValue>
</operation>

<operation id="466" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="31" op_0_bw="30">
<![CDATA[
:13  %zext_ln101_1 = zext i30 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="467" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:14  %select_ln101 = select i1 %tmp_21, i31 %sub_ln101_1, i31 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="468" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="31">
<![CDATA[
:15  %sext_ln101 = sext i31 %select_ln101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="469" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:16  store i32 %sext_ln101, i32* %b1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="470" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %25

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="471" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %add_ln89_3 = add i14 %phi_mul, %zext_ln86

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="472" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="14">
<![CDATA[
:5  %zext_ln89_2 = zext i14 %add_ln89_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="473" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a1_addr_3 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln89_2

]]></Node>
<StgValue><ssdm name="a1_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
:8  %bottom = load i32* %a1_addr, align 4

]]></Node>
<StgValue><ssdm name="bottom"/></StgValue>
</operation>

<operation id="475" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13  %add_ln88 = add i14 %phi_mul, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="476" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="14">
<![CDATA[
:14  %zext_ln88 = zext i14 %add_ln88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a1_addr_2 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="a1_addr_2"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="14">
<![CDATA[
:16  %se = load i32* %a1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="se"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
:17  %right = load i32* %a1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="14">
<![CDATA[
:18  %a1_load = load i32* %a1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a1_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="481" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
:17  %right = load i32* %a1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="482" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="14">
<![CDATA[
:18  %a1_load = load i32* %a1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a1_load"/></StgValue>
</operation>

<operation id="483" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %add_ln89 = add i32 %right, %se

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="484" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %add_ln89_1 = add i32 %a1_load, %bottom

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="485" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %add_ln89_2 = add i32 %add_ln89, %add_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="486" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln89_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="487" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sub_ln89 = sub i32 0, %add_ln89_2

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="488" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln89, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="489" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln89_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="490" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b1_addr = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln89_2

]]></Node>
<StgValue><ssdm name="b1_addr"/></StgValue>
</operation>

<operation id="491" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="31" op_0_bw="30">
<![CDATA[
:25  %zext_ln89 = zext i30 %tmp_2 to i31

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="492" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:26  %sub_ln89_1 = sub i31 0, %zext_ln89

]]></Node>
<StgValue><ssdm name="sub_ln89_1"/></StgValue>
</operation>

<operation id="493" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="31" op_0_bw="30">
<![CDATA[
:28  %zext_ln89_1 = zext i30 %tmp_3 to i31

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="494" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:29  %select_ln89 = select i1 %tmp_20, i31 %sub_ln89_1, i31 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="495" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="31">
<![CDATA[
:30  %sext_ln89 = sext i31 %select_ln89 to i32

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="496" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store i32 %sext_ln89, i32* %b1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="497" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %colll_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
