// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLCacheCork(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_1_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _q_1_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_1_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_1_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_1_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [63:0] _q_1_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_1_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [63:0] _q_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _pool_io_alloc_valid;	// src/main/scala/tilelink/CacheCork.scala:119:26
  wire [2:0]  _pool_io_alloc_bits;	// src/main/scala/tilelink/CacheCork.scala:119:26
  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]  auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [2:0]  auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [2:0]  auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [31:0] auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]  auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire        auto_in_c_valid_0 = auto_in_c_valid;
  wire [2:0]  auto_in_c_bits_opcode_0 = auto_in_c_bits_opcode;
  wire [2:0]  auto_in_c_bits_param_0 = auto_in_c_bits_param;
  wire [2:0]  auto_in_c_bits_size_0 = auto_in_c_bits_size;
  wire [2:0]  auto_in_c_bits_source_0 = auto_in_c_bits_source;
  wire [31:0] auto_in_c_bits_address_0 = auto_in_c_bits_address;
  wire [63:0] auto_in_c_bits_data_0 = auto_in_c_bits_data;
  wire        auto_in_c_bits_corrupt_0 = auto_in_c_bits_corrupt;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        auto_in_e_valid_0 = auto_in_e_valid;
  wire [2:0]  auto_in_e_bits_sink_0 = auto_in_e_bits_sink;
  wire        auto_out_a_ready_0 = auto_out_a_ready;
  wire        auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]  auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [2:0]  auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire [3:0]  auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire        auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [63:0] auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire        auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire        auto_in_b_ready = 1'h1;
  wire        auto_in_e_ready = 1'h1;
  wire        nodeIn_b_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:93:28
  wire        readys_0 = 1'h1;	// src/main/scala/tilelink/Arbiter.scala:68:27
  wire        readys_1_0 = 1'h1;	// src/main/scala/tilelink/Arbiter.scala:68:27
  wire        auto_in_b_valid = 1'h0;
  wire        auto_in_b_bits_corrupt = 1'h0;
  wire        auto_out_d_bits_sink = 1'h0;
  wire        nodeIn_b_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        a_d_bits_denied = 1'h0;	// src/main/scala/tilelink/CacheCork.scala:67:23
  wire        a_d_bits_corrupt = 1'h0;	// src/main/scala/tilelink/CacheCork.scala:67:23
  wire        a_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:630:17
  wire        a_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:630:17
  wire        c_d_bits_denied = 1'h0;	// src/main/scala/tilelink/CacheCork.scala:104:23
  wire        c_d_bits_corrupt = 1'h0;	// src/main/scala/tilelink/CacheCork.scala:104:23
  wire        c_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire        c_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire        bypass = 1'h0;	// src/main/scala/tilelink/CacheCork.scala:142:71
  wire        maskedBeats_1_1 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_2 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [2:0]  auto_in_b_bits_opcode = 3'h0;
  wire [2:0]  auto_in_b_bits_size = 3'h0;
  wire [2:0]  auto_in_b_bits_source = 3'h0;
  wire [2:0]  nodeIn_b_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_b_bits_size = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_b_bits_source = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  a_d_bits_sink = 3'h0;	// src/main/scala/tilelink/CacheCork.scala:67:23
  wire [2:0]  a_d_bits_d_sink = 3'h0;	// src/main/scala/tilelink/Edges.scala:630:17
  wire [2:0]  c_a_bits_opcode = 3'h0;	// src/main/scala/tilelink/CacheCork.scala:93:23
  wire [2:0]  c_a_bits_param = 3'h0;	// src/main/scala/tilelink/CacheCork.scala:93:23
  wire [2:0]  c_a_bits_a_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  c_a_bits_a_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  c_d_bits_sink = 3'h0;	// src/main/scala/tilelink/CacheCork.scala:104:23
  wire [2:0]  c_d_bits_d_sink = 3'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  d_d_bits_sink = 3'h0;	// src/main/scala/tilelink/CacheCork.scala:133:23
  wire [1:0]  auto_in_b_bits_param = 2'h0;
  wire [1:0]  auto_out_d_bits_param = 2'h0;
  wire [1:0]  nodeIn_b_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  a_d_bits_param = 2'h0;	// src/main/scala/tilelink/CacheCork.scala:67:23
  wire [1:0]  a_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:630:17
  wire [1:0]  c_d_bits_param = 2'h0;	// src/main/scala/tilelink/CacheCork.scala:104:23
  wire [1:0]  c_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] auto_in_b_bits_address = 32'h0;
  wire [31:0] nodeIn_b_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  auto_in_b_bits_mask = 8'h0;
  wire [7:0]  nodeIn_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_b_bits_data = 64'h0;
  wire [63:0] nodeIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] a_d_bits_data = 64'h0;	// src/main/scala/tilelink/CacheCork.scala:67:23
  wire [63:0] a_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:630:17
  wire [63:0] c_d_bits_data = 64'h0;	// src/main/scala/tilelink/CacheCork.scala:104:23
  wire [63:0] c_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  a_d_bits_opcode = 3'h4;	// src/main/scala/tilelink/CacheCork.scala:67:23
  wire [2:0]  a_d_bits_d_opcode = 3'h4;	// src/main/scala/tilelink/Edges.scala:630:17
  wire [2:0]  c_d_bits_opcode = 3'h6;	// src/main/scala/tilelink/CacheCork.scala:104:23
  wire [2:0]  c_d_bits_d_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:658:17
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_valid = auto_in_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_opcode = auto_in_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_param = auto_in_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_size = auto_in_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_source = auto_in_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_c_bits_address = auto_in_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_c_bits_data = auto_in_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_corrupt = auto_in_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_e_valid = auto_in_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_e_bits_sink = auto_in_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  a_a_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23
  wire [2:0]  a_d_bits_d_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:630:17
  wire [2:0]  a_d_bits_d_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:630:17
  wire [31:0] a_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23
  wire [7:0]  a_a_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23
  wire [63:0] a_a_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23
  wire        a_a_bits_corrupt = nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23
  wire        auto_in_c_ready_0 = nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  c_a_bits_a_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  c_d_bits_d_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  c_d_bits_d_source = nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] c_a_bits_a_address = nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] c_a_bits_a_data = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        c_a_bits_a_corrupt = nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_d_bits_opcode;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_d_bits_param;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire [1:0]  auto_in_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_d_bits_size;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire [2:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_d_bits_source;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire [2:0]  auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_d_bits_denied;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire        auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_d_bits_data;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire [63:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_d_bits_corrupt;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire        auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_corrupt_0 = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        d_d_ready;	// src/main/scala/tilelink/CacheCork.scala:133:23
  wire        auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        d_d_valid = nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23
  wire [2:0]  d_d_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23
  wire        d_d_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23
  wire [63:0] d_d_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23
  wire        d_d_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23
  wire        isPut = nodeIn_a_bits_opcode == 3'h0 | nodeIn_a_bits_opcode == 3'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:68:{38,54,74}
  wire        _toD_T = nodeIn_a_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:69:37
  wire        toD = _toD_T & nodeIn_a_bits_param == 3'h2 | (&nodeIn_a_bits_opcode);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:69:{37,54,73,97}, :70:37
  wire        a_a_ready;	// src/main/scala/tilelink/CacheCork.scala:66:23
  wire        a_d_ready;	// src/main/scala/tilelink/CacheCork.scala:67:23
  assign nodeIn_a_ready = toD ? a_d_ready : a_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23, :67:23, :69:97, :71:26
  wire        a_a_valid = nodeIn_a_valid & ~toD;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23, :69:97, :73:{33,36}
  wire        _GEN = _toD_T | (&nodeIn_a_bits_opcode);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:69:37, :70:37, :78:49
  wire [2:0]  a_a_bits_opcode = _GEN ? 3'h4 : nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23, :74:18, :78:{49,86}, :79:27
  wire [2:0]  a_a_bits_param = _GEN ? 3'h0 : nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23, :74:18, :78:{49,86}, :80:27
  wire [3:0]  a_a_bits_source = {nodeIn_a_bits_source, _GEN | isPut};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:66:23, :68:54, :75:25, :78:{49,86}, :81:27
  wire        a_d_valid = nodeIn_a_valid & toD;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:67:23, :69:97, :85:33
  wire [2:0]  a_d_bits_size = a_d_bits_d_size;	// src/main/scala/tilelink/CacheCork.scala:67:23, src/main/scala/tilelink/Edges.scala:630:17
  wire [2:0]  a_d_bits_source = a_d_bits_d_source;	// src/main/scala/tilelink/CacheCork.scala:67:23, src/main/scala/tilelink/Edges.scala:630:17
  wire [3:0]  c_a_bits_a_source;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  c_a_bits_a_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        c_a_valid = nodeIn_c_valid & (&nodeIn_c_bits_opcode);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:93:23, :94:{33,53}
  assign c_a_bits_a_source = {nodeIn_c_bits_source, 1'h0};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:96:41, src/main/scala/tilelink/Edges.scala:473:17
  wire        c_a_bits_legal = nodeIn_c_bits_size != 3'h7;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Parameters.scala:673:26
  wire [2:0]  c_a_bits_size = c_a_bits_a_size;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/tilelink/Edges.scala:473:17
  wire [3:0]  c_a_bits_source = c_a_bits_a_source;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0] c_a_bits_address = c_a_bits_a_address;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  c_a_bits_mask = c_a_bits_a_mask;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] c_a_bits_data = c_a_bits_a_data;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/tilelink/Edges.scala:473:17
  wire        c_a_bits_corrupt = c_a_bits_a_corrupt;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  c_a_bits_a_mask_sizeOH_shiftAmount = nodeIn_c_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  _c_a_bits_a_mask_sizeOH_T_1 = 4'h1 << c_a_bits_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]  c_a_bits_a_mask_sizeOH = {_c_a_bits_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire        _c_a_bits_a_mask_T = nodeIn_c_bits_size > 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:206:21
  wire        c_a_bits_a_mask_size = c_a_bits_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        c_a_bits_a_mask_bit = nodeIn_c_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        c_a_bits_a_mask_eq_1 = c_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_nbit = ~c_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        c_a_bits_a_mask_eq = c_a_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc =
    _c_a_bits_a_mask_T | c_a_bits_a_mask_size & c_a_bits_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_acc_1 =
    _c_a_bits_a_mask_T | c_a_bits_a_mask_size & c_a_bits_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_size_1 = c_a_bits_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        c_a_bits_a_mask_bit_1 = nodeIn_c_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        c_a_bits_a_mask_nbit_1 = ~c_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        c_a_bits_a_mask_eq_2 = c_a_bits_a_mask_eq & c_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc_2 =
    c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_3 = c_a_bits_a_mask_eq & c_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_acc_3 =
    c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_4 = c_a_bits_a_mask_eq_1 & c_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc_4 =
    c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_5 = c_a_bits_a_mask_eq_1 & c_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_acc_5 =
    c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_size_2 = c_a_bits_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        c_a_bits_a_mask_bit_2 = nodeIn_c_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        c_a_bits_a_mask_nbit_2 = ~c_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        c_a_bits_a_mask_eq_6 = c_a_bits_a_mask_eq_2 & c_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc_6 =
    c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_7 = c_a_bits_a_mask_eq_2 & c_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_acc_7 =
    c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_8 = c_a_bits_a_mask_eq_3 & c_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc_8 =
    c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_9 = c_a_bits_a_mask_eq_3 & c_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_acc_9 =
    c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_10 = c_a_bits_a_mask_eq_4 & c_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc_10 =
    c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_11 = c_a_bits_a_mask_eq_4 & c_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_acc_11 =
    c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_12 = c_a_bits_a_mask_eq_5 & c_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        c_a_bits_a_mask_acc_12 =
    c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        c_a_bits_a_mask_eq_13 = c_a_bits_a_mask_eq_5 & c_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        c_a_bits_a_mask_acc_13 =
    c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_size_2 & c_a_bits_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  c_a_bits_a_mask_lo_lo = {c_a_bits_a_mask_acc_7, c_a_bits_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  c_a_bits_a_mask_lo_hi = {c_a_bits_a_mask_acc_9, c_a_bits_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  c_a_bits_a_mask_lo = {c_a_bits_a_mask_lo_hi, c_a_bits_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  c_a_bits_a_mask_hi_lo = {c_a_bits_a_mask_acc_11, c_a_bits_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  c_a_bits_a_mask_hi_hi = {c_a_bits_a_mask_acc_13, c_a_bits_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  c_a_bits_a_mask_hi = {c_a_bits_a_mask_hi_hi, c_a_bits_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  assign c_a_bits_a_mask = {c_a_bits_a_mask_hi, c_a_bits_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire        _nodeIn_c_ready_T = nodeIn_c_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:105:53
  wire        c_d_valid = nodeIn_c_valid & _nodeIn_c_ready_T;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:104:23, :105:{33,53}
  wire [2:0]  c_d_bits_size = c_d_bits_d_size;	// src/main/scala/tilelink/CacheCork.scala:104:23, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  c_d_bits_source = c_d_bits_d_source;	// src/main/scala/tilelink/CacheCork.scala:104:23, src/main/scala/tilelink/Edges.scala:658:17
  wire        c_a_ready;	// src/main/scala/tilelink/CacheCork.scala:93:23
  wire        c_d_ready;	// src/main/scala/tilelink/CacheCork.scala:104:23
  assign nodeIn_c_ready = _nodeIn_c_ready_T ? c_d_ready : c_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:93:23, :104:23, :105:53, :109:26
  assign nodeIn_d_bits_opcode = in_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  assign nodeIn_d_bits_param = in_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  assign nodeIn_d_bits_size = in_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  assign nodeIn_d_bits_source = in_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  assign nodeIn_d_bits_denied = in_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  assign nodeIn_d_bits_data = in_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  assign nodeIn_d_bits_corrupt = in_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:123:24
  wire        in_d_ready;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire        in_d_valid;	// src/main/scala/tilelink/CacheCork.scala:123:24
  wire        _beatsLeft_T_4 = in_d_ready & in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/CacheCork.scala:123:24
  wire [12:0] _d_first_beats1_decode_T_1 = 13'h3F << in_d_bits_size;	// src/main/scala/tilelink/CacheCork.scala:123:24, src/main/scala/util/package.scala:235:71
  wire [2:0]  d_first_beats1_decode = ~(_d_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        d_first_beats1_opdata = in_d_bits_opcode[0];	// src/main/scala/tilelink/CacheCork.scala:123:24, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  d_first_beats1 = d_first_beats1_opdata ? d_first_beats1_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [2:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  d_first_counter1 = d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first = d_first_counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_first_last = d_first_counter == 3'h1 | d_first_beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        d_first_done = d_first_last & _beatsLeft_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  d_first_count = d_first_beats1 & ~d_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        d_grant = in_d_bits_opcode == 3'h5 | in_d_bits_opcode == 3'h4;	// src/main/scala/tilelink/CacheCork.scala:123:24, :125:{40,54,74}
  assign nodeIn_d_valid = in_d_valid & (_pool_io_alloc_valid | ~d_first | ~d_grant);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:119:26, :123:24, :125:54, :127:{34,58,61,70,73}, src/main/scala/tilelink/Edges.scala:232:25
  assign in_d_ready = nodeIn_d_ready & (_pool_io_alloc_valid | ~d_first | ~d_grant);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:119:26, :123:24, :125:54, :127:{61,73}, :128:{34,58,70}, src/main/scala/tilelink/Edges.scala:232:25
  reg  [2:0]  nodeIn_d_bits_sink_r;	// src/main/scala/util/package.scala:80:63
  assign nodeIn_d_bits_sink = d_first ? _pool_io_alloc_bits : nodeIn_d_bits_sink_r;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:119:26, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:80:{42,63}
  assign nodeOut_d_ready = d_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23
  wire [2:0]  d_d_bits_source = nodeOut_d_bits_source[3:1];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23, :135:46
  reg         dWHeld_r;	// src/main/scala/util/package.scala:80:63
  wire        dWHeld = d_first | dWHeld_r;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:80:{42,63}
  wire        _GEN_0 = nodeOut_d_bits_opcode == 3'h1 & nodeOut_d_bits_source[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:154:{33,51,71}
  wire [1:0]  d_d_bits_param = _GEN_0 ? {1'h0, ~dWHeld} : 2'h0;	// src/main/scala/tilelink/CacheCork.scala:133:23, :134:13, :154:{51,76}, :156:{26,32}, src/main/scala/util/package.scala:80:42
  wire [2:0]  d_d_bits_opcode =
    nodeOut_d_bits_opcode == 3'h0 & ~(nodeOut_d_bits_source[0])
      ? 3'h6
      : _GEN_0 ? 3'h5 : nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/CacheCork.scala:133:23, :134:13, :154:{51,71,76}, :155:27, :158:{33,47,50,73}, :159:27
  wire [12:0] _decode_T_1 = 13'h3F << c_a_bits_size;	// src/main/scala/tilelink/CacheCork.scala:93:23, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode = ~(_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [12:0] _decode_T_5 = 13'h3F << a_a_bits_size;	// src/main/scala/tilelink/CacheCork.scala:66:23, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_1 = ~(_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata_1 = ~(a_a_bits_opcode[2]);	// src/main/scala/tilelink/CacheCork.scala:66:23, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [2:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_1 = ~c_a_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/CacheCork.scala:93:23
  wire        winner_0 = readys_0 & c_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/CacheCork.scala:93:23
  wire        winner_1 = readys_1 & a_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/CacheCork.scala:66:23
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T = c_a_valid | a_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  wire [2:0]  maskedBeats_0 = winner_0 ? decode : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [2:0]  maskedBeats_1 = winner_1 & opdata_1 ? decode_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  initBeats = maskedBeats_0 | maskedBeats_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign c_a_ready = nodeOut_a_ready & allowed_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/CacheCork.scala:93:23
  assign a_a_ready = nodeOut_a_ready & allowed_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/CacheCork.scala:66:23
  assign nodeOut_a_valid =
    idle ? _nodeOut_a_valid_T : state_0 & c_a_valid | state_1 & a_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_corrupt =
    muxState_0 & c_a_bits_corrupt | muxState_1 & a_a_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_data =
    (muxState_0 ? c_a_bits_data : 64'h0) | (muxState_1 ? a_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_mask =
    (muxState_0 ? c_a_bits_mask : 8'h0) | (muxState_1 ? a_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_address =
    (muxState_0 ? c_a_bits_address : 32'h0) | (muxState_1 ? a_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_source =
    (muxState_0 ? c_a_bits_source : 4'h0) | (muxState_1 ? a_a_bits_source : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_size =
    (muxState_0 ? c_a_bits_size : 3'h0) | (muxState_1 ? a_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23, :93:23
  assign nodeOut_a_bits_param = muxState_1 ? a_a_bits_param : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23
  assign nodeOut_a_bits_opcode = muxState_1 ? a_a_bits_opcode : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:66:23
  wire [12:0] _decode_T_9 = 13'h3F << d_d_bits_size;	// src/main/scala/tilelink/CacheCork.scala:133:23, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_2 = ~(_decode_T_9[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata_2 = d_d_bits_opcode[0];	// src/main/scala/tilelink/CacheCork.scala:133:23, src/main/scala/tilelink/Edges.scala:107:36
  reg  [2:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_1 = idle_1 & in_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/CacheCork.scala:123:24
  wire [1:0]  readys_hi = {_q_1_io_deq_valid, _q_io_deq_valid};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Arbiter.scala:68:51
  wire        readys_1_2 = ~(readys_hi[0] | d_d_valid);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/tilelink/CacheCork.scala:133:23, src/main/scala/util/package.scala:245:43
  wire        readys_1_1 = ~d_d_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/CacheCork.scala:133:23
  wire        winner_1_0 = readys_1_0 & d_d_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/CacheCork.scala:133:23
  wire        winner_1_1 = readys_1_1 & _q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}
  wire        winner_1_2 = readys_1_2 & _q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}
  wire        prefixOR_1_1 = winner_1_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2 = prefixOR_1_1 | winner_1_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_d_valid_T = d_d_valid | _q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/CacheCork.scala:133:23
  `ifndef SYNTHESIS	// src/main/scala/tilelink/CacheCork.scala:108:16
    always @(posedge clock) begin	// src/main/scala/tilelink/CacheCork.scala:108:16
      if (~reset & ~(~nodeIn_c_valid | _nodeIn_c_ready_T | (&nodeIn_c_bits_opcode))) begin	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:94:53, :105:53, :108:{16,17,29,61}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/CacheCork.scala:108:16
          $error("Assertion failed\n    at CacheCork.scala:108 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// src/main/scala/tilelink/CacheCork.scala:108:16
        if (`STOP_COND_)	// src/main/scala/tilelink/CacheCork.scala:108:16
          $fatal;	// src/main/scala/tilelink/CacheCork.scala:108:16
      end
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}, src/main/scala/tilelink/CacheCork.scala:108:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeOut_a_valid_T | winner_0 | winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36,54}, src/main/scala/tilelink/CacheCork.scala:108:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & ~((~prefixOR_1_1 | ~winner_1_1) & (~prefixOR_2 | ~winner_1_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}, src/main/scala/tilelink/CacheCork.scala:108:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_d_valid_T | _q_1_io_deq_valid) | winner_1_0 | winner_1_1
              | winner_1_2)) begin	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36,54}, src/main/scala/tilelink/CacheCork.scala:108:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]  maskedBeats_0_1 = winner_1_0 & opdata_2 ? decode_2 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [2:0]  initBeats_1 = maskedBeats_0_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_2 = idle_1 ? winner_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_1_0 = idle_1 ? readys_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_1 = idle_1 ? readys_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_2 = idle_1 ? readys_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign d_d_ready = in_d_ready & allowed_1_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_valid =
    idle_1
      ? _in_d_valid_T | _q_1_io_deq_valid
      : state_1_0 & d_d_valid | state_1_1 & _q_io_deq_valid | state_1_2
        & _q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_bits_corrupt =
    muxState_1_0 & d_d_bits_corrupt | muxState_1_1 & _q_io_deq_bits_corrupt | muxState_1_2
    & _q_1_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_bits_data =
    (muxState_1_0 ? d_d_bits_data : 64'h0) | (muxState_1_1 ? _q_io_deq_bits_data : 64'h0)
    | (muxState_1_2 ? _q_1_io_deq_bits_data : 64'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_bits_denied =
    muxState_1_0 & d_d_bits_denied | muxState_1_1 & _q_io_deq_bits_denied | muxState_1_2
    & _q_1_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  wire [2:0]  in_d_bits_sink =
    (muxState_1_1 ? _q_io_deq_bits_sink : 3'h0)
    | (muxState_1_2 ? _q_1_io_deq_bits_sink : 3'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24
  assign in_d_bits_source =
    (muxState_1_0 ? d_d_bits_source : 3'h0)
    | (muxState_1_1 ? _q_io_deq_bits_source : 3'h0)
    | (muxState_1_2 ? _q_1_io_deq_bits_source : 3'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_bits_size =
    (muxState_1_0 ? d_d_bits_size : 3'h0) | (muxState_1_1 ? _q_io_deq_bits_size : 3'h0)
    | (muxState_1_2 ? _q_1_io_deq_bits_size : 3'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_bits_param =
    (muxState_1_0 ? d_d_bits_param : 2'h0) | (muxState_1_1 ? _q_io_deq_bits_param : 2'h0)
    | (muxState_1_2 ? _q_1_io_deq_bits_param : 2'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  assign in_d_bits_opcode =
    (muxState_1_0 ? d_d_bits_opcode : 3'h0)
    | (muxState_1_1 ? _q_io_deq_bits_opcode : 3'h0)
    | (muxState_1_2 ? _q_1_io_deq_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/CacheCork.scala:123:24, :133:23
  always @(posedge clock) begin
    if (reset) begin
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_1 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_1_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      if (_beatsLeft_T_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {2'h0, nodeOut_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_1)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= initBeats_1;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {2'h0, _beatsLeft_T_4};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52
      state_1_0 <= muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_1 <= muxState_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_2 <= muxState_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
    end
    if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
      nodeIn_d_bits_sink_r <= _pool_io_alloc_bits;	// src/main/scala/tilelink/CacheCork.scala:119:26, src/main/scala/util/package.scala:80:63
    dWHeld_r <= dWHeld;	// src/main/scala/util/package.scala:80:{42,63}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        d_first_counter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/tilelink/Edges.scala:230:27
        nodeIn_d_bits_sink_r = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:80:63
        dWHeld_r = _RANDOM[/*Zero width*/ 1'b0][11];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:80:63
        beatsLeft = _RANDOM[/*Zero width*/ 1'b0][14:12];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_0 = _RANDOM[/*Zero width*/ 1'b0][15];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1 = _RANDOM[/*Zero width*/ 1'b0][16];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_1 = _RANDOM[/*Zero width*/ 1'b0][19:17];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_1_0 = _RANDOM[/*Zero width*/ 1'b0][20];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_1 = _RANDOM[/*Zero width*/ 1'b0][21];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_2 = _RANDOM[/*Zero width*/ 1'b0][22];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_26 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  IDPool pool (	// src/main/scala/tilelink/CacheCork.scala:119:26
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_free_bits   (nodeIn_e_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_alloc_ready (nodeIn_d_ready & nodeIn_d_valid & d_first & d_grant),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/CacheCork.scala:125:54, :126:{42,53}, src/main/scala/tilelink/Edges.scala:232:25
    .io_alloc_valid (_pool_io_alloc_valid),
    .io_alloc_bits  (_pool_io_alloc_bits)
  );	// src/main/scala/tilelink/CacheCork.scala:119:26
  Queue_72 q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (c_d_ready),
    .io_enq_valid        (c_d_valid),	// src/main/scala/tilelink/CacheCork.scala:104:23
    .io_enq_bits_opcode  (3'h6),
    .io_enq_bits_param   (2'h0),
    .io_enq_bits_size    (c_d_bits_size),	// src/main/scala/tilelink/CacheCork.scala:104:23
    .io_enq_bits_source  (c_d_bits_source),	// src/main/scala/tilelink/CacheCork.scala:104:23
    .io_enq_bits_sink    (3'h0),
    .io_enq_bits_denied  (1'h0),
    .io_enq_bits_data    (64'h0),
    .io_enq_bits_corrupt (1'h0),
    .io_deq_ready        (in_d_ready & allowed_1_1),	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/CacheCork.scala:123:24
    .io_deq_valid        (_q_io_deq_valid),
    .io_deq_bits_opcode  (_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_io_deq_bits_param),
    .io_deq_bits_size    (_q_io_deq_bits_size),
    .io_deq_bits_source  (_q_io_deq_bits_source),
    .io_deq_bits_sink    (_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_io_deq_bits_denied),
    .io_deq_bits_data    (_q_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_72 q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (a_d_ready),
    .io_enq_valid        (a_d_valid),	// src/main/scala/tilelink/CacheCork.scala:67:23
    .io_enq_bits_opcode  (3'h4),
    .io_enq_bits_param   (2'h0),
    .io_enq_bits_size    (a_d_bits_size),	// src/main/scala/tilelink/CacheCork.scala:67:23
    .io_enq_bits_source  (a_d_bits_source),	// src/main/scala/tilelink/CacheCork.scala:67:23
    .io_enq_bits_sink    (3'h0),
    .io_enq_bits_denied  (1'h0),
    .io_enq_bits_data    (64'h0),
    .io_enq_bits_corrupt (1'h0),
    .io_deq_ready        (in_d_ready & allowed_1_2),	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/CacheCork.scala:123:24
    .io_deq_valid        (_q_1_io_deq_valid),
    .io_deq_bits_opcode  (_q_1_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_1_io_deq_bits_param),
    .io_deq_bits_size    (_q_1_io_deq_bits_size),
    .io_deq_bits_source  (_q_1_io_deq_bits_source),
    .io_deq_bits_sink    (_q_1_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_1_io_deq_bits_denied),
    .io_deq_bits_data    (_q_1_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_1_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_c_ready = auto_in_c_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_param = auto_in_d_bits_param_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_sink = auto_in_d_bits_sink_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_param = auto_out_a_bits_param_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_a_bits_corrupt = auto_out_a_bits_corrupt_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
endmodule

