Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Programming Projects/VHDL/PrimaryCounter/CodeTestFixture_isim_beh.exe -prj F:/Programming Projects/VHDL/PrimaryCounter/CodeTestFixture_beh.prj work.CodeTestFixture work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Programming Projects/VHDL/PrimaryCounter/code.v" into library work
Analyzing Verilog file "F:/Programming Projects/VHDL/PrimaryCounter/CodeTestFixture.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104868 KB
Fuse CPU Usage: 467 ms
Compiling module code
Compiling module CodeTestFixture
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable F:/Programming Projects/VHDL/PrimaryCounter/CodeTestFixture_isim_beh.exe
Fuse Memory Usage: 109460 KB
Fuse CPU Usage: 514 ms
