// Seed: 1738276181
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output tri id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd83,
    parameter id_1  = 32'd50,
    parameter id_16 = 32'd57,
    parameter id_4  = 32'd97
) (
    input tri1 _id_0,
    output wire _id_1,
    input uwire id_2,
    input wire id_3,
    output wire _id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    input supply1 id_9,
    output logic id_10,
    input wor id_11,
    output wor id_12,
    input tri1 id_13,
    input wand id_14,
    input uwire id_15,
    output wire _id_16,
    input tri1 id_17
);
  wire id_19[id_4  ?  !  id_0 : id_1 : id_16];
  ;
  always id_10 = id_17;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
