

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_2835_1'
================================================================
* Date:           Mon Feb 27 10:43:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      182|      182|  1.820 us|  1.820 us|  182|  182|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2835_1  |      180|      180|       172|          1|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 172


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 172
* Pipeline : 1
  Pipeline-0 : II = 1, D = 172, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 175 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %y, i64 666, i64 207, i64 1"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%x_assign_2_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_31"   --->   Operation 178 'read' 'x_assign_2_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%x_assign_2_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_30"   --->   Operation 179 'read' 'x_assign_2_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%x_assign_2_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_29"   --->   Operation 180 'read' 'x_assign_2_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%x_assign_2_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_28"   --->   Operation 181 'read' 'x_assign_2_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%x_assign_2_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_27"   --->   Operation 182 'read' 'x_assign_2_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%x_assign_2_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_26"   --->   Operation 183 'read' 'x_assign_2_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%x_assign_2_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_25"   --->   Operation 184 'read' 'x_assign_2_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%x_assign_2_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_24"   --->   Operation 185 'read' 'x_assign_2_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%x_assign_2_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_23"   --->   Operation 186 'read' 'x_assign_2_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%x_assign_2_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_22"   --->   Operation 187 'read' 'x_assign_2_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%x_assign_2_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_21"   --->   Operation 188 'read' 'x_assign_2_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%x_assign_2_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_20"   --->   Operation 189 'read' 'x_assign_2_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%x_assign_2_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_19"   --->   Operation 190 'read' 'x_assign_2_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%x_assign_2_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_18"   --->   Operation 191 'read' 'x_assign_2_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%x_assign_2_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_17"   --->   Operation 192 'read' 'x_assign_2_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%x_assign_2_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_16"   --->   Operation 193 'read' 'x_assign_2_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%x_assign_2_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_15"   --->   Operation 194 'read' 'x_assign_2_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%x_assign_2_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_14"   --->   Operation 195 'read' 'x_assign_2_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%x_assign_2_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_13"   --->   Operation 196 'read' 'x_assign_2_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%x_assign_2_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_12"   --->   Operation 197 'read' 'x_assign_2_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%x_assign_2_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_11"   --->   Operation 198 'read' 'x_assign_2_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%x_assign_2_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_10"   --->   Operation 199 'read' 'x_assign_2_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%x_assign_2_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_9"   --->   Operation 200 'read' 'x_assign_2_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%x_assign_2_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_8"   --->   Operation 201 'read' 'x_assign_2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%x_assign_2_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_7"   --->   Operation 202 'read' 'x_assign_2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%x_assign_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_6"   --->   Operation 203 'read' 'x_assign_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%x_assign_2_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_5"   --->   Operation 204 'read' 'x_assign_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%x_assign_2_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_4"   --->   Operation 205 'read' 'x_assign_2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%x_assign_2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_3"   --->   Operation 206 'read' 'x_assign_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%x_assign_2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_2"   --->   Operation 207 'read' 'x_assign_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%x_assign_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_1"   --->   Operation 208 'read' 'x_assign_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%x_assign_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load"   --->   Operation 209 'read' 'x_assign_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_2838_2.i24"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 212 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 213 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.30ns)   --->   "%icmp_ln2835 = icmp_eq  i4 %i_6, i4 10" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 214 'icmp' 'icmp_ln2835' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 215 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.73ns)   --->   "%i_7 = add i4 %i_6, i4 1" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 216 'add' 'i_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln2835 = br i1 %icmp_ln2835, void %VITIS_LOOP_2838_2.i24.split, void %linear.exit41.exitStub" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 217 'br' 'br_ln2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %i_6, i5 0" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 218 'bitconcatenate' 'mul_i' <Predicate = (!icmp_ln2835)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln2840 = zext i9 %mul_i" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 219 'zext' 'zext_ln2840' <Predicate = (!icmp_ln2835)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%weight3_addr = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 220 'getelementptr' 'weight3_addr' <Predicate = (!icmp_ln2835)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (3.25ns)   --->   "%weight3_load = load i9 %weight3_addr" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 221 'load' 'weight3_load' <Predicate = (!icmp_ln2835)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_1 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln2835 = store i4 %i_7, i4 %i" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 222 'store' 'store_ln2835' <Predicate = (!icmp_ln2835)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 223 [1/2] (3.25ns)   --->   "%weight3_load = load i9 %weight3_addr" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 223 'load' 'weight3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 224 [4/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %weight3_load" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 224 'fmul' 'mul6_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 225 [3/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %weight3_load" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 225 'fmul' 'mul6_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 226 [2/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %weight3_load" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 226 'fmul' 'mul6_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 227 [1/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %weight3_load" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 227 'fmul' 'mul6_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln2840 = or i9 %mul_i, i9 1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 228 'or' 'or_ln2840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln2840_1 = zext i9 %or_ln2840" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 229 'zext' 'zext_ln2840_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%weight3_addr_1 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 230 'getelementptr' 'weight3_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [2/2] (3.25ns)   --->   "%weight3_load_1 = load i9 %weight3_addr_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 231 'load' 'weight3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 232 [5/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 232 'fadd' 'sum_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/2] (3.25ns)   --->   "%weight3_load_1 = load i9 %weight3_addr_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 233 'load' 'weight3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 234 [4/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 234 'fadd' 'sum_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [4/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %weight3_load_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 235 'fmul' 'mul6_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 236 [3/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 236 'fadd' 'sum_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [3/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %weight3_load_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 237 'fmul' 'mul6_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 238 [2/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 238 'fadd' 'sum_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [2/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %weight3_load_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 239 'fmul' 'mul6_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 240 [1/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 240 'fadd' 'sum_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %weight3_load_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 241 'fmul' 'mul6_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln2840_1 = or i9 %mul_i, i9 2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 242 'or' 'or_ln2840_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln2840_2 = zext i9 %or_ln2840_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 243 'zext' 'zext_ln2840_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%weight3_addr_2 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 244 'getelementptr' 'weight3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [2/2] (3.25ns)   --->   "%weight3_load_2 = load i9 %weight3_addr_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 245 'load' 'weight3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 246 [5/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 246 'fadd' 'sum_12_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/2] (3.25ns)   --->   "%weight3_load_2 = load i9 %weight3_addr_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 247 'load' 'weight3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 248 [4/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 248 'fadd' 'sum_12_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [4/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %weight3_load_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 249 'fmul' 'mul6_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 250 [3/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 250 'fadd' 'sum_12_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [3/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %weight3_load_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 251 'fmul' 'mul6_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 252 [2/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 252 'fadd' 'sum_12_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [2/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %weight3_load_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 253 'fmul' 'mul6_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 254 [1/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 254 'fadd' 'sum_12_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %weight3_load_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 255 'fmul' 'mul6_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln2840_2 = or i9 %mul_i, i9 3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 256 'or' 'or_ln2840_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln2840_3 = zext i9 %or_ln2840_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 257 'zext' 'zext_ln2840_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%weight3_addr_3 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 258 'getelementptr' 'weight3_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [2/2] (3.25ns)   --->   "%weight3_load_3 = load i9 %weight3_addr_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 259 'load' 'weight3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 260 [5/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 260 'fadd' 'sum_12_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/2] (3.25ns)   --->   "%weight3_load_3 = load i9 %weight3_addr_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 261 'load' 'weight3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 262 [4/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 262 'fadd' 'sum_12_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [4/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %weight3_load_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 263 'fmul' 'mul6_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 264 [3/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 264 'fadd' 'sum_12_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [3/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %weight3_load_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 265 'fmul' 'mul6_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 266 [2/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 266 'fadd' 'sum_12_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [2/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %weight3_load_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 267 'fmul' 'mul6_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 268 [1/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 268 'fadd' 'sum_12_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %weight3_load_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 269 'fmul' 'mul6_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln2840_3 = or i9 %mul_i, i9 4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 270 'or' 'or_ln2840_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln2840_4 = zext i9 %or_ln2840_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 271 'zext' 'zext_ln2840_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%weight3_addr_4 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 272 'getelementptr' 'weight3_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [2/2] (3.25ns)   --->   "%weight3_load_4 = load i9 %weight3_addr_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 273 'load' 'weight3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 274 [5/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 274 'fadd' 'sum_12_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/2] (3.25ns)   --->   "%weight3_load_4 = load i9 %weight3_addr_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 275 'load' 'weight3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 276 [4/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 276 'fadd' 'sum_12_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 277 [4/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %weight3_load_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 277 'fmul' 'mul6_i1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 278 [3/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 278 'fadd' 'sum_12_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [3/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %weight3_load_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 279 'fmul' 'mul6_i1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 280 [2/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 280 'fadd' 'sum_12_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 281 [2/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %weight3_load_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 281 'fmul' 'mul6_i1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 282 [1/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 282 'fadd' 'sum_12_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 283 [1/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %weight3_load_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 283 'fmul' 'mul6_i1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln2840_4 = or i9 %mul_i, i9 5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 284 'or' 'or_ln2840_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln2840_5 = zext i9 %or_ln2840_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 285 'zext' 'zext_ln2840_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%weight3_addr_5 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 286 'getelementptr' 'weight3_addr_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [2/2] (3.25ns)   --->   "%weight3_load_5 = load i9 %weight3_addr_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 287 'load' 'weight3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 288 [5/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 288 'fadd' 'sum_12_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/2] (3.25ns)   --->   "%weight3_load_5 = load i9 %weight3_addr_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 289 'load' 'weight3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 290 [4/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 290 'fadd' 'sum_12_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [4/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %weight3_load_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 291 'fmul' 'mul6_i1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 292 [3/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 292 'fadd' 'sum_12_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 293 [3/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %weight3_load_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 293 'fmul' 'mul6_i1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 294 [2/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 294 'fadd' 'sum_12_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [2/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %weight3_load_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 295 'fmul' 'mul6_i1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 296 [1/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 296 'fadd' 'sum_12_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [1/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %weight3_load_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 297 'fmul' 'mul6_i1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln2840_5 = or i9 %mul_i, i9 6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 298 'or' 'or_ln2840_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln2840_6 = zext i9 %or_ln2840_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 299 'zext' 'zext_ln2840_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 300 [1/1] (0.00ns)   --->   "%weight3_addr_6 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 300 'getelementptr' 'weight3_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 301 [2/2] (3.25ns)   --->   "%weight3_load_6 = load i9 %weight3_addr_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 301 'load' 'weight3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 302 [5/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 302 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 303 [1/2] (3.25ns)   --->   "%weight3_load_6 = load i9 %weight3_addr_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 303 'load' 'weight3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 304 [4/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 304 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 305 [4/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %weight3_load_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 305 'fmul' 'mul6_i1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 306 [3/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 306 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 307 [3/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %weight3_load_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 307 'fmul' 'mul6_i1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 308 [2/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 308 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 309 [2/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %weight3_load_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 309 'fmul' 'mul6_i1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 310 [1/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 310 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 311 [1/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %weight3_load_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 311 'fmul' 'mul6_i1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln2840_6 = or i9 %mul_i, i9 7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 312 'or' 'or_ln2840_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln2840_7 = zext i9 %or_ln2840_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 313 'zext' 'zext_ln2840_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 314 [1/1] (0.00ns)   --->   "%weight3_addr_7 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 314 'getelementptr' 'weight3_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 315 [2/2] (3.25ns)   --->   "%weight3_load_7 = load i9 %weight3_addr_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 315 'load' 'weight3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 316 [5/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 316 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 317 [1/2] (3.25ns)   --->   "%weight3_load_7 = load i9 %weight3_addr_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 317 'load' 'weight3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 318 [4/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 318 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 319 [4/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %weight3_load_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 319 'fmul' 'mul6_i1_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 320 [3/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 320 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 321 [3/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %weight3_load_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 321 'fmul' 'mul6_i1_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 322 [2/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 322 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 323 [2/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %weight3_load_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 323 'fmul' 'mul6_i1_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 324 [1/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 324 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 325 [1/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %weight3_load_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 325 'fmul' 'mul6_i1_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln2840_7 = or i9 %mul_i, i9 8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 326 'or' 'or_ln2840_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln2840_8 = zext i9 %or_ln2840_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 327 'zext' 'zext_ln2840_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%weight3_addr_8 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 328 'getelementptr' 'weight3_addr_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 329 [2/2] (3.25ns)   --->   "%weight3_load_8 = load i9 %weight3_addr_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 329 'load' 'weight3_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 330 [5/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 330 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 331 [1/2] (3.25ns)   --->   "%weight3_load_8 = load i9 %weight3_addr_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 331 'load' 'weight3_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 332 [4/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 332 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 333 [4/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %weight3_load_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 333 'fmul' 'mul6_i1_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 334 [3/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 334 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 335 [3/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %weight3_load_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 335 'fmul' 'mul6_i1_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 336 [2/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 336 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 337 [2/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %weight3_load_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 337 'fmul' 'mul6_i1_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 338 [1/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 338 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 339 [1/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %weight3_load_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 339 'fmul' 'mul6_i1_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln2840_8 = or i9 %mul_i, i9 9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 340 'or' 'or_ln2840_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln2840_9 = zext i9 %or_ln2840_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 341 'zext' 'zext_ln2840_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 342 [1/1] (0.00ns)   --->   "%weight3_addr_9 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 342 'getelementptr' 'weight3_addr_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 343 [2/2] (3.25ns)   --->   "%weight3_load_9 = load i9 %weight3_addr_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 343 'load' 'weight3_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 344 [5/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 344 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 345 [1/2] (3.25ns)   --->   "%weight3_load_9 = load i9 %weight3_addr_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 345 'load' 'weight3_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 346 [4/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 346 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 347 [4/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %weight3_load_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 347 'fmul' 'mul6_i1_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 348 [3/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 348 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 349 [3/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %weight3_load_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 349 'fmul' 'mul6_i1_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 350 [2/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 350 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 351 [2/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %weight3_load_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 351 'fmul' 'mul6_i1_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 352 [1/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 352 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 353 [1/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %weight3_load_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 353 'fmul' 'mul6_i1_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln2840_9 = or i9 %mul_i, i9 10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 354 'or' 'or_ln2840_9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln2840_10 = zext i9 %or_ln2840_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 355 'zext' 'zext_ln2840_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns)   --->   "%weight3_addr_10 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 356 'getelementptr' 'weight3_addr_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 357 [2/2] (3.25ns)   --->   "%weight3_load_10 = load i9 %weight3_addr_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 357 'load' 'weight3_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 358 [5/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 358 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [1/2] (3.25ns)   --->   "%weight3_load_10 = load i9 %weight3_addr_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 359 'load' 'weight3_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 360 [4/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 360 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 361 [4/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %weight3_load_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 361 'fmul' 'mul6_i1_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 362 [3/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 362 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 363 [3/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %weight3_load_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 363 'fmul' 'mul6_i1_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 364 [2/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 364 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 365 [2/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %weight3_load_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 365 'fmul' 'mul6_i1_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 366 [1/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 366 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 367 [1/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %weight3_load_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 367 'fmul' 'mul6_i1_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln2840_10 = or i9 %mul_i, i9 11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 368 'or' 'or_ln2840_10' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln2840_11 = zext i9 %or_ln2840_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 369 'zext' 'zext_ln2840_11' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 370 [1/1] (0.00ns)   --->   "%weight3_addr_11 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 370 'getelementptr' 'weight3_addr_11' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 371 [2/2] (3.25ns)   --->   "%weight3_load_11 = load i9 %weight3_addr_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 371 'load' 'weight3_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 372 [5/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 372 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 373 [1/2] (3.25ns)   --->   "%weight3_load_11 = load i9 %weight3_addr_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 373 'load' 'weight3_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 374 [4/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 374 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 375 [4/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %weight3_load_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 375 'fmul' 'mul6_i1_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 376 [3/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 376 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 377 [3/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %weight3_load_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 377 'fmul' 'mul6_i1_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 378 [2/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 378 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 379 [2/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %weight3_load_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 379 'fmul' 'mul6_i1_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 380 [1/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 380 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 381 [1/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %weight3_load_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 381 'fmul' 'mul6_i1_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln2840_11 = or i9 %mul_i, i9 12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 382 'or' 'or_ln2840_11' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln2840_12 = zext i9 %or_ln2840_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 383 'zext' 'zext_ln2840_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 384 [1/1] (0.00ns)   --->   "%weight3_addr_12 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 384 'getelementptr' 'weight3_addr_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 385 [2/2] (3.25ns)   --->   "%weight3_load_12 = load i9 %weight3_addr_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 385 'load' 'weight3_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 386 [5/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 386 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 387 [1/2] (3.25ns)   --->   "%weight3_load_12 = load i9 %weight3_addr_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 387 'load' 'weight3_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 388 [4/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 388 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 389 [4/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %weight3_load_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 389 'fmul' 'mul6_i1_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 390 [3/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 390 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 391 [3/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %weight3_load_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 391 'fmul' 'mul6_i1_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 392 [2/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 392 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 393 [2/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %weight3_load_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 393 'fmul' 'mul6_i1_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 394 [1/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 394 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 395 [1/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %weight3_load_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 395 'fmul' 'mul6_i1_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln2840_12 = or i9 %mul_i, i9 13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 396 'or' 'or_ln2840_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln2840_13 = zext i9 %or_ln2840_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 397 'zext' 'zext_ln2840_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 398 [1/1] (0.00ns)   --->   "%weight3_addr_13 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 398 'getelementptr' 'weight3_addr_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 399 [2/2] (3.25ns)   --->   "%weight3_load_13 = load i9 %weight3_addr_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 399 'load' 'weight3_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 400 [5/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 400 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 401 [1/2] (3.25ns)   --->   "%weight3_load_13 = load i9 %weight3_addr_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 401 'load' 'weight3_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 402 [4/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 402 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 403 [4/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %weight3_load_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 403 'fmul' 'mul6_i1_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 404 [3/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 404 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 405 [3/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %weight3_load_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 405 'fmul' 'mul6_i1_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 406 [2/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 406 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 407 [2/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %weight3_load_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 407 'fmul' 'mul6_i1_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 408 [1/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 408 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 409 [1/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %weight3_load_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 409 'fmul' 'mul6_i1_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln2840_13 = or i9 %mul_i, i9 14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 410 'or' 'or_ln2840_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln2840_14 = zext i9 %or_ln2840_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 411 'zext' 'zext_ln2840_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 412 [1/1] (0.00ns)   --->   "%weight3_addr_14 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 412 'getelementptr' 'weight3_addr_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 413 [2/2] (3.25ns)   --->   "%weight3_load_14 = load i9 %weight3_addr_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 413 'load' 'weight3_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 414 [5/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 414 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 415 [1/2] (3.25ns)   --->   "%weight3_load_14 = load i9 %weight3_addr_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 415 'load' 'weight3_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 416 [4/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 416 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 417 [4/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %weight3_load_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 417 'fmul' 'mul6_i1_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 418 [3/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 418 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 419 [3/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %weight3_load_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 419 'fmul' 'mul6_i1_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 420 [2/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 420 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 421 [2/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %weight3_load_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 421 'fmul' 'mul6_i1_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 422 [1/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 422 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 423 [1/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %weight3_load_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 423 'fmul' 'mul6_i1_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln2840_14 = or i9 %mul_i, i9 15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 424 'or' 'or_ln2840_14' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln2840_15 = zext i9 %or_ln2840_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 425 'zext' 'zext_ln2840_15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 426 [1/1] (0.00ns)   --->   "%weight3_addr_15 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 426 'getelementptr' 'weight3_addr_15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 427 [2/2] (3.25ns)   --->   "%weight3_load_15 = load i9 %weight3_addr_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 427 'load' 'weight3_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 428 [5/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 428 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 429 [1/2] (3.25ns)   --->   "%weight3_load_15 = load i9 %weight3_addr_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 429 'load' 'weight3_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 430 [4/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 430 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 431 [4/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %weight3_load_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 431 'fmul' 'mul6_i1_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 432 [3/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 432 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 433 [3/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %weight3_load_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 433 'fmul' 'mul6_i1_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 434 [2/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 434 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 435 [2/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %weight3_load_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 435 'fmul' 'mul6_i1_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 436 [1/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 436 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 437 [1/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %weight3_load_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 437 'fmul' 'mul6_i1_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 438 [1/1] (0.00ns)   --->   "%or_ln2840_15 = or i9 %mul_i, i9 16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 438 'or' 'or_ln2840_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln2840_16 = zext i9 %or_ln2840_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 439 'zext' 'zext_ln2840_16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 440 [1/1] (0.00ns)   --->   "%weight3_addr_16 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 440 'getelementptr' 'weight3_addr_16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 441 [2/2] (3.25ns)   --->   "%weight3_load_16 = load i9 %weight3_addr_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 441 'load' 'weight3_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 442 [5/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 442 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 443 [1/2] (3.25ns)   --->   "%weight3_load_16 = load i9 %weight3_addr_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 443 'load' 'weight3_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 444 [4/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 444 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 445 [4/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %weight3_load_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 445 'fmul' 'mul6_i1_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 446 [3/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 446 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 447 [3/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %weight3_load_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 447 'fmul' 'mul6_i1_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 448 [2/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 448 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 449 [2/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %weight3_load_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 449 'fmul' 'mul6_i1_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 450 [1/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 450 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 451 [1/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %weight3_load_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 451 'fmul' 'mul6_i1_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 452 [1/1] (0.00ns)   --->   "%or_ln2840_16 = or i9 %mul_i, i9 17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 452 'or' 'or_ln2840_16' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln2840_17 = zext i9 %or_ln2840_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 453 'zext' 'zext_ln2840_17' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 454 [1/1] (0.00ns)   --->   "%weight3_addr_17 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 454 'getelementptr' 'weight3_addr_17' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 455 [2/2] (3.25ns)   --->   "%weight3_load_17 = load i9 %weight3_addr_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 455 'load' 'weight3_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 456 [5/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 456 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 457 [1/2] (3.25ns)   --->   "%weight3_load_17 = load i9 %weight3_addr_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 457 'load' 'weight3_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 458 [4/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 458 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 459 [4/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %weight3_load_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 459 'fmul' 'mul6_i1_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 460 [3/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 460 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 461 [3/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %weight3_load_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 461 'fmul' 'mul6_i1_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 462 [2/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 462 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 463 [2/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %weight3_load_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 463 'fmul' 'mul6_i1_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 464 [1/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 464 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 465 [1/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %weight3_load_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 465 'fmul' 'mul6_i1_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln2840_17 = or i9 %mul_i, i9 18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 466 'or' 'or_ln2840_17' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln2840_18 = zext i9 %or_ln2840_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 467 'zext' 'zext_ln2840_18' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 468 [1/1] (0.00ns)   --->   "%weight3_addr_18 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 468 'getelementptr' 'weight3_addr_18' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 469 [2/2] (3.25ns)   --->   "%weight3_load_18 = load i9 %weight3_addr_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 469 'load' 'weight3_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 470 [5/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 470 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 471 [1/2] (3.25ns)   --->   "%weight3_load_18 = load i9 %weight3_addr_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 471 'load' 'weight3_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 472 [4/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 472 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 473 [4/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %weight3_load_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 473 'fmul' 'mul6_i1_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 474 [3/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 474 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 475 [3/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %weight3_load_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 475 'fmul' 'mul6_i1_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 476 [2/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 476 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 477 [2/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %weight3_load_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 477 'fmul' 'mul6_i1_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 478 [1/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 478 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 479 [1/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %weight3_load_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 479 'fmul' 'mul6_i1_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln2840_18 = or i9 %mul_i, i9 19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 480 'or' 'or_ln2840_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln2840_19 = zext i9 %or_ln2840_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 481 'zext' 'zext_ln2840_19' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 482 [1/1] (0.00ns)   --->   "%weight3_addr_19 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 482 'getelementptr' 'weight3_addr_19' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 483 [2/2] (3.25ns)   --->   "%weight3_load_19 = load i9 %weight3_addr_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 483 'load' 'weight3_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 484 [5/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 484 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 485 [1/2] (3.25ns)   --->   "%weight3_load_19 = load i9 %weight3_addr_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 485 'load' 'weight3_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 486 [4/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 486 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 487 [4/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %weight3_load_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 487 'fmul' 'mul6_i1_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 488 [3/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 488 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 489 [3/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %weight3_load_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 489 'fmul' 'mul6_i1_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 490 [2/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 490 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 491 [2/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %weight3_load_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 491 'fmul' 'mul6_i1_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 492 [1/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 492 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 493 [1/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %weight3_load_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 493 'fmul' 'mul6_i1_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln2840_19 = or i9 %mul_i, i9 20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 494 'or' 'or_ln2840_19' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln2840_20 = zext i9 %or_ln2840_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 495 'zext' 'zext_ln2840_20' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 496 [1/1] (0.00ns)   --->   "%weight3_addr_20 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 496 'getelementptr' 'weight3_addr_20' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 497 [2/2] (3.25ns)   --->   "%weight3_load_20 = load i9 %weight3_addr_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 497 'load' 'weight3_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 498 [5/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 498 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 499 [1/2] (3.25ns)   --->   "%weight3_load_20 = load i9 %weight3_addr_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 499 'load' 'weight3_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 500 [4/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 500 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 501 [4/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %weight3_load_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 501 'fmul' 'mul6_i1_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 502 [3/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 502 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 503 [3/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %weight3_load_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 503 'fmul' 'mul6_i1_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 504 [2/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 504 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 505 [2/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %weight3_load_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 505 'fmul' 'mul6_i1_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 506 [1/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 506 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 507 [1/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %weight3_load_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 507 'fmul' 'mul6_i1_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln2840_20 = or i9 %mul_i, i9 21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 508 'or' 'or_ln2840_20' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln2840_21 = zext i9 %or_ln2840_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 509 'zext' 'zext_ln2840_21' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 510 [1/1] (0.00ns)   --->   "%weight3_addr_21 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 510 'getelementptr' 'weight3_addr_21' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 511 [2/2] (3.25ns)   --->   "%weight3_load_21 = load i9 %weight3_addr_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 511 'load' 'weight3_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 512 [5/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 512 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 513 [1/2] (3.25ns)   --->   "%weight3_load_21 = load i9 %weight3_addr_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 513 'load' 'weight3_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 514 [4/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 514 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 515 [4/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %weight3_load_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 515 'fmul' 'mul6_i1_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 516 [3/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 516 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 517 [3/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %weight3_load_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 517 'fmul' 'mul6_i1_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 518 [2/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 518 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 519 [2/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %weight3_load_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 519 'fmul' 'mul6_i1_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 520 [1/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 520 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 521 [1/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %weight3_load_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 521 'fmul' 'mul6_i1_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln2840_21 = or i9 %mul_i, i9 22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 522 'or' 'or_ln2840_21' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln2840_22 = zext i9 %or_ln2840_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 523 'zext' 'zext_ln2840_22' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 524 [1/1] (0.00ns)   --->   "%weight3_addr_22 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 524 'getelementptr' 'weight3_addr_22' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 525 [2/2] (3.25ns)   --->   "%weight3_load_22 = load i9 %weight3_addr_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 525 'load' 'weight3_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 526 [5/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 526 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 527 [1/2] (3.25ns)   --->   "%weight3_load_22 = load i9 %weight3_addr_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 527 'load' 'weight3_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 528 [4/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 528 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 529 [4/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %weight3_load_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 529 'fmul' 'mul6_i1_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 530 [3/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 530 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 531 [3/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %weight3_load_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 531 'fmul' 'mul6_i1_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 532 [2/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 532 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 533 [2/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %weight3_load_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 533 'fmul' 'mul6_i1_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 534 [1/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 534 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 535 [1/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %weight3_load_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 535 'fmul' 'mul6_i1_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 536 [1/1] (0.00ns)   --->   "%or_ln2840_22 = or i9 %mul_i, i9 23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 536 'or' 'or_ln2840_22' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln2840_23 = zext i9 %or_ln2840_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 537 'zext' 'zext_ln2840_23' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 538 [1/1] (0.00ns)   --->   "%weight3_addr_23 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 538 'getelementptr' 'weight3_addr_23' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 539 [2/2] (3.25ns)   --->   "%weight3_load_23 = load i9 %weight3_addr_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 539 'load' 'weight3_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 540 [5/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 540 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 541 [1/2] (3.25ns)   --->   "%weight3_load_23 = load i9 %weight3_addr_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 541 'load' 'weight3_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 542 [4/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 542 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 543 [4/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %weight3_load_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 543 'fmul' 'mul6_i1_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 544 [3/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 544 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 545 [3/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %weight3_load_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 545 'fmul' 'mul6_i1_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 546 [2/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 546 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 547 [2/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %weight3_load_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 547 'fmul' 'mul6_i1_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 548 [1/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 548 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 549 [1/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %weight3_load_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 549 'fmul' 'mul6_i1_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 550 [1/1] (0.00ns)   --->   "%or_ln2840_23 = or i9 %mul_i, i9 24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 550 'or' 'or_ln2840_23' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln2840_24 = zext i9 %or_ln2840_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 551 'zext' 'zext_ln2840_24' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 552 [1/1] (0.00ns)   --->   "%weight3_addr_24 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 552 'getelementptr' 'weight3_addr_24' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 553 [2/2] (3.25ns)   --->   "%weight3_load_24 = load i9 %weight3_addr_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 553 'load' 'weight3_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 554 [5/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 554 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 555 [1/2] (3.25ns)   --->   "%weight3_load_24 = load i9 %weight3_addr_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 555 'load' 'weight3_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 556 [4/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 556 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 557 [4/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %weight3_load_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 557 'fmul' 'mul6_i1_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 558 [3/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 558 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 559 [3/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %weight3_load_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 559 'fmul' 'mul6_i1_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 560 [2/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 560 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 561 [2/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %weight3_load_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 561 'fmul' 'mul6_i1_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 562 [1/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 562 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 563 [1/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %weight3_load_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 563 'fmul' 'mul6_i1_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln2840_24 = or i9 %mul_i, i9 25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 564 'or' 'or_ln2840_24' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln2840_25 = zext i9 %or_ln2840_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 565 'zext' 'zext_ln2840_25' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 566 [1/1] (0.00ns)   --->   "%weight3_addr_25 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 566 'getelementptr' 'weight3_addr_25' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 567 [2/2] (3.25ns)   --->   "%weight3_load_25 = load i9 %weight3_addr_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 567 'load' 'weight3_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 568 [5/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 568 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 569 [1/2] (3.25ns)   --->   "%weight3_load_25 = load i9 %weight3_addr_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 569 'load' 'weight3_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 570 [4/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 570 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 571 [4/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %weight3_load_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 571 'fmul' 'mul6_i1_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 572 [3/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 572 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 573 [3/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %weight3_load_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 573 'fmul' 'mul6_i1_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 574 [2/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 574 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 575 [2/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %weight3_load_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 575 'fmul' 'mul6_i1_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 576 [1/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 576 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 577 [1/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %weight3_load_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 577 'fmul' 'mul6_i1_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln2840_25 = or i9 %mul_i, i9 26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 578 'or' 'or_ln2840_25' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln2840_26 = zext i9 %or_ln2840_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 579 'zext' 'zext_ln2840_26' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 580 [1/1] (0.00ns)   --->   "%weight3_addr_26 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 580 'getelementptr' 'weight3_addr_26' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 581 [2/2] (3.25ns)   --->   "%weight3_load_26 = load i9 %weight3_addr_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 581 'load' 'weight3_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 582 [5/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 582 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 583 [1/2] (3.25ns)   --->   "%weight3_load_26 = load i9 %weight3_addr_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 583 'load' 'weight3_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 584 [4/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 584 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 585 [4/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %weight3_load_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 585 'fmul' 'mul6_i1_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 586 [3/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 586 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 587 [3/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %weight3_load_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 587 'fmul' 'mul6_i1_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 588 [2/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 588 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 589 [2/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %weight3_load_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 589 'fmul' 'mul6_i1_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 590 [1/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 590 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 591 [1/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %weight3_load_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 591 'fmul' 'mul6_i1_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 592 [1/1] (0.00ns)   --->   "%or_ln2840_26 = or i9 %mul_i, i9 27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 592 'or' 'or_ln2840_26' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln2840_27 = zext i9 %or_ln2840_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 593 'zext' 'zext_ln2840_27' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 594 [1/1] (0.00ns)   --->   "%weight3_addr_27 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 594 'getelementptr' 'weight3_addr_27' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 595 [2/2] (3.25ns)   --->   "%weight3_load_27 = load i9 %weight3_addr_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 595 'load' 'weight3_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 596 [5/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 596 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 597 [1/2] (3.25ns)   --->   "%weight3_load_27 = load i9 %weight3_addr_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 597 'load' 'weight3_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 598 [4/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 598 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 599 [4/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %weight3_load_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 599 'fmul' 'mul6_i1_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 600 [3/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 600 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 601 [3/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %weight3_load_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 601 'fmul' 'mul6_i1_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 602 [2/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 602 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 603 [2/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %weight3_load_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 603 'fmul' 'mul6_i1_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 604 [1/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 604 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 605 [1/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %weight3_load_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 605 'fmul' 'mul6_i1_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln2840_27 = or i9 %mul_i, i9 28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 606 'or' 'or_ln2840_27' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln2840_28 = zext i9 %or_ln2840_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 607 'zext' 'zext_ln2840_28' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 608 [1/1] (0.00ns)   --->   "%weight3_addr_28 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 608 'getelementptr' 'weight3_addr_28' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 609 [2/2] (3.25ns)   --->   "%weight3_load_28 = load i9 %weight3_addr_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 609 'load' 'weight3_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 610 [5/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 610 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 611 [1/2] (3.25ns)   --->   "%weight3_load_28 = load i9 %weight3_addr_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 611 'load' 'weight3_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 612 [4/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 612 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 613 [4/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %weight3_load_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 613 'fmul' 'mul6_i1_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 614 [3/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 614 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 615 [3/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %weight3_load_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 615 'fmul' 'mul6_i1_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 616 [2/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 616 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 617 [2/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %weight3_load_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 617 'fmul' 'mul6_i1_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 618 [1/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 618 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 619 [1/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %weight3_load_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 619 'fmul' 'mul6_i1_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 620 [1/1] (0.00ns)   --->   "%or_ln2840_28 = or i9 %mul_i, i9 29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 620 'or' 'or_ln2840_28' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln2840_29 = zext i9 %or_ln2840_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 621 'zext' 'zext_ln2840_29' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 622 [1/1] (0.00ns)   --->   "%weight3_addr_29 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 622 'getelementptr' 'weight3_addr_29' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 623 [2/2] (3.25ns)   --->   "%weight3_load_29 = load i9 %weight3_addr_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 623 'load' 'weight3_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 624 [5/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 624 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 625 [1/2] (3.25ns)   --->   "%weight3_load_29 = load i9 %weight3_addr_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 625 'load' 'weight3_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 626 [4/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 626 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 627 [4/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %weight3_load_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 627 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 628 [3/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 628 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 629 [3/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %weight3_load_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 629 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 630 [2/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 630 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 631 [2/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %weight3_load_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 631 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 632 [1/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 632 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 633 [1/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %weight3_load_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 633 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln2840_29 = or i9 %mul_i, i9 30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 634 'or' 'or_ln2840_29' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln2840_30 = zext i9 %or_ln2840_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 635 'zext' 'zext_ln2840_30' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 636 [1/1] (0.00ns)   --->   "%weight3_addr_30 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 636 'getelementptr' 'weight3_addr_30' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 637 [2/2] (3.25ns)   --->   "%weight3_load_30 = load i9 %weight3_addr_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 637 'load' 'weight3_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 638 [5/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 638 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 639 [1/2] (3.25ns)   --->   "%weight3_load_30 = load i9 %weight3_addr_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 639 'load' 'weight3_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 640 [4/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 640 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 641 [4/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %weight3_load_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 641 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 642 [3/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 642 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 643 [3/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %weight3_load_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 643 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 644 [2/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 644 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 645 [2/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %weight3_load_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 645 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 646 [1/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 646 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 647 [1/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %weight3_load_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 647 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 648 [1/1] (0.00ns)   --->   "%or_ln2840_30 = or i9 %mul_i, i9 31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 648 'or' 'or_ln2840_30' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln2840_31 = zext i9 %or_ln2840_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 649 'zext' 'zext_ln2840_31' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 650 [1/1] (0.00ns)   --->   "%weight3_addr_31 = getelementptr i32 %weight3, i64 0, i64 %zext_ln2840_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 650 'getelementptr' 'weight3_addr_31' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 651 [2/2] (3.25ns)   --->   "%weight3_load_31 = load i9 %weight3_addr_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 651 'load' 'weight3_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 652 [5/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 652 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 653 [1/2] (3.25ns)   --->   "%weight3_load_31 = load i9 %weight3_addr_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 653 'load' 'weight3_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 654 [4/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 654 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 655 [4/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %weight3_load_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 655 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 656 [3/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 656 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 657 [3/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %weight3_load_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 657 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 658 [2/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 658 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 659 [2/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %weight3_load_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 659 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 660 [1/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 660 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 661 [1/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %weight3_load_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 661 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 662 [5/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 662 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 663 [4/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 663 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 664 [3/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 664 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 665 [1/1] (0.00ns)   --->   "%i_8_cast3 = zext i4 %i_6" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 665 'zext' 'i_8_cast3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 666 [2/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 666 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 667 [1/1] (0.00ns)   --->   "%bias3_addr = getelementptr i32 %bias3, i64 0, i64 %i_8_cast3" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 667 'getelementptr' 'bias3_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 668 [2/2] (2.32ns)   --->   "%bias3_load = load i4 %bias3_addr" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 668 'load' 'bias3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 669 [1/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 669 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 670 [1/2] (2.32ns)   --->   "%bias3_load = load i4 %bias3_addr" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 670 'load' 'bias3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 671 [5/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bias3_load" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 671 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 672 [4/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bias3_load" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 672 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 673 [3/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bias3_load" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 673 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 674 [2/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bias3_load" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 674 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 675 [1/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bias3_load" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 675 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 681 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 681 'ret' 'ret_ln0' <Predicate = (icmp_ln2835)> <Delay = 0.00>

State 172 <SV = 171> <Delay = 2.32>
ST_172 : Operation 676 [1/1] (0.00ns)   --->   "%specloopname_ln2835 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 676 'specloopname' 'specloopname_ln2835' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln2842 = bitcast i32 %add9_i1" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 677 'bitcast' 'bitcast_ln2842' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 678 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %i_8_cast3" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 678 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 679 [1/1] (2.32ns)   --->   "%store_ln2842 = store i32 %bitcast_ln2842, i4 %y_addr" [cnnlite_ip/src/cnn.c:2842]   --->   Operation 679 'store' 'store_ln2842' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_172 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %VITIS_LOOP_2838_2.i24" [cnnlite_ip/src/cnn.c:2835]   --->   Operation 680 'br' 'br_ln2835' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [36]  (0 ns)
	'load' operation ('i', cnnlite_ip/src/cnn.c:2835) on local variable 'i' [74]  (0 ns)
	'add' operation ('i', cnnlite_ip/src/cnn.c:2835) [78]  (1.74 ns)
	'store' operation ('store_ln2835', cnnlite_ip/src/cnn.c:2835) of variable 'i', cnnlite_ip/src/cnn.c:2835 on local variable 'i' [281]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight3_load', cnnlite_ip/src/cnn.c:2840) on array 'weight3' [86]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnnlite_ip/src/cnn.c:2840) [87]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnnlite_ip/src/cnn.c:2840) [87]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnnlite_ip/src/cnn.c:2840) [87]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnnlite_ip/src/cnn.c:2840) [87]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnnlite_ip/src/cnn.c:2840) [88]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnnlite_ip/src/cnn.c:2840) [88]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnnlite_ip/src/cnn.c:2840) [88]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnnlite_ip/src/cnn.c:2840) [88]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnnlite_ip/src/cnn.c:2840) [88]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnnlite_ip/src/cnn.c:2840) [94]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnnlite_ip/src/cnn.c:2840) [94]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnnlite_ip/src/cnn.c:2840) [94]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnnlite_ip/src/cnn.c:2840) [94]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnnlite_ip/src/cnn.c:2840) [94]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnnlite_ip/src/cnn.c:2840) [100]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnnlite_ip/src/cnn.c:2840) [100]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnnlite_ip/src/cnn.c:2840) [100]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnnlite_ip/src/cnn.c:2840) [100]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnnlite_ip/src/cnn.c:2840) [100]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnnlite_ip/src/cnn.c:2840) [106]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnnlite_ip/src/cnn.c:2840) [106]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnnlite_ip/src/cnn.c:2840) [106]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnnlite_ip/src/cnn.c:2840) [106]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnnlite_ip/src/cnn.c:2840) [106]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnnlite_ip/src/cnn.c:2840) [112]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnnlite_ip/src/cnn.c:2840) [112]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnnlite_ip/src/cnn.c:2840) [112]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnnlite_ip/src/cnn.c:2840) [112]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnnlite_ip/src/cnn.c:2840) [112]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnnlite_ip/src/cnn.c:2840) [118]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnnlite_ip/src/cnn.c:2840) [118]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnnlite_ip/src/cnn.c:2840) [118]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnnlite_ip/src/cnn.c:2840) [118]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnnlite_ip/src/cnn.c:2840) [118]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnnlite_ip/src/cnn.c:2840) [124]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnnlite_ip/src/cnn.c:2840) [124]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnnlite_ip/src/cnn.c:2840) [124]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnnlite_ip/src/cnn.c:2840) [124]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnnlite_ip/src/cnn.c:2840) [124]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnnlite_ip/src/cnn.c:2840) [130]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnnlite_ip/src/cnn.c:2840) [130]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnnlite_ip/src/cnn.c:2840) [130]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnnlite_ip/src/cnn.c:2840) [130]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnnlite_ip/src/cnn.c:2840) [130]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnnlite_ip/src/cnn.c:2840) [136]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnnlite_ip/src/cnn.c:2840) [136]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnnlite_ip/src/cnn.c:2840) [136]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnnlite_ip/src/cnn.c:2840) [136]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnnlite_ip/src/cnn.c:2840) [136]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnnlite_ip/src/cnn.c:2840) [142]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnnlite_ip/src/cnn.c:2840) [142]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnnlite_ip/src/cnn.c:2840) [142]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnnlite_ip/src/cnn.c:2840) [142]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnnlite_ip/src/cnn.c:2840) [142]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnnlite_ip/src/cnn.c:2840) [148]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnnlite_ip/src/cnn.c:2840) [148]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnnlite_ip/src/cnn.c:2840) [148]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnnlite_ip/src/cnn.c:2840) [148]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnnlite_ip/src/cnn.c:2840) [148]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnnlite_ip/src/cnn.c:2840) [154]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnnlite_ip/src/cnn.c:2840) [154]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnnlite_ip/src/cnn.c:2840) [154]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnnlite_ip/src/cnn.c:2840) [154]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnnlite_ip/src/cnn.c:2840) [154]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnnlite_ip/src/cnn.c:2840) [160]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnnlite_ip/src/cnn.c:2840) [160]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnnlite_ip/src/cnn.c:2840) [160]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnnlite_ip/src/cnn.c:2840) [160]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnnlite_ip/src/cnn.c:2840) [160]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnnlite_ip/src/cnn.c:2840) [166]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnnlite_ip/src/cnn.c:2840) [166]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnnlite_ip/src/cnn.c:2840) [166]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnnlite_ip/src/cnn.c:2840) [166]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnnlite_ip/src/cnn.c:2840) [166]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnnlite_ip/src/cnn.c:2840) [172]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnnlite_ip/src/cnn.c:2840) [172]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnnlite_ip/src/cnn.c:2840) [172]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnnlite_ip/src/cnn.c:2840) [172]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnnlite_ip/src/cnn.c:2840) [172]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnnlite_ip/src/cnn.c:2840) [178]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnnlite_ip/src/cnn.c:2840) [178]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnnlite_ip/src/cnn.c:2840) [178]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnnlite_ip/src/cnn.c:2840) [178]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnnlite_ip/src/cnn.c:2840) [178]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnnlite_ip/src/cnn.c:2840) [184]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnnlite_ip/src/cnn.c:2840) [184]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnnlite_ip/src/cnn.c:2840) [184]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnnlite_ip/src/cnn.c:2840) [184]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnnlite_ip/src/cnn.c:2840) [184]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnnlite_ip/src/cnn.c:2840) [190]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnnlite_ip/src/cnn.c:2840) [190]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnnlite_ip/src/cnn.c:2840) [190]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnnlite_ip/src/cnn.c:2840) [190]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnnlite_ip/src/cnn.c:2840) [190]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnnlite_ip/src/cnn.c:2840) [196]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnnlite_ip/src/cnn.c:2840) [196]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnnlite_ip/src/cnn.c:2840) [196]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnnlite_ip/src/cnn.c:2840) [196]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnnlite_ip/src/cnn.c:2840) [196]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnnlite_ip/src/cnn.c:2840) [202]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnnlite_ip/src/cnn.c:2840) [202]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnnlite_ip/src/cnn.c:2840) [202]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnnlite_ip/src/cnn.c:2840) [202]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnnlite_ip/src/cnn.c:2840) [202]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnnlite_ip/src/cnn.c:2840) [208]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnnlite_ip/src/cnn.c:2840) [208]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnnlite_ip/src/cnn.c:2840) [208]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnnlite_ip/src/cnn.c:2840) [208]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnnlite_ip/src/cnn.c:2840) [208]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnnlite_ip/src/cnn.c:2840) [214]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnnlite_ip/src/cnn.c:2840) [214]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnnlite_ip/src/cnn.c:2840) [214]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnnlite_ip/src/cnn.c:2840) [214]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnnlite_ip/src/cnn.c:2840) [214]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnnlite_ip/src/cnn.c:2840) [220]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnnlite_ip/src/cnn.c:2840) [220]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnnlite_ip/src/cnn.c:2840) [220]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnnlite_ip/src/cnn.c:2840) [220]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnnlite_ip/src/cnn.c:2840) [220]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnnlite_ip/src/cnn.c:2840) [226]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnnlite_ip/src/cnn.c:2840) [226]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnnlite_ip/src/cnn.c:2840) [226]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnnlite_ip/src/cnn.c:2840) [226]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnnlite_ip/src/cnn.c:2840) [226]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnnlite_ip/src/cnn.c:2840) [232]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnnlite_ip/src/cnn.c:2840) [232]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnnlite_ip/src/cnn.c:2840) [232]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnnlite_ip/src/cnn.c:2840) [232]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnnlite_ip/src/cnn.c:2840) [232]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnnlite_ip/src/cnn.c:2840) [238]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnnlite_ip/src/cnn.c:2840) [238]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnnlite_ip/src/cnn.c:2840) [238]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnnlite_ip/src/cnn.c:2840) [238]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnnlite_ip/src/cnn.c:2840) [238]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnnlite_ip/src/cnn.c:2840) [244]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnnlite_ip/src/cnn.c:2840) [244]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnnlite_ip/src/cnn.c:2840) [244]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnnlite_ip/src/cnn.c:2840) [244]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnnlite_ip/src/cnn.c:2840) [244]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnnlite_ip/src/cnn.c:2840) [250]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnnlite_ip/src/cnn.c:2840) [250]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnnlite_ip/src/cnn.c:2840) [250]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnnlite_ip/src/cnn.c:2840) [250]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnnlite_ip/src/cnn.c:2840) [250]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnnlite_ip/src/cnn.c:2840) [256]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnnlite_ip/src/cnn.c:2840) [256]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnnlite_ip/src/cnn.c:2840) [256]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnnlite_ip/src/cnn.c:2840) [256]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnnlite_ip/src/cnn.c:2840) [256]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnnlite_ip/src/cnn.c:2840) [262]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnnlite_ip/src/cnn.c:2840) [262]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnnlite_ip/src/cnn.c:2840) [262]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnnlite_ip/src/cnn.c:2840) [262]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnnlite_ip/src/cnn.c:2840) [262]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnnlite_ip/src/cnn.c:2840) [268]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnnlite_ip/src/cnn.c:2840) [268]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnnlite_ip/src/cnn.c:2840) [268]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnnlite_ip/src/cnn.c:2840) [268]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnnlite_ip/src/cnn.c:2840) [268]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnnlite_ip/src/cnn.c:2840) [274]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnnlite_ip/src/cnn.c:2840) [274]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnnlite_ip/src/cnn.c:2840) [274]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnnlite_ip/src/cnn.c:2840) [274]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnnlite_ip/src/cnn.c:2840) [274]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnnlite_ip/src/cnn.c:2842) [277]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnnlite_ip/src/cnn.c:2842) [277]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnnlite_ip/src/cnn.c:2842) [277]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnnlite_ip/src/cnn.c:2842) [277]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnnlite_ip/src/cnn.c:2842) [277]  (7.26 ns)

 <State 172>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln2842', cnnlite_ip/src/cnn.c:2842) of variable 'bitcast_ln2842', cnnlite_ip/src/cnn.c:2842 on array 'y' [280]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
