<!DOCTYPE html>
<html lang="en" dir="ltr">

<head>
  <meta charset="utf-8">
  <title> Personal Website</title>
  <link rel="stylesheet" href="css/style.css">
</head>

<body>
  <h1>संजय कुमार</h1>
  <hr />
  <table cellspacing="40px">
    <tr>
      <td><img src="sanjay-profile.png" height="150" width="150" /></td>
      <td>
        <h2> Sanjay Kumar</h2>
        <p>
          <em>Software Architect, Cadence Design Systems</em>
        </p>
      </td>
    </tr>
  </table>
  <hr />
  <h2>About Me</h2>
  <p>
    Hi I am Sanjay, working as software Architect at Cadence India, Bangalore. I have extensive experience in developing SOC Virtual and Hybrid platforms for enabling early software development and performance tuning, developing infrastructure for IP
    modeling, IP models like DMAs, Interconnects, full system integration, verifications and release to end customers.
    I have experience in wide variety of techniques used for modeling Virtual platforms starting from C/C++ based SSI(Simulation System Interface) to industry standard SystemC and TLM2.0 I have also developed several transactors to interface Memories
    like DDR4/5, LPDDR4/5 with a fast and coherent systemC memory, interface DSI display host controller with a virtual DSI device, interface CSI2 Camera device to CSI Host controller running on RTL side.
    <br />
    I am a computer science graduate from National Institute of Technology, Trichy and I have a MS degree from BITS, Pilani in microelectronics. My areas of interest include SystemC and TLM methodologies,Hybrid Emulation and Simulation, programming
    languages, Design patterns, Algorithm Design.

  </p>
  <hr>
  <h2>
    My Skill Set
  </h2>
    <table border="2px">
      <thead>
      <th>Skill</th>
      <th>Expetrise Level</th>
      </thead>
      <tr>
        <td>languages:C/C++/SystemC</td><td>⭐⭐⭐⭐</td>
        </tr>
        <tr>
          <td>Python/TCL/HTML/Javascript</td><td>⭐⭐⭐</td>
        </tr>
        <tr>
          <td>
          SystemC Modeling & TLM2
          </td>
          <td>
            ⭐⭐⭐⭐⭐
          </td>

        </tr>
        <tr>
          <td>
          EDA  Verification Tools
        </td> <td>⭐⭐⭐⭐</td>
        </tr>
        <tr>
          <td>Virtual Platform Integration</td><td>⭐⭐⭐⭐</td>
        </tr>
        <tr>
          <td>AMBA-PV Buses</td><td>⭐⭐⭐</td>
        </tr>
        <tr>
          <td>Simulation Infrastructure Development</td><td>⭐⭐⭐⭐</td>
        </tr>
        <tr>
          <td>Hybrid transactor development</td><td>⭐⭐⭐⭐</td>
        </tr>
    </table>
    <hr>
    <h2>Publications</h2>
    <ul>
      <li>Enabling Reset in SystemC based Virtual Platforms</li>
      <li>Accelerating SystemC SoC Development Using Text Based Netlist Connectivity Specification</li>
      <li>Method and system for emulating an image processing system</li>
    </ul>
    <hr>
    <h2>Reach Me</h2>
    <ul>
      <li><a href="https://www.linkedin.com/in/sanjay-kumar-singh-a622b025/">LinkedIn</a></li>
      <li><a href="http://codepuz.blogspot.com/">Blog</a></li>
      <li><a href="https://github.com/yajnas07">GitHub</a></li>
    </ul>
</body>

</html>
