

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_736_1'
================================================================
* Date:           Tue Jun 18 12:24:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.530 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.325 us|  0.325 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_736_1  |       63|       63|         1|          1|          1|    63|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 5 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %idx"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_load = load i6 %idx" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 8 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%icmp_ln736 = icmp_eq  i6 %idx_load, i6 63" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 9 'icmp' 'icmp_ln736' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln736 = br i1 %icmp_ln736, void %for.inc.i, void %for.cond24.i.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 11 'br' 'br_ln736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i6 %idx_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 12 'zext' 'zext_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%add_ln708 = add i7 %zext_ln708, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 13 'add' 'add_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i7 %add_ln708" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 14 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln708, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i9 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 16 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.93ns)   --->   "%mptr = add i10 %zext_ln708_1, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 17 'add' 'mptr' <Predicate = (!icmp_ln736)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln737 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 18 'specpipeline' 'specpipeline_ln737' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln736 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 19 'specloopname' 'specloopname_ln736' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 20 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln737 = zext i8 %lshr_ln2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 21 'zext' 'zext_ln737' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln737" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 22 'getelementptr' 'HuffBuff_addr' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln737 = store i32 0, i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 23 'store' 'store_ln737' <Predicate = (!icmp_ln736)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln708 = store i6 %trunc_ln708, i6 %idx" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 24 'store' 'store_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln736 = br void %for.cond.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 25 'br' 'br_ln736' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln736)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HuffBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                   (alloca           ) [ 01]
out_buf_read          (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
idx_load              (load             ) [ 00]
icmp_ln736            (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
br_ln736              (br               ) [ 00]
zext_ln708            (zext             ) [ 00]
add_ln708             (add              ) [ 00]
trunc_ln708           (trunc            ) [ 00]
shl_ln                (bitconcatenate   ) [ 00]
zext_ln708_1          (zext             ) [ 00]
mptr                  (add              ) [ 00]
specpipeline_ln737    (specpipeline     ) [ 00]
specloopname_ln736    (specloopname     ) [ 00]
lshr_ln2              (partselect       ) [ 00]
zext_ln737            (zext             ) [ 00]
HuffBuff_addr         (getelementptr    ) [ 00]
store_ln737           (store            ) [ 00]
store_ln708           (store            ) [ 00]
br_ln736              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HuffBuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HuffBuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="idx_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="out_buf_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="10" slack="0"/>
<pin id="49" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_buf_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="HuffBuff_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HuffBuff_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln737_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln737/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="idx_load_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln736_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln736/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln708_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln708_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln708/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln708_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shl_ln_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln708_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mptr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mptr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="lshr_ln2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="5" slack="0"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln737_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln737/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln708_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="idx_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="71" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="84" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="46" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="112" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="90" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="42" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: HuffBuff | {1 }
 - Input state : 
	Port: decode_block.1_Pipeline_VITIS_LOOP_736_1 : out_buf | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_load : 1
		icmp_ln736 : 2
		br_ln736 : 3
		zext_ln708 : 2
		add_ln708 : 3
		trunc_ln708 : 4
		shl_ln : 4
		zext_ln708_1 : 5
		mptr : 6
		lshr_ln2 : 7
		zext_ln737 : 8
		HuffBuff_addr : 9
		store_ln737 : 10
		store_ln708 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln708_fu_84     |    0    |    13   |
|          |       mptr_fu_106       |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln736_fu_74    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   | out_buf_read_read_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln708_fu_80    |    0    |    0    |
|   zext   |   zext_ln708_1_fu_102   |    0    |    0    |
|          |    zext_ln737_fu_122    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln708_fu_90    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_94      |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     lshr_ln2_fu_112     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    43   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|idx_reg_132|    6   |
+-----------+--------+
|   Total   |    6   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   43   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   43   |
+-----------+--------+--------+
