#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  3 20:24:49 2024
# Process ID: 21120
# Current directory: E:/RISCV/booth/booth_mult
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7600 E:\RISCV\booth\booth_mult\booth_mult.xpr
# Log file: E:/RISCV/booth/booth_mult/vivado.log
# Journal file: E:/RISCV/booth/booth_mult\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RISCV/booth/booth_mult/booth_mult.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RISCV/booth/ip_repo/my_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RISCV/booth/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 883.906 ; gain = 226.340
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/RISCV/booth/booth_mult/booth_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/RISCV/booth/booth_mult/booth_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'my_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/RISCV/booth/booth_mult/booth_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj my_v1_0_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/RISCV/booth/booth_mult/booth_mult.sim/sim_1/behav/xsim'
"xelab -wto cedf1ba49f8f46af880f3bcb992062f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_v1_0_tb_behav xil_defaultlib.my_v1_0_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cedf1ba49f8f46af880f3bcb992062f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_v1_0_tb_behav xil_defaultlib.my_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/RISCV/booth/booth_mult/booth_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_v1_0_tb_behav -key {Behavioral:sim_1:Functional:my_v1_0_tb} -tclbatch {my_v1_0_tb.tcl} -protoinst "protoinst_files/my_v1_0_bfm_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/my_v1_0_bfm_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_v1_0_tb/DUT/my_v1_0_bfm_1_i//my_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_v1_0_tb/DUT/my_v1_0_bfm_1_i//slave_0/S_AXI
Time resolution is 1 ps
source my_v1_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /my_v1_0_tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/mst_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/passthrough_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/passthrough_master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/passthrough_mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/passthrough_slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/passthrough_slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/write_strb was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_v1_0_tb/slv_agent_0 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 100ms
XilinxAXIVIP: Found at Path: my_v1_0_tb.DUT.my_v1_0_bfm_1_i.slave_0.inst
EXAMPLE TEST M00_AXI:
M00_AXI: PTGEN_TEST_FINISHED!
PTGEN_TEST: PASSED!
Executing Axi4 End Of Simulation checks
$finish called at time : 846 ns : File "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" Line 3126
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 947.922 ; gain = 10.367
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/aclk}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/aresetn}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_awaddr}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_awprot}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_awvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_awready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_wdata}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_wstrb}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_wvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_wready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_bresp}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_bvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_bready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_araddr}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_arprot}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_arvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_arready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_rdata}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_rresp}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_rvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/s_axi_rready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/slave_0/S_AXI}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  3 21:26:58 2024...
