$date
	Sat Jun 01 09:18:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_ff_reset_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module circuit1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
1"
#20
1#
0$
0"
#30
1!
1"
#40
0"
