A CPU implementation on Verilog
This is the final prohject of Logic Lab class.