
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 445.590 ; gain = 98.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/top.v:21]
INFO: [Synth 8-6157] synthesizing module 'CPUdl' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/CPUdl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reg' (1#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'InstructionROMDl' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/InstructionRomDl.v:21]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.runs/synth_1/.Xil/Vivado-14816-DESKTOP-M866AGS/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (2#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.runs/synth_1/.Xil/Vivado-14816-DESKTOP-M866AGS/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstructionROMDl' (3#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/InstructionRomDl.v:21]
INFO: [Synth 8-6157] synthesizing module 'Decode' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Decode.v:21]
	Parameter R_type_op bound to: 6'b000000 
	Parameter ADD_funct bound to: 6'b100000 
	Parameter ADDU_funct bound to: 6'b100001 
	Parameter AND_funct bound to: 6'b100100 
	Parameter XOR_funct bound to: 6'b100110 
	Parameter OR_funct bound to: 6'b100101 
	Parameter NOR_funct bound to: 6'b100111 
	Parameter SUB_funct bound to: 6'b100010 
	Parameter SUBU_funct bound to: 6'b100011 
	Parameter SLT_funct bound to: 6'b101010 
	Parameter SLTU_funct bound to: 6'b101011 
	Parameter SLL_funct bound to: 6'b000000 
	Parameter SLLV_funct bound to: 6'b000100 
	Parameter SRL_funct bound to: 6'b000010 
	Parameter SRLV_funct bound to: 6'b000110 
	Parameter SRA_funct bound to: 6'b000011 
	Parameter SRAV_funct bound to: 6'b000111 
	Parameter JR_funct bound to: 6'b001000 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter BNE_op bound to: 6'b000101 
	Parameter BGEZ_op bound to: 6'b000001 
	Parameter BGEZ_rt bound to: 5'b00001 
	Parameter BGTZ_op bound to: 6'b000111 
	Parameter BGTZ_rt bound to: 5'b00000 
	Parameter BLEZ_op bound to: 6'b000110 
	Parameter BLEZ_rt bound to: 5'b00000 
	Parameter BLTZ_op bound to: 6'b000001 
	Parameter BLTZ_rt bound to: 5'b00000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter ADDIU_op bound to: 6'b001001 
	Parameter ANDI_op bound to: 6'b001100 
	Parameter XORI_op bound to: 6'b001110 
	Parameter ORI_op bound to: 6'b001101 
	Parameter SLTI_op bound to: 6'b001010 
	Parameter SLTIU_op bound to: 6'b001011 
	Parameter LUI_op bound to: 6'b001111 
	Parameter LUI_rs bound to: 5'b00000 
	Parameter SW_op bound to: 6'b101011 
	Parameter LW_op bound to: 6'b100011 
	Parameter LH_op bound to: 6'b100001 
	Parameter LB_op bound to: 6'b100000 
	Parameter J_op bound to: 6'b000010 
	Parameter alu_add bound to: 5'b00000 
	Parameter alu_and bound to: 5'b00001 
	Parameter alu_xor bound to: 5'b00010 
	Parameter alu_or bound to: 5'b00011 
	Parameter alu_nor bound to: 5'b00100 
	Parameter alu_sub bound to: 5'b00101 
	Parameter alu_andi bound to: 5'b00110 
	Parameter alu_xori bound to: 5'b00111 
	Parameter alu_ori bound to: 5'b01000 
	Parameter alu_beq bound to: 5'b01010 
	Parameter alu_bne bound to: 5'b01011 
	Parameter alu_bgez bound to: 5'b01100 
	Parameter alu_bgtz bound to: 5'b01101 
	Parameter alu_blez bound to: 5'b01110 
	Parameter alu_bltz bound to: 5'b01111 
	Parameter alu_sll bound to: 5'b10000 
	Parameter alu_srl bound to: 5'b10001 
	Parameter alu_sra bound to: 5'b10010 
	Parameter alu_slt bound to: 5'b10011 
	Parameter alu_sltu bound to: 5'b10100 
	Parameter alu_addu bound to: 5'b10101 
	Parameter alu_subu bound to: 5'b10110 
	Parameter alu_lui bound to: 5'b10111 
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Decode.v:230]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (4#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Decode.v:21]
INFO: [Synth 8-6157] synthesizing module 'ZeroTest' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/BranchTest.v:21]
	Parameter alu_beq bound to: 5'b01010 
	Parameter alu_bne bound to: 5'b01011 
	Parameter alu_bgez bound to: 5'b01100 
	Parameter alu_bgtz bound to: 5'b01101 
	Parameter alu_blez bound to: 5'b01110 
	Parameter alu_bltz bound to: 5'b01111 
INFO: [Synth 8-6155] done synthesizing module 'ZeroTest' (5#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/BranchTest.v:21]
INFO: [Synth 8-6157] synthesizing module 'HazardDetector' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/HazardDetector.v:21]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetector' (6#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/HazardDetector.v:21]
INFO: [Synth 8-6157] synthesizing module 'Registers' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Registers.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (7#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Registers.v:21]
INFO: [Synth 8-6157] synthesizing module 'Reg__parameterized0' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reg__parameterized0' (7#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'Reg__parameterized1' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reg__parameterized1' (7#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'Reg__parameterized2' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reg__parameterized2' (7#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Forwarding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (8#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Forwarding.v:21]
INFO: [Synth 8-6157] synthesizing module 'Mux4' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Mux4.v:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Mux4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Mux4' (9#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Mux4.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/ALU.v:21]
	Parameter alu_add bound to: 5'b00000 
	Parameter alu_addu bound to: 5'b10101 
	Parameter alu_and bound to: 5'b00001 
	Parameter alu_xor bound to: 5'b00010 
	Parameter alu_or bound to: 5'b00011 
	Parameter alu_nor bound to: 5'b00100 
	Parameter alu_sub bound to: 5'b00101 
	Parameter alu_subu bound to: 5'b10110 
	Parameter alu_slt bound to: 5'b10011 
	Parameter alu_sltu bound to: 5'b10100 
	Parameter alu_sll bound to: 5'b10000 
	Parameter alu_srl bound to: 5'b10001 
	Parameter alu_sra bound to: 5'b10010 
	Parameter alu_andi bound to: 5'b00110 
	Parameter alu_xori bound to: 5'b00111 
	Parameter alu_ori bound to: 5'b01000 
	Parameter alu_lui bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-6157] synthesizing module 'Sequence' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Sequence.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Sequence' (11#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Sequence.v:21]
INFO: [Synth 8-6157] synthesizing module 'DataRamDl' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/DataRamDl.v:21]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.runs/synth_1/.Xil/Vivado-14816-DESKTOP-M866AGS/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (12#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.runs/synth_1/.Xil/Vivado-14816-DESKTOP-M866AGS/realtime/dist_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (5) of module 'dist_mem_gen_1' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/DataRamDl.v:33]
INFO: [Synth 8-6155] done synthesizing module 'DataRamDl' (13#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/DataRamDl.v:21]
WARNING: [Synth 8-689] width (9) of port connection 'dduaddr' does not match port width (32) of module 'DataRamDl' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/CPUdl.v:200]
INFO: [Synth 8-6155] done synthesizing module 'CPUdl' (14#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/CPUdl.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'switch_addr' does not match port width (9) of module 'CPUdl' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-6157] synthesizing module 'display' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/download.v:21]
INFO: [Synth 8-226] default block is never used [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/download.v:70]
INFO: [Synth 8-6155] done synthesizing module 'display' (15#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/download.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/top.v:21]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[31]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[30]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[29]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[28]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[27]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[26]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[25]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[24]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[23]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[22]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[21]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[20]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[19]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[18]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[17]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[16]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[15]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[14]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[13]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[12]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[11]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[10]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[9]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[8]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[7]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[6]
WARNING: [Synth 8-3331] design DataRamDl has unconnected port dduaddr[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 499.875 ; gain = 152.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 499.875 ; gain = 152.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 499.875 ; gain = 152.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'U1/InstrUnit/Instr'
Finished Parsing XDC File [f:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'U1/InstrUnit/Instr'
Parsing XDC File [f:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'U1/data_unit/Mem'
Finished Parsing XDC File [f:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'U1/data_unit/Mem'
Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc:57]
Finished Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/constrs_1/new/a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 856.758 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U1/data_unit/Mem' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 858.324 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 858.324 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/InstrUnit/Instr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/data_unit/Mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 858.324 ; gain = 511.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUCode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUCode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUCode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUCode_reg' [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Decode.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 858.324 ; gain = 511.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 2     
	  18 Input     32 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Decode 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ZeroTest 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module Mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module Sequence 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module CPUdl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U1/LwByte_id_ex/out_reg was removed.  [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:31]
WARNING: [Synth 8-6014] Unused sequential element U1/LwByte_ex_mem/out_reg was removed.  [F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v:31]
INFO: [Synth 8-5587] ROM size for "U1/decoder/ALUCode" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design top has unconnected port addr[7]
WARNING: [Synth 8-3331] design top has unconnected port addr[6]
WARNING: [Synth 8-3331] design top has unconnected port addr[5]
INFO: [Synth 8-3886] merging instance 'U1/WB_id_ex/out_reg[1]' (FDR) to 'U1/M_id_ex/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U1/RdAddr_id_ex/out_reg[3]' (FDR) to 'U1/Imm_id_ex/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/RdAddr_id_ex/out_reg[4]' (FDR) to 'U1/Imm_id_ex/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U1/RdAddr_id_ex/out_reg[0]' (FDR) to 'U1/Imm_id_ex/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U1/RdAddr_id_ex/out_reg[1]' (FDR) to 'U1/Imm_id_ex/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U1/RdAddr_id_ex/out_reg[2]' (FDR) to 'U1/Imm_id_ex/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U1/Imm_id_ex/out_reg[9]' (FDR) to 'U1/Sa_id_ex/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U1/Imm_id_ex/out_reg[7]' (FDR) to 'U1/Sa_id_ex/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/Imm_id_ex/out_reg[8]' (FDR) to 'U1/Sa_id_ex/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U1/Imm_id_ex/out_reg[10]' (FDR) to 'U1/Sa_id_ex/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[31]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[30]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[29]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[28]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[27]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[26]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[25]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[24]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[23]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[22]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[21]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[20]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[19]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[18]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[17]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[16]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[15]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[14]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[13]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[12]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[11]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[10]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[9]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[8]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[7]' (FDR) to 'U1/Sa_id_ex/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[0]' (FDR) to 'U1/Imm_id_ex/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U1/Sa_id_ex/out_reg[5]' (FDR) to 'U1/Sa_id_ex/out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/Sa_id_ex/out_reg[6] )
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_if_id/out_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/PC_reg_if/out_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/Sa_id_ex/out_reg[6]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:58 . Memory (MB): peak = 858.324 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|top         | U1/register_unit/Regs_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 858.324 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|top         | U1/register_unit/Regs_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:21 ; elapsed = 00:03:34 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:21 ; elapsed = 00:03:35 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:21 ; elapsed = 00:03:35 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:21 ; elapsed = 00:03:35 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:22 ; elapsed = 00:03:35 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:22 ; elapsed = 00:03:35 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    32|
|5     |LUT1           |     4|
|6     |LUT2           |    47|
|7     |LUT3           |   126|
|8     |LUT4           |   127|
|9     |LUT5           |   261|
|10    |LUT6           |   573|
|11    |MUXF7          |     4|
|12    |RAM32M         |    12|
|13    |FDRE           |   354|
|14    |FDSE           |     2|
|15    |LD             |     5|
|16    |IBUF           |     8|
|17    |OBUF           |    12|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       |  1664|
|2     |  U1                    |CPUdl                  |  1590|
|3     |    RsData_id_ex        |Reg_10                 |    32|
|4     |    RtData_id_ex        |Reg_12                 |    32|
|5     |    register_unit       |Registers              |    12|
|6     |    ALUCode_id_ex       |Reg__parameterized2    |   266|
|7     |    ALUResult_ex_mem    |Reg                    |    35|
|8     |    ALUResult_mem_wb    |Reg_0                  |    32|
|9     |    ALU_unit            |ALU                    |    16|
|10    |    EX_id_ex            |Reg__parameterized1    |     3|
|11    |    Imm_id_ex           |Reg_1                  |   256|
|12    |    InstrUnit           |InstructionROMDl       |    32|
|13    |    Instr_if_id         |Reg_2                  |    80|
|14    |    M_id_ex             |Reg__parameterized0    |     2|
|15    |    MemWriteData_ex_mem |Reg_3                  |    32|
|16    |    PC_if_id            |Reg_4                  |    10|
|17    |    PC_reg_if           |Reg_5                  |     7|
|18    |    RamOut_mem_wb       |Reg_6                  |   144|
|19    |    RegWriteAddr_ex_mem |Reg__parameterized2_7  |    22|
|20    |    RegWriteAddr_mem_wb |Reg__parameterized2_8  |    13|
|21    |    RsAddr_id_ex        |Reg__parameterized2_9  |   319|
|22    |    RtAddr_id_ex        |Reg__parameterized2_11 |     8|
|23    |    Sa_id_ex            |Reg_13                 |    27|
|24    |    Signal_ex_mem       |Reg__parameterized1_14 |     3|
|25    |    WB_id_ex            |Reg__parameterized0_15 |     2|
|26    |    WB_mem_ex           |Reg__parameterized0_16 |     2|
|27    |    data_unit           |DataRamDl              |    76|
|28    |    decoder             |Decode                 |     8|
|29    |    seq_unit            |Sequence               |    49|
|30    |  U2                    |display                |    43|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:03:35 . Memory (MB): peak = 956.691 ; gain = 609.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:13 . Memory (MB): peak = 956.691 ; gain = 251.359
Synthesis Optimization Complete : Time (s): cpu = 00:03:22 ; elapsed = 00:03:36 . Memory (MB): peak = 956.691 ; gain = 609.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:03:43 . Memory (MB): peak = 956.691 ; gain = 621.281
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 956.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 24 07:12:46 2019...
