// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Fri Aug  6 10:08:34 2021
// Host        : DESKTOP-R1R40B4 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_moving_average_top_1_0/design_1_moving_average_top_1_0_stub.v
// Design      : design_1_moving_average_top_1_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "moving_average_top,Vivado 2020.1" *)
module design_1_moving_average_top_1_0(data_a1_in, data_a2_in, data_b1_in, data_b2_in, 
  data_c1_in, data_c2_in, data_d1_in, data_d2_in, data_e1_in, data_e2_in, data_f1_in, data_f2_in, 
  data_g1_in, data_g2_in, data_h1_in, data_h2_in, clk, data_a1_out, data_a2_out, data_b1_out, 
  data_b2_out, data_c1_out, data_c2_out, data_d1_out, data_d2_out, data_e1_out, data_e2_out, 
  data_f1_out, data_f2_out, data_g1_out, data_g2_out, data_h1_out, data_h2_out)
/* synthesis syn_black_box black_box_pad_pin="data_a1_in[13:0],data_a2_in[13:0],data_b1_in[13:0],data_b2_in[13:0],data_c1_in[13:0],data_c2_in[13:0],data_d1_in[13:0],data_d2_in[13:0],data_e1_in[13:0],data_e2_in[13:0],data_f1_in[13:0],data_f2_in[13:0],data_g1_in[13:0],data_g2_in[13:0],data_h1_in[13:0],data_h2_in[13:0],clk,data_a1_out[13:0],data_a2_out[13:0],data_b1_out[13:0],data_b2_out[13:0],data_c1_out[13:0],data_c2_out[13:0],data_d1_out[13:0],data_d2_out[13:0],data_e1_out[13:0],data_e2_out[13:0],data_f1_out[13:0],data_f2_out[13:0],data_g1_out[13:0],data_g2_out[13:0],data_h1_out[13:0],data_h2_out[13:0]" */;
  input [13:0]data_a1_in;
  input [13:0]data_a2_in;
  input [13:0]data_b1_in;
  input [13:0]data_b2_in;
  input [13:0]data_c1_in;
  input [13:0]data_c2_in;
  input [13:0]data_d1_in;
  input [13:0]data_d2_in;
  input [13:0]data_e1_in;
  input [13:0]data_e2_in;
  input [13:0]data_f1_in;
  input [13:0]data_f2_in;
  input [13:0]data_g1_in;
  input [13:0]data_g2_in;
  input [13:0]data_h1_in;
  input [13:0]data_h2_in;
  input clk;
  output [13:0]data_a1_out;
  output [13:0]data_a2_out;
  output [13:0]data_b1_out;
  output [13:0]data_b2_out;
  output [13:0]data_c1_out;
  output [13:0]data_c2_out;
  output [13:0]data_d1_out;
  output [13:0]data_d2_out;
  output [13:0]data_e1_out;
  output [13:0]data_e2_out;
  output [13:0]data_f1_out;
  output [13:0]data_f2_out;
  output [13:0]data_g1_out;
  output [13:0]data_g2_out;
  output [13:0]data_h1_out;
  output [13:0]data_h2_out;
endmodule
