# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba" \
"../../../../../Users/nowi74/cpuex2020_1/fib/core/src/alu.v" \
"../../../../../Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v" \
"../../../../../Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v" \
"../../../../../Users/nowi74/Downloads/ug901-vivado-synthesis-examples/rams_sp_rf.v" \
"../../../../../Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v" \
"../../../../mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_multicycle_cpu_sim_0_0/sim/fib_sim_multicycle_cpu_sim_0_0.v" \
"../../../../mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_sim_clk_gen_0_0/sim/fib_sim_sim_clk_gen_0_0.v" \
"../../../../mips_processor_win.ip_user_files/bd/fib_sim/sim/fib_sim.v" \
"../../../../mips_processor_win.srcs/sources_1/bd/fib_sim/hdl/fib_sim_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
