
//Design module

`timescale 1ns / 1ps

module ha_bm(s,c,a,b);
output s,c;
input a,b;
reg s,c;
always@(*)
begin
s=a^b;
c=a&b;
end
endmodule

// testbench

`timescale 1ns / 1ps

module ha_tb;
reg a,b;
wire s,c;
ha_bm h3(s,c,a,b);
initial
begin
a=1'b0; b=1'b0;
#2
a=1'b0; b=1'b1;
#2
a=1'b1; b=1'b0;
#2
a=1'b1; b=1'b1;
end

initial
begin
$monitor("time=%g,s=%b,c=%b,a=%b,b=%b",$time,s,c,a,b);
end
initial
begin
#20
$finish;
end
endmodule
