Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/pingwin/VIVADO/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto ad463f8809b14edca21ef6ec419501c8 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot agg_ctr_tb_behav xil_defaultlib.agg_ctr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [/home/pingwin/Dokumenty/Verilog/compound-project/centroid/centroid.srcs/sim_1/new/agg_ctr_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.agg_ctr
Compiling module xil_defaultlib.agg_ctr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot agg_ctr_tb_behav
