################
# Automatically generated by archgen, Polimi HPPS project 2012
# Author: Marco Zavatta (marco.zavatta@mail.polimi.it)
# Generated on 2012-07-15
# Generated from architecture_custom.xml
################

PORT fpga_0_clk_1_sys_clk_pin = ext_port_conn_0, freq = 100000000, sigis = CLK, dir = I
PORT fpga_0_rst_1_sys_rst_pin = ext_port_conn_1, polarity = 0, sigis = RST, dir = I

BEGIN xps_mailbox
PARAMETER INSTANCE xps_mailbox_0
BUS 
PARAMETER C_ASYNC_CLKS 0
PARAMETER HW_VER 2.00.b
PARAMETER C_SPLB0_BASEADDR 0x81e00000
PARAMETER C_SPLB0_HIGHEADDR 0x81e0ffff
PARAMETER C_SPLB1_BASEADDR 0x82000000
PARAMETER C_SPLB1_HIGHADDR 0x8200ffff
PORT ARCH_SUPPORT_MAP   
PORT FSL_Clk  CLK I
PORT SYS_Rst   I
PORT FSL_Rst   O
PORT Interrupt_0 pp_port_conn_11 INTERRUPT O
PORT Interrupt_1 pp_port_conn_10 INTERRUPT O
BUS_INTERFACE SPLB0 mb_plb PLBV46 SLAVE
BUS_INTERFACE SPLB1 mb_plb_1 PLBV46 SLAVE
BUS_INTERFACE DWFSL0  XIL_DWFSL TARGET
BUS_INTERFACE DRFSL0  XIL_DRFSL INITIATOR
BUS_INTERFACE DWFSL1  XIL_DWFSL TARGET
BUS_INTERFACE DRFSL1  XIL_DRFSL INITIATOR
END

BEGIN plb_v46
PARAMETER INSTANCE mb_plb_1
BUS PLBV46
PARAMETER HW_VER 1.04.a
PORT ARCH_SUPPORT_MAP   
PORT PLB_Clk  CLK I
PORT SYS_Rst  RST I
PORT PLB_Rst  RST O
PORT SPLB_Rst  RST O
PORT MPLB_Rst  RST O
PORT M_ABus   I
PORT M_UABus   I
PORT M_BE   I
PORT M_RNW   I
PORT M_abort   I
PORT M_busLock   I
PORT M_TAttribute   I
PORT M_lockErr   I
PORT M_MSize   I
PORT M_priority   I
PORT M_rdBurst   I
PORT M_request   I
PORT M_size   I
PORT M_type   I
PORT M_wrBurst   I
PORT M_wrDBus   I
PORT Sl_addrAck   I
PORT Sl_MRdErr   I
PORT Sl_MWrErr   I
PORT Sl_MBusy   I
PORT Sl_rdBTerm   I
PORT Sl_rdComp   I
PORT Sl_rdDAck   I
PORT Sl_rdDBus   I
PORT Sl_rdWdAddr   I
PORT Sl_rearbitrate   I
PORT Sl_SSize   I
PORT Sl_wait   I
PORT Sl_wrBTerm   I
PORT Sl_wrComp   I
PORT Sl_wrDAck   I
PORT Sl_MIRQ   I
PORT PLB_MIRQ   O
PORT PLB_ABus   O
PORT PLB_UABus   O
PORT PLB_BE   O
PORT PLB_MAddrAck   O
PORT PLB_MTimeout   O
PORT PLB_MBusy   O
PORT PLB_MRdErr   O
PORT PLB_MWrErr   O
PORT PLB_MRdBTerm   O
PORT PLB_MRdDAck   O
PORT PLB_MRdDBus   O
PORT PLB_MRdWdAddr   O
PORT PLB_MRearbitrate   O
PORT PLB_MWrBTerm   O
PORT PLB_MWrDAck   O
PORT PLB_MSSize   O
PORT PLB_PAValid   O
PORT PLB_RNW   O
PORT PLB_SAValid   O
PORT PLB_abort   O
PORT PLB_busLock   O
PORT PLB_TAttribute   O
PORT PLB_lockErr   O
PORT PLB_masterID   O
PORT PLB_MSize   O
PORT PLB_rdPendPri   O
PORT PLB_wrPendPri   O
PORT PLB_rdPendReq   O
PORT PLB_wrPendReq   O
PORT PLB_rdBurst   O
PORT PLB_rdPrim   O
PORT PLB_reqPri   O
PORT PLB_size   O
PORT PLB_type   O
PORT PLB_wrBurst   O
PORT PLB_wrDBus   O
PORT PLB_wrPrim   O
PORT PLB_SaddrAck   O
PORT PLB_SMRdErr   O
PORT PLB_SMWrErr   O
PORT PLB_SMBusy   O
PORT PLB_SrdBTerm   O
PORT PLB_SrdComp   O
PORT PLB_SrdDAck   O
PORT PLB_SrdDBus   O
PORT PLB_SrdWdAddr   O
PORT PLB_Srearbitrate   O
PORT PLB_Sssize   O
PORT PLB_Swait   O
PORT PLB_SwrBTerm   O
PORT PLB_SwrComp   O
PORT PLB_SwrDAck   O
PORT Bus_Error_Det  INTERRUPT O
BUS_INTERFACE SDCR  DCR SLAVE
END

BEGIN plb_v46
PARAMETER INSTANCE mb_plb
BUS PLBV46
PARAMETER HW_VER 1.04.a
PORT ARCH_SUPPORT_MAP   
PORT PLB_Clk  CLK I
PORT SYS_Rst  RST I
PORT PLB_Rst  RST O
PORT SPLB_Rst  RST O
PORT MPLB_Rst  RST O
PORT M_ABus   I
PORT M_UABus   I
PORT M_BE   I
PORT M_RNW   I
PORT M_abort   I
PORT M_busLock   I
PORT M_TAttribute   I
PORT M_lockErr   I
PORT M_MSize   I
PORT M_priority   I
PORT M_rdBurst   I
PORT M_request   I
PORT M_size   I
PORT M_type   I
PORT M_wrBurst   I
PORT M_wrDBus   I
PORT Sl_addrAck   I
PORT Sl_MRdErr   I
PORT Sl_MWrErr   I
PORT Sl_MBusy   I
PORT Sl_rdBTerm   I
PORT Sl_rdComp   I
PORT Sl_rdDAck   I
PORT Sl_rdDBus   I
PORT Sl_rdWdAddr   I
PORT Sl_rearbitrate   I
PORT Sl_SSize   I
PORT Sl_wait   I
PORT Sl_wrBTerm   I
PORT Sl_wrComp   I
PORT Sl_wrDAck   I
PORT Sl_MIRQ   I
PORT PLB_MIRQ   O
PORT PLB_ABus   O
PORT PLB_UABus   O
PORT PLB_BE   O
PORT PLB_MAddrAck   O
PORT PLB_MTimeout   O
PORT PLB_MBusy   O
PORT PLB_MRdErr   O
PORT PLB_MWrErr   O
PORT PLB_MRdBTerm   O
PORT PLB_MRdDAck   O
PORT PLB_MRdDBus   O
PORT PLB_MRdWdAddr   O
PORT PLB_MRearbitrate   O
PORT PLB_MWrBTerm   O
PORT PLB_MWrDAck   O
PORT PLB_MSSize   O
PORT PLB_PAValid   O
PORT PLB_RNW   O
PORT PLB_SAValid   O
PORT PLB_abort   O
PORT PLB_busLock   O
PORT PLB_TAttribute   O
PORT PLB_lockErr   O
PORT PLB_masterID   O
PORT PLB_MSize   O
PORT PLB_rdPendPri   O
PORT PLB_wrPendPri   O
PORT PLB_rdPendReq   O
PORT PLB_wrPendReq   O
PORT PLB_rdBurst   O
PORT PLB_rdPrim   O
PORT PLB_reqPri   O
PORT PLB_size   O
PORT PLB_type   O
PORT PLB_wrBurst   O
PORT PLB_wrDBus   O
PORT PLB_wrPrim   O
PORT PLB_SaddrAck   O
PORT PLB_SMRdErr   O
PORT PLB_SMWrErr   O
PORT PLB_SMBusy   O
PORT PLB_SrdBTerm   O
PORT PLB_SrdComp   O
PORT PLB_SrdDAck   O
PORT PLB_SrdDBus   O
PORT PLB_SrdWdAddr   O
PORT PLB_Srearbitrate   O
PORT PLB_Sssize   O
PORT PLB_Swait   O
PORT PLB_SwrBTerm   O
PORT PLB_SwrComp   O
PORT PLB_SwrDAck   O
PORT Bus_Error_Det  INTERRUPT O
BUS_INTERFACE SDCR  DCR SLAVE
END

BEGIN proc_sys_reset
PARAMETER INSTANCE proc_sys_reset_0
BUS 
PARAMETER C_EXT_RESET_HIGH 0
PARAMETER HW_VER 2.00.a
PORT ARCH_SUPPORT_MAP   
PORT Slowest_sync_clk  CLK I
PORT Ext_Reset_In ext_port_conn_1 RST I
PORT Aux_Reset_In  RST I
PORT MB_Debug_Sys_Rst  RST I
PORT Dcm_locked   I
PORT MB_Reset  RST O
PORT Peripheral_Reset  RST O
BUS_INTERFACE RESETPPC0  XIL_RESETPPC INITIATOR
BUS_INTERFACE RESETPPC1  XIL_RESETPPC INITIATOR
END

BEGIN microblaze
PARAMETER INSTANCE microblaze_1
BUS 
PARAMETER C_DEBUG_ENABLED 1
PARAMETER HW_VER 7.30.a
PORT ARCH_SUPPORT_MAP   
PORT C_FREQ   
PORT MB_RESET  RST I
PORT INTERRUPT pp_port_conn_7 INTERRUPT I
PORT EXT_BRK   I
PORT EXT_NM_BRK   I
PORT DBG_STOP   I
PORT MB_Halted   O
BUS_INTERFACE DLMB dlmb_1 LMB MASTER
BUS_INTERFACE ILMB ilmb_1 LMB MASTER
BUS_INTERFACE DPLB mb_plb_1 PLBV46 MASTER
BUS_INTERFACE IPLB  PLBV46 MASTER
BUS_INTERFACE SFSL0  FSL SLAVE
BUS_INTERFACE MFSL0  FSL MASTER
BUS_INTERFACE SFSL1  FSL SLAVE
BUS_INTERFACE MFSL1  FSL MASTER
BUS_INTERFACE SFSL2  FSL SLAVE
BUS_INTERFACE MFSL2  FSL MASTER
BUS_INTERFACE SFSL3  FSL SLAVE
BUS_INTERFACE MFSL3  FSL MASTER
BUS_INTERFACE SFSL4  FSL SLAVE
BUS_INTERFACE MFSL4  FSL MASTER
BUS_INTERFACE SFSL5  FSL SLAVE
BUS_INTERFACE MFSL5  FSL MASTER
BUS_INTERFACE SFSL6  FSL SLAVE
BUS_INTERFACE MFSL6  FSL MASTER
BUS_INTERFACE SFSL7  FSL SLAVE
BUS_INTERFACE MFSL7  FSL MASTER
BUS_INTERFACE SFSL8  FSL SLAVE
BUS_INTERFACE MFSL8  FSL MASTER
BUS_INTERFACE SFSL9  FSL SLAVE
BUS_INTERFACE MFSL9  FSL MASTER
BUS_INTERFACE SFSL10  FSL SLAVE
BUS_INTERFACE MFSL10  FSL MASTER
BUS_INTERFACE SFSL11  FSL SLAVE
BUS_INTERFACE MFSL11  FSL MASTER
BUS_INTERFACE SFSL12  FSL SLAVE
BUS_INTERFACE MFSL12  FSL MASTER
BUS_INTERFACE SFSL13  FSL SLAVE
BUS_INTERFACE MFSL13  FSL MASTER
BUS_INTERFACE SFSL14  FSL SLAVE
BUS_INTERFACE MFSL14  FSL MASTER
BUS_INTERFACE SFSL15  FSL SLAVE
BUS_INTERFACE MFSL15  FSL MASTER
BUS_INTERFACE DRFSL0  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL0  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL1  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL1  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL2  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL2  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL3  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL3  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL4  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL4  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL5  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL5  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL6  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL6  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL7  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL7  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL8  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL8  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL9  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL9  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL10  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL10  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL11  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL11  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL12  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL12  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL13  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL13  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL14  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL14  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL15  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL15  XIL_DWFSL INITIATOR
BUS_INTERFACE DXCL  XIL_MEMORY_CHANNEL INITIATOR
BUS_INTERFACE IXCL  XIL_MEMORY_CHANNEL INITIATOR
BUS_INTERFACE DEBUG pp_bus_conn_6 XIL_MBDEBUG2 TARGET
BUS_INTERFACE TRACE  XIL_MBTRACE2 INITIATOR
END

BEGIN microblaze
PARAMETER INSTANCE microblaze_0
BUS 
PARAMETER C_DEBUG_ENABLED 1
PARAMETER HW_VER 7.30.a
PORT ARCH_SUPPORT_MAP   
PORT C_FREQ   
PORT MB_RESET  RST I
PORT INTERRUPT pp_port_conn_3 INTERRUPT I
PORT EXT_BRK   I
PORT EXT_NM_BRK   I
PORT DBG_STOP   I
PORT MB_Halted   O
BUS_INTERFACE DLMB dlmb LMB MASTER
BUS_INTERFACE ILMB ilmb LMB MASTER
BUS_INTERFACE DPLB mb_plb PLBV46 MASTER
BUS_INTERFACE IPLB  PLBV46 MASTER
BUS_INTERFACE SFSL0  FSL SLAVE
BUS_INTERFACE MFSL0  FSL MASTER
BUS_INTERFACE SFSL1  FSL SLAVE
BUS_INTERFACE MFSL1  FSL MASTER
BUS_INTERFACE SFSL2  FSL SLAVE
BUS_INTERFACE MFSL2  FSL MASTER
BUS_INTERFACE SFSL3  FSL SLAVE
BUS_INTERFACE MFSL3  FSL MASTER
BUS_INTERFACE SFSL4  FSL SLAVE
BUS_INTERFACE MFSL4  FSL MASTER
BUS_INTERFACE SFSL5  FSL SLAVE
BUS_INTERFACE MFSL5  FSL MASTER
BUS_INTERFACE SFSL6  FSL SLAVE
BUS_INTERFACE MFSL6  FSL MASTER
BUS_INTERFACE SFSL7  FSL SLAVE
BUS_INTERFACE MFSL7  FSL MASTER
BUS_INTERFACE SFSL8  FSL SLAVE
BUS_INTERFACE MFSL8  FSL MASTER
BUS_INTERFACE SFSL9  FSL SLAVE
BUS_INTERFACE MFSL9  FSL MASTER
BUS_INTERFACE SFSL10  FSL SLAVE
BUS_INTERFACE MFSL10  FSL MASTER
BUS_INTERFACE SFSL11  FSL SLAVE
BUS_INTERFACE MFSL11  FSL MASTER
BUS_INTERFACE SFSL12  FSL SLAVE
BUS_INTERFACE MFSL12  FSL MASTER
BUS_INTERFACE SFSL13  FSL SLAVE
BUS_INTERFACE MFSL13  FSL MASTER
BUS_INTERFACE SFSL14  FSL SLAVE
BUS_INTERFACE MFSL14  FSL MASTER
BUS_INTERFACE SFSL15  FSL SLAVE
BUS_INTERFACE MFSL15  FSL MASTER
BUS_INTERFACE DRFSL0  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL0  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL1  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL1  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL2  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL2  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL3  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL3  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL4  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL4  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL5  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL5  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL6  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL6  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL7  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL7  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL8  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL8  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL9  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL9  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL10  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL10  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL11  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL11  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL12  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL12  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL13  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL13  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL14  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL14  XIL_DWFSL INITIATOR
BUS_INTERFACE DRFSL15  XIL_DRFSL TARGET
BUS_INTERFACE DWFSL15  XIL_DWFSL INITIATOR
BUS_INTERFACE DXCL  XIL_MEMORY_CHANNEL INITIATOR
BUS_INTERFACE IXCL  XIL_MEMORY_CHANNEL INITIATOR
BUS_INTERFACE DEBUG pp_bus_conn_2 XIL_MBDEBUG2 TARGET
BUS_INTERFACE TRACE  XIL_MBTRACE2 INITIATOR
END

BEGIN mdm
PARAMETER INSTANCE mdm_0
BUS 
PARAMETER C_MB_DBG_PORTS 2
PARAMETER C_USE_UART 1
PARAMETER C_UART_WIDTH 8
PARAMETER HW_VER 1.00.g
PARAMETER C_BASEADDR 0x84400000
PARAMETER C_HIGHADDR 0x8440ffff
PORT ARCH_SUPPORT_MAP   
PORT C_MB_DBG_PORTS   
PORT C_WRITE_FSL_PORTS   
PORT Interrupt  INTERRUPT O
PORT Debug_SYS_Rst   O
PORT Ext_BRK   O
PORT Ext_NM_BRK   O
PORT bscan_tdi   O
PORT bscan_reset   O
PORT bscan_shift   O
PORT bscan_update   O
PORT bscan_capture   O
PORT bscan_sel1   O
PORT bscan_drck1   O
PORT bscan_tdo1   I
BUS_INTERFACE SPLB mb_plb_1 PLBV46 SLAVE
BUS_INTERFACE SOPB  OPB SLAVE
BUS_INTERFACE SFSL0  FSL SLAVE
BUS_INTERFACE MFSL0  FSL MASTER
BUS_INTERFACE MBDEBUG_0 pp_bus_conn_2 XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_1 pp_bus_conn_6 XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_2  XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_3  XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_4  XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_5  XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_6  XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE MBDEBUG_7  XIL_MBDEBUG2 INITIATOR
BUS_INTERFACE XMTC  XIL_BSCAN INITIATOR
END

BEGIN bram_block
PARAMETER INSTANCE lmb_bram_1
BUS 
PARAMETER HW_VER 1.00.a
PORT ARCH_SUPPORT_MAP   
BUS_INTERFACE PORTA pp_bus_conn_9 XIL_BRAM TARGET
BUS_INTERFACE PORTB pp_bus_conn_8 XIL_BRAM TARGET
END

BEGIN bram_block
PARAMETER INSTANCE lmb_bram
BUS 
PARAMETER HW_VER 1.00.a
PORT ARCH_SUPPORT_MAP   
BUS_INTERFACE PORTA pp_bus_conn_5 XIL_BRAM TARGET
BUS_INTERFACE PORTB pp_bus_conn_4 XIL_BRAM TARGET
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE ilmb_cntlr_1
BUS 
PARAMETER HW_VER 2.10.b
PARAMETER C_BASEADDR 0x00000000
PARAMETER C_HIGHADDR 0x0000ffff
PORT ARCH_SUPPORT_MAP   
BUS_INTERFACE SLMB ilmb_1 LMB SLAVE
BUS_INTERFACE BRAM_PORT pp_bus_conn_9 XIL_BRAM INITIATOR
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE ilmb_cntlr
BUS 
PARAMETER HW_VER 2.10.b
PARAMETER C_BASEADDR 0x00000000
PARAMETER C_HIGHADDR 0x0000ffff
PORT ARCH_SUPPORT_MAP   
BUS_INTERFACE SLMB ilmb LMB SLAVE
BUS_INTERFACE BRAM_PORT pp_bus_conn_5 XIL_BRAM INITIATOR
END

BEGIN lmb_v10
PARAMETER INSTANCE ilmb_1
BUS LMB
PARAMETER HW_VER 1.00.a
PORT ARCH_SUPPORT_MAP   
PORT LMB_Clk  CLK I
PORT SYS_Rst   I
PORT LMB_Rst   O
PORT M_ABus   I
PORT M_ReadStrobe   I
PORT M_WriteStrobe   I
PORT M_AddrStrobe   I
PORT M_DBus   I
PORT M_BE   I
PORT Sl_DBus   I
PORT Sl_Ready   I
PORT LMB_ABus   O
PORT LMB_ReadStrobe   O
PORT LMB_WriteStrobe   O
PORT LMB_AddrStrobe   O
PORT LMB_ReadDBus   O
PORT LMB_WriteDBus   O
PORT LMB_Ready   O
PORT LMB_BE   O
END

BEGIN lmb_v10
PARAMETER INSTANCE ilmb
BUS LMB
PARAMETER HW_VER 1.00.a
PORT ARCH_SUPPORT_MAP   
PORT LMB_Clk  CLK I
PORT SYS_Rst   I
PORT LMB_Rst   O
PORT M_ABus   I
PORT M_ReadStrobe   I
PORT M_WriteStrobe   I
PORT M_AddrStrobe   I
PORT M_DBus   I
PORT M_BE   I
PORT Sl_DBus   I
PORT Sl_Ready   I
PORT LMB_ABus   O
PORT LMB_ReadStrobe   O
PORT LMB_WriteStrobe   O
PORT LMB_AddrStrobe   O
PORT LMB_ReadDBus   O
PORT LMB_WriteDBus   O
PORT LMB_Ready   O
PORT LMB_BE   O
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE dlmb_cntlr_1
BUS 
PARAMETER HW_VER 2.10.b
PARAMETER C_BASEADDR 0x00000000
PARAMETER C_HIGHADDR 0x0000ffff
PORT ARCH_SUPPORT_MAP   
BUS_INTERFACE SLMB dlmb_1 LMB SLAVE
BUS_INTERFACE BRAM_PORT pp_bus_conn_8 XIL_BRAM INITIATOR
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE dlmb_cntlr
BUS 
PARAMETER HW_VER 2.10.b
PARAMETER C_BASEADDR 0x00000000
PARAMETER C_HIGHADDR 0x0000ffff
PORT ARCH_SUPPORT_MAP   
BUS_INTERFACE SLMB dlmb LMB SLAVE
BUS_INTERFACE BRAM_PORT pp_bus_conn_4 XIL_BRAM INITIATOR
END

BEGIN lmb_v10
PARAMETER INSTANCE dlmb_1
BUS LMB
PARAMETER HW_VER 1.00.a
PORT ARCH_SUPPORT_MAP   
PORT LMB_Clk  CLK I
PORT SYS_Rst   I
PORT LMB_Rst   O
PORT M_ABus   I
PORT M_ReadStrobe   I
PORT M_WriteStrobe   I
PORT M_AddrStrobe   I
PORT M_DBus   I
PORT M_BE   I
PORT Sl_DBus   I
PORT Sl_Ready   I
PORT LMB_ABus   O
PORT LMB_ReadStrobe   O
PORT LMB_WriteStrobe   O
PORT LMB_AddrStrobe   O
PORT LMB_ReadDBus   O
PORT LMB_WriteDBus   O
PORT LMB_Ready   O
PORT LMB_BE   O
END

BEGIN lmb_v10
PARAMETER INSTANCE dlmb
BUS LMB
PARAMETER HW_VER 1.00.a
PORT ARCH_SUPPORT_MAP   
PORT LMB_Clk  CLK I
PORT SYS_Rst   I
PORT LMB_Rst   O
PORT M_ABus   I
PORT M_ReadStrobe   I
PORT M_WriteStrobe   I
PORT M_AddrStrobe   I
PORT M_DBus   I
PORT M_BE   I
PORT Sl_DBus   I
PORT Sl_Ready   I
PORT LMB_ABus   O
PORT LMB_ReadStrobe   O
PORT LMB_WriteStrobe   O
PORT LMB_AddrStrobe   O
PORT LMB_ReadDBus   O
PORT LMB_WriteDBus   O
PORT LMB_Ready   O
PORT LMB_BE   O
END

BEGIN clock_generator
PARAMETER INSTANCE clock_generator_0
BUS 
PARAMETER C_CLKIN_FREQ 100000000
PARAMETER C_CLKOUT0_FREQ 100000000
PARAMETER C_CLKOUT0_PHASE 0
PARAMETER C_CLKOUT0_GROUP PLL0
PARAMETER C_CLKOUT0_BUF TRUE
PARAMETER C_CLKOUT1_FREQ 200000000
PARAMETER C_CLKOUT1_PHASE 90
PARAMETER C_CLKOUT1_GROUP PLL0
PARAMETER C_CLKOUT1_BUF TRUE
PARAMETER C_CLKOUT2_FREQ 200000000
PARAMETER C_CLKOUT2_PHASE 0
PARAMETER C_CLKOUT2_GROUP PLL0
PARAMETER C_CLKOUT2_BUF TRUE
PARAMETER C_EXT_RESET_HIGH 0
PARAMETER HW_VER 4.00.a
PORT ARCH_SUPPORT_MAP   
PORT CLKIN ext_port_conn_0 CLK I
PORT CLKOUT0  CLK O
PORT CLKOUT1  CLK O
PORT CLKOUT2  CLK O
PORT CLKOUT3  CLK O
PORT CLKOUT4  CLK O
PORT CLKOUT5  CLK O
PORT CLKOUT6  CLK O
PORT CLKOUT7  CLK O
PORT CLKOUT8  CLK O
PORT CLKOUT9  CLK O
PORT CLKOUT10  CLK O
PORT CLKOUT11  CLK O
PORT CLKOUT12  CLK O
PORT CLKOUT13  CLK O
PORT CLKOUT14  CLK O
PORT CLKOUT15  CLK O
PORT CLKFBIN  CLK I
PORT CLKFBOUT  CLK O
PORT PSCLK  CLK I
PORT PSEN   I
PORT PSINCDEC   I
PORT PSDONE   O
PORT RST ext_port_conn_1 RST I
PORT LOCKED   O
END

BEGIN mpmc
PARAMETER INSTANCE ddr2_sdram
BUS 
PARAMETER C_NUM_PORTS 5
PARAMETER C_NUM_IDELAYCTRL 3
PARAMETER C_IDELAYCTRL_LOC IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
PARAMETER C_USE_MIG_V5_PHY 1
PARAMETER C_MEM_PARTNO mt4htf3264h-53e
PARAMETER C_MEM_ODT_TYPE 1
PARAMETER C_MEM_CLK_WIDTH 2
PARAMETER C_MEM_ODT_WIDTH 2
PARAMETER C_MEM_CE_WIDTH 2
PARAMETER C_MEM_CS_N_WIDTH 2
PARAMETER C_MEM_DATA_WIDTH 64
PARAMETER C_DDR2_DQSN_ENABLE 1
PARAMETER C_PIM0_BASETYPE 2
PARAMETER HW_VER 6.00.a
PARAMETER C_MPMC_CLK0_PERIOD_PS 5000
PARAMETER C_PIM1_BASETYPE 2
PARAMETER C_FAMILY virtex5
PARAMETER C_PIM2_BASETYPE 4
PARAMETER C_PIM3_BASETYPE 4
PARAMETER C_PIM4_BASETYPE 4
PARAMETER C_BASEADDR 0x90000000
PARAMETER C_HIGHADDR 0x9fffffff
PORT ARCH_SUPPORT_MAP   
PORT C_NUM_PORTS   
PORT C_PORT_CONFIG   
PORT C_MPMC_CLK_MEM_2X_PERIOD_PS   
PORT C_MPMC_CLK0_PERIOD_PS   
PORT C_MPMC_CLK_MEM_PERIOD_PS   
PORT C_INCLUDE_ECC_SUPPORT   
PORT C_ECC_DEFAULT_ON   
PORT C_INCLUDE_ECC_TEST   
PORT C_ECC_SEC_THRESHOLD   
PORT C_ECC_DEC_THRESHOLD   
PORT C_ECC_PEC_THRESHOLD   
PORT C_ECC_DATA_WIDTH   
PORT C_ECC_DM_WIDTH   
PORT C_ECC_DQS_WIDTH   
PORT C_PI1_RD_FIFO_TYPE   
PORT C_PI1_WR_FIFO_TYPE   
PORT C_PI1_ADDRACK_PIPELINE   
PORT C_PI1_RD_FIFO_APP_PIPELINE   
PORT C_PI1_RD_FIFO_MEM_PIPELINE   
PORT C_PI1_WR_FIFO_APP_PIPELINE   
PORT C_PI1_WR_FIFO_MEM_PIPELINE   
PORT C_PI1_PM_USED   
PORT C_PI1_PM_DC_CNTR   
PORT C_PI2_RD_FIFO_TYPE   
PORT C_PI2_WR_FIFO_TYPE   
PORT C_PI2_ADDRACK_PIPELINE   
PORT C_PI2_RD_FIFO_APP_PIPELINE   
PORT C_PI2_RD_FIFO_MEM_PIPELINE   
PORT C_PI2_WR_FIFO_APP_PIPELINE   
PORT C_PI2_WR_FIFO_MEM_PIPELINE   
PORT C_PI2_PM_USED   
PORT C_PI2_PM_DC_CNTR   
PORT C_PI3_RD_FIFO_TYPE   
PORT C_PI3_WR_FIFO_TYPE   
PORT C_PI3_ADDRACK_PIPELINE   
PORT C_PI3_RD_FIFO_APP_PIPELINE   
PORT C_PI3_RD_FIFO_MEM_PIPELINE   
PORT C_PI3_WR_FIFO_APP_PIPELINE   
PORT C_PI3_WR_FIFO_MEM_PIPELINE   
PORT C_PI3_PM_USED   
PORT C_PI3_PM_DC_CNTR   
PORT C_PI4_RD_FIFO_TYPE   
PORT C_PI4_WR_FIFO_TYPE   
PORT C_PI4_ADDRACK_PIPELINE   
PORT C_PI4_RD_FIFO_APP_PIPELINE   
PORT C_PI4_RD_FIFO_MEM_PIPELINE   
PORT C_PI4_WR_FIFO_APP_PIPELINE   
PORT C_PI4_WR_FIFO_MEM_PIPELINE   
PORT C_PI4_PM_USED   
PORT C_PI4_PM_DC_CNTR   
PORT C_PI5_RD_FIFO_TYPE   
PORT C_PI5_WR_FIFO_TYPE   
PORT C_PI5_ADDRACK_PIPELINE   
PORT C_PI5_RD_FIFO_APP_PIPELINE   
PORT C_PI5_RD_FIFO_MEM_PIPELINE   
PORT C_PI5_WR_FIFO_APP_PIPELINE   
PORT C_PI5_WR_FIFO_MEM_PIPELINE   
PORT C_PI5_PM_USED   
PORT C_PI5_PM_DC_CNTR   
PORT C_PI6_RD_FIFO_TYPE   
PORT C_PI6_WR_FIFO_TYPE   
PORT C_PI6_ADDRACK_PIPELINE   
PORT C_PI6_RD_FIFO_APP_PIPELINE   
PORT C_PI6_RD_FIFO_MEM_PIPELINE   
PORT C_PI6_WR_FIFO_APP_PIPELINE   
PORT C_PI6_WR_FIFO_MEM_PIPELINE   
PORT C_PI6_PM_USED   
PORT C_PI6_PM_DC_CNTR   
PORT C_PI7_RD_FIFO_TYPE   
PORT C_PI7_WR_FIFO_TYPE   
PORT C_PI7_ADDRACK_PIPELINE   
PORT C_PI7_RD_FIFO_APP_PIPELINE   
PORT C_PI7_RD_FIFO_MEM_PIPELINE   
PORT C_PI7_WR_FIFO_APP_PIPELINE   
PORT C_PI7_WR_FIFO_MEM_PIPELINE   
PORT C_PI7_PM_USED   
PORT C_PI7_PM_DC_CNTR   
PORT C_WR_TRAINING_PORT   
PORT C_CTRL_AP_PORT_SELECT_DELAY   
PORT C_CTRL_DP_RDFIFO_WHICHPORT_DELAY   
PORT C_CTRL_DP_WRFIFO_WHICHPORT_DELAY   
PORT SDMA0_Clk  CLK I
PORT SDMA0_Rx_IntOut  INTERRUPT O
PORT SDMA0_Tx_IntOut  INTERRUPT O
PORT SDMA1_Clk  CLK I
PORT SDMA1_Rx_IntOut  INTERRUPT O
PORT SDMA1_Tx_IntOut  INTERRUPT O
PORT SDMA2_Clk  CLK I
PORT SDMA2_Rx_IntOut  INTERRUPT O
PORT SDMA2_Tx_IntOut  INTERRUPT O
PORT SDMA3_Clk  CLK I
PORT SDMA3_Rx_IntOut  INTERRUPT O
PORT SDMA3_Tx_IntOut  INTERRUPT O
PORT SDMA4_Clk  CLK I
PORT SDMA4_Rx_IntOut  INTERRUPT O
PORT SDMA4_Tx_IntOut  INTERRUPT O
PORT SDMA5_Clk  CLK I
PORT SDMA5_Rx_IntOut  INTERRUPT O
PORT SDMA5_Tx_IntOut  INTERRUPT O
PORT SDMA6_Clk  CLK I
PORT SDMA6_Rx_IntOut  INTERRUPT O
PORT SDMA6_Tx_IntOut  INTERRUPT O
PORT SDMA7_Clk  CLK I
PORT SDMA7_Rx_IntOut  INTERRUPT O
PORT SDMA7_Tx_IntOut  INTERRUPT O
PORT MPMC_Clk0  CLK I
PORT MPMC_Clk0_DIV2  CLK I
PORT MPMC_Clk90  CLK I
PORT MPMC_Clk_200MHz  CLK I
PORT MPMC_Rst  RST I
PORT MPMC_Clk_Mem  CLK I
PORT MPMC_Clk_Mem_2x  CLK I
PORT MPMC_Clk_Mem_2x_180  CLK I
PORT MPMC_Clk_Mem_2x_CE0  CLK I
PORT MPMC_Clk_Mem_2x_CE90  CLK I
PORT MPMC_Clk_Rd_Base  CLK I
PORT MPMC_PLL_Lock   I
PORT MPMC_Idelayctrl_Rdy_I   I
PORT MPMC_Idelayctrl_Rdy_O   O
PORT MPMC_InitDone   O
PORT MPMC_ECC_Intr  INTERRUPT O
PORT MPMC_DCM_PSEN   O
PORT MPMC_DCM_PSINCDEC   O
PORT MPMC_DCM_PSDONE   I
PORT MPMC_MCB_DRP_Clk  CLK I
PORT SDRAM_Clk  CLK O
PORT SDRAM_CE   O
PORT SDRAM_CS_n   O
PORT SDRAM_RAS_n   O
PORT SDRAM_CAS_n   O
PORT SDRAM_WE_n   O
PORT SDRAM_BankAddr   O
PORT SDRAM_Addr   O
PORT SDRAM_DQ   IO
PORT SDRAM_DM   O
PORT DDR_Clk  CLK O
PORT DDR_Clk_n  CLK O
PORT DDR_CE   O
PORT DDR_CS_n   O
PORT DDR_RAS_n   O
PORT DDR_CAS_n   O
PORT DDR_WE_n   O
PORT DDR_BankAddr   O
PORT DDR_Addr   O
PORT DDR_DQ   IO
PORT DDR_DM   O
PORT DDR_DQS   IO
PORT DDR_DQS_Div_O   O
PORT DDR_DQS_Div_I   I
PORT DDR2_Clk  CLK O
PORT DDR2_Clk_n  CLK O
PORT DDR2_CE   O
PORT DDR2_CS_n   O
PORT DDR2_ODT   O
PORT DDR2_RAS_n   O
PORT DDR2_CAS_n   O
PORT DDR2_WE_n   O
PORT DDR2_BankAddr   O
PORT DDR2_Addr   O
PORT DDR2_DQ   IO
PORT DDR2_DM   O
PORT DDR2_DQS   IO
PORT DDR2_DQS_n   IO
PORT DDR2_DQS_Div_O   O
PORT DDR2_DQS_Div_I   I
PORT DDR3_Clk  CLK O
PORT DDR3_Clk_n  CLK O
PORT DDR3_CE   O
PORT DDR3_CS_n   O
PORT DDR3_ODT   O
PORT DDR3_RAS_n   O
PORT DDR3_CAS_n   O
PORT DDR3_WE_n   O
PORT DDR3_BankAddr   O
PORT DDR3_Addr   O
PORT DDR3_DQ   IO
PORT DDR3_DM   O
PORT DDR3_Reset_n   O
PORT DDR3_DQS   IO
PORT DDR3_DQS_n   IO
PORT mcbx_dram_addr   O
PORT mcbx_dram_ba   O
PORT mcbx_dram_ras_n   O
PORT mcbx_dram_cas_n   O
PORT mcbx_dram_we_n   O
PORT mcbx_dram_cke   O
PORT mcbx_dram_clk  CLK O
PORT mcbx_dram_clk_n  CLK O
PORT mcbx_dram_dq   IO
PORT mcbx_dram_dqs   IO
PORT mcbx_dram_dqs_n   IO
PORT mcbx_dram_udqs   IO
PORT mcbx_dram_udqs_n   IO
PORT mcbx_dram_udm   O
PORT mcbx_dram_ldm   O
PORT mcbx_dram_odt   O
PORT mcbx_dram_ddr3_rst   O
PORT selfrefresh_enter   I
PORT selfrefresh_mode   O
PORT calib_recal   I
PORT rzq   IO
PORT zio   IO
BUS_INTERFACE XCL0  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL0_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB0 mb_plb_1 PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL0  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL0  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM0  XIL_NPI TARGET
BUS_INTERFACE PPC440MC0  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC0  XIL_VFBC TARGET
BUS_INTERFACE MCB0  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL1  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL1_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB1 mb_plb PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL1  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL1  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM1  XIL_NPI TARGET
BUS_INTERFACE PPC440MC1  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC1  XIL_VFBC TARGET
BUS_INTERFACE MCB1  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL2  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL2_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB2  PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL2  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL2  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM2 pp_bus_conn_17 XIL_NPI TARGET
BUS_INTERFACE PPC440MC2  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC2  XIL_VFBC TARGET
BUS_INTERFACE MCB2  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL3  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL3_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB3  PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL3  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL3  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM3 pp_bus_conn_15 XIL_NPI TARGET
BUS_INTERFACE PPC440MC3  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC3  XIL_VFBC TARGET
BUS_INTERFACE MCB3  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL4  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL4_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB4  PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL4  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL4  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM4 pp_bus_conn_13 XIL_NPI TARGET
BUS_INTERFACE PPC440MC4  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC4  XIL_VFBC TARGET
BUS_INTERFACE MCB4  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL5  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL5_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB5  PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL5  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL5  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM5  XIL_NPI TARGET
BUS_INTERFACE PPC440MC5  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC5  XIL_VFBC TARGET
BUS_INTERFACE MCB5  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL6  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL6_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB6  PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL6  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL6  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM6  XIL_NPI TARGET
BUS_INTERFACE PPC440MC6  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC6  XIL_VFBC TARGET
BUS_INTERFACE MCB6  XIL_MCB_PORT TARGET
BUS_INTERFACE XCL7  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE XCL7_B  XIL_MEMORY_CHANNEL TARGET
BUS_INTERFACE SPLB7  PLBV46 SLAVE
BUS_INTERFACE SDMA_CTRL7  PLBV46 SLAVE
BUS_INTERFACE SDMA_LL7  XIL_LL_DMA TARGET
BUS_INTERFACE MPMC_PIM7  XIL_NPI TARGET
BUS_INTERFACE PPC440MC7  XIL_PPC440MC TARGET
BUS_INTERFACE VFBC7  XIL_VFBC TARGET
BUS_INTERFACE MCB7  XIL_MCB_PORT TARGET
BUS_INTERFACE MPMC_CTRL  PLBV46 SLAVE
END

BEGIN xps_intc
PARAMETER INSTANCE Intr_Main
BUS 
PARAMETER HW_VER 2.01.a
PARAMETER HW_VER 2.01.a
PARAMETER C_IRQ_IS_LEVEL 0
PARAMETER C_BASEADDR 0x81800000
PARAMETER C_HIGHADDR 0x8180ffff
PORT ARCH_SUPPORT_MAP   
PORT Intr pp_port_conn_10&interrupt_conn_12&interrupt_conn_14&interrupt_conn_16 INTERRUPT I
PORT Irq pp_port_conn_7 INTERRUPT O
BUS_INTERFACE SPLB mb_plb_1 PLBV46 SLAVE
END

BEGIN xps_intc
PARAMETER INSTANCE Intr_Access
BUS 
PARAMETER HW_VER 2.01.a
PARAMETER HW_VER 2.01.a
PARAMETER C_IRQ_IS_LEVEL 0
PARAMETER C_BASEADDR 0x81800000
PARAMETER C_HIGHADDR 0x8180ffff
PORT ARCH_SUPPORT_MAP   
PORT Intr pp_port_conn_11 INTERRUPT I
PORT Irq pp_port_conn_3 INTERRUPT O
BUS_INTERFACE SPLB mb_plb PLBV46 SLAVE
END

BEGIN npi_coreA
PARAMETER INSTANCE npi_coreA_0
BUS 
PARAMETER HW_VER 1.00.a
PARAMETER C_BASEADDR 0xc3800000
PARAMETER C_HIGHADDR 0xc380ffff
PORT INT_DONE interrupt_conn_16 INTERRUPT O
PORT XIL_NPI_Clk  CLK I
PORT XIL_NPI_Rst  RST I
BUS_INTERFACE SPLB mb_plb_1 PLBV46 SLAVE
BUS_INTERFACE XIL_NPI pp_bus_conn_17 XIL_NPI INITIATOR
END

BEGIN npi_coreC
PARAMETER INSTANCE npi_coreC_0
BUS 
PARAMETER HW_VER 1.00.a
PARAMETER C_BASEADDR 0xc3820000
PARAMETER C_HIGHADDR 0xc382ffff
PORT INT_DONE  INTERRUPT O
BUS_INTERFACE SPLB  PLBV46 SLAVE
END

BEGIN npi_coreD
PARAMETER INSTANCE npi_coreD_0
BUS 
PARAMETER HW_VER 1.00.a
PARAMETER C_BASEADDR 0xc3840000
PARAMETER C_HIGHADDR 0xc384ffff
PORT INT_DONE interrupt_conn_14 INTERRUPT O
PORT XIL_NPI_Clk  CLK I
PORT XIL_NPI_Rst  RST I
BUS_INTERFACE SPLB mb_plb_1 PLBV46 SLAVE
BUS_INTERFACE XIL_NPI pp_bus_conn_15 XIL_NPI INITIATOR
END

BEGIN npi_coreE
PARAMETER INSTANCE npi_coreE_0
BUS 
PARAMETER HW_VER 1.00.a
PARAMETER C_BASEADDR 0xc3860000
PARAMETER C_HIGHADDR 0xc386ffff
PORT INT_DONE interrupt_conn_12 INTERRUPT O
PORT XIL_NPI_Clk  CLK I
PORT XIL_NPI_Rst  RST I
BUS_INTERFACE SPLB mb_plb_1 PLBV46 SLAVE
BUS_INTERFACE XIL_NPI pp_bus_conn_13 XIL_NPI INITIATOR
END

