Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 09:56:13 2019
| Host         : DellG5Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.541        0.000                      0                  184        0.140        0.000                      0                  184        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.541        0.000                      0                  184        0.140        0.000                      0                  184        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.455ns (44.522%)  route 3.059ns (55.477%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.331 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    counter_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.654 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.654    counter_reg[24]_i_1_n_6
    SLICE_X60Y28         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.109    15.195    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.371ns (43.664%)  route 3.059ns (56.336%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.331 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    counter_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.570 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.570    counter_reg[24]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.109    15.195    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.351ns (43.456%)  route 3.059ns (56.544%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.331 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    counter_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.550 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.550    counter_reg[24]_i_1_n_7
    SLICE_X60Y28         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.109    15.195    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.338ns (43.320%)  route 3.059ns (56.680%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.537 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.537    counter_reg[20]_i_1_n_6
    SLICE_X60Y27         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.330ns (43.236%)  route 3.059ns (56.764%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.529 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.529    counter_reg[20]_i_1_n_4
    SLICE_X60Y27         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.254ns (42.424%)  route 3.059ns (57.576%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.453 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.453    counter_reg[20]_i_1_n_5
    SLICE_X60Y27         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.234ns (42.206%)  route 3.059ns (57.794%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    counter_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.433 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.433    counter_reg[20]_i_1_n_7
    SLICE_X60Y27         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 2.221ns (42.064%)  route 3.059ns (57.936%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.420 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.420    counter_reg[16]_i_1_n_6
    SLICE_X60Y26         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.214    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.213ns (41.976%)  route 3.059ns (58.024%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.412 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.412    counter_reg[16]_i_1_n_4
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.214    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.137ns (41.127%)  route 3.059ns (58.873%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  counter_reg[19]/Q
                         net (fo=4, routed)           1.044     6.703    counter_reg[19]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Seconds[3]_i_8/O
                         net (fo=1, routed)           0.817     7.644    Seconds[3]_i_8_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.768 f  Seconds[3]_i_5/O
                         net (fo=2, routed)           0.432     8.200    Seconds[3]_i_5_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  Seconds[3]_i_4/O
                         net (fo=35, routed)          0.756     9.080    p_0_in
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.204    counter[0]_i_5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.737 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    counter_reg[0]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.854 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    counter_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.971 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.980    counter_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    counter_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.336 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.336    counter_reg[16]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.214    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/LED_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    display/CLK
    SLICE_X65Y24         FDRE                                         r  display/LED_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display/LED_out_reg[2][0]/Q
                         net (fo=1, routed)           0.087     1.693    display/LED_out_reg_n_0_[2][0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  display/IO_SSEG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    display/IO_SSEG[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/IO_SSEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/IO_SSEG_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.120     1.598    display/IO_SSEG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 display/LED_out_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    display/CLK
    SLICE_X63Y24         FDRE                                         r  display/LED_out_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display/LED_out_reg[1][3]/Q
                         net (fo=1, routed)           0.100     1.706    display/LED_out_reg_n_0_[1][3]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  display/IO_SSEG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    display/IO_SSEG[3]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/IO_SSEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/IO_SSEG_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.599    display/IO_SSEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    display/CLK
    SLICE_X63Y23         FDRE                                         r  display/LED_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display/LED_out_reg[0][6]/Q
                         net (fo=1, routed)           0.095     1.702    display/LED_out_reg_n_0_[0][6]
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  display/IO_SSEG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.747    display/IO_SSEG[6]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  display/IO_SSEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    display/CLK
    SLICE_X65Y23         FDRE                                         r  display/IO_SSEG_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.092     1.571    display/IO_SSEG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.264%)  route 0.099ns (34.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    display/CLK
    SLICE_X62Y23         FDRE                                         r  display/LED_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display/LED_out_reg[0][1]/Q
                         net (fo=1, routed)           0.099     1.706    display/LED_out_reg_n_0_[0][1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  display/IO_SSEG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    display/IO_SSEG[1]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  display/IO_SSEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    display/CLK
    SLICE_X65Y23         FDRE                                         r  display/IO_SSEG_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.091     1.570    display/IO_SSEG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display/LED_out_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.179%)  route 0.151ns (44.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    display/CLK
    SLICE_X63Y24         FDRE                                         r  display/LED_out_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display/LED_out_reg[1][5]/Q
                         net (fo=1, routed)           0.151     1.757    display/LED_out_reg_n_0_[1][5]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  display/IO_SSEG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    display/IO_SSEG[5]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/IO_SSEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/IO_SSEG_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.599    display/IO_SSEG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 display/LED_out_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.203%)  route 0.157ns (45.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    display/CLK
    SLICE_X62Y24         FDRE                                         r  display/LED_out_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display/LED_out_reg[1][2]/Q
                         net (fo=1, routed)           0.157     1.763    display/LED_out_reg_n_0_[1][2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  display/IO_SSEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    display/IO_SSEG[2]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    display/CLK
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.601    display/IO_SSEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Hours_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hours_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Hours_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Hours_reg[2]/Q
                         net (fo=5, routed)           0.075     1.671    Hours[2]
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.099     1.770 r  Hours[3]_i_2/O
                         net (fo=1, routed)           0.000     1.770    Hours[3]_i_2_n_0
    SLICE_X62Y21         FDRE                                         r  Hours_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Hours_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.092     1.560    Hours_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Tens_of_Seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tens_of_Seconds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.536%)  route 0.132ns (41.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Tens_of_Seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Tens_of_Seconds_reg[0]/Q
                         net (fo=5, routed)           0.132     1.741    Tens_of_Seconds[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.786 r  Tens_of_Seconds[3]_i_2/O
                         net (fo=1, routed)           0.000     1.786    Tens_of_Seconds[3]_i_2_n_0
    SLICE_X61Y20         FDRE                                         r  Tens_of_Seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Tens_of_Seconds_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.092     1.560    Tens_of_Seconds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Tens_of_Seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tens_of_Seconds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Tens_of_Seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Tens_of_Seconds_reg[0]/Q
                         net (fo=5, routed)           0.169     1.778    Tens_of_Seconds[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.043     1.821 r  Tens_of_Seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    Tens_of_Seconds[2]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  Tens_of_Seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Tens_of_Seconds_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107     1.575    Tens_of_Seconds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Tens_of_Minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tens_of_Minutes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Tens_of_Minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Tens_of_Minutes_reg[0]/Q
                         net (fo=7, routed)           0.170     1.779    Tens_of_Minutes[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.043     1.822 r  Tens_of_Minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Tens_of_Minutes[2]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  Tens_of_Minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Tens_of_Minutes_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.575    Tens_of_Minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   Current_Mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Hours_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Hours_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Hours_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Hours_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Minutes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Minutes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Minutes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Minutes_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   Current_Mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Tens_of_Seconds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Tens_of_Seconds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Tens_of_Seconds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Tens_of_Seconds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   current_bit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Seconds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Seconds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Seconds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Seconds_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Tens_of_Hours_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Tens_of_Hours_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Tens_of_Hours_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Tens_of_Hours_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   counter_reg[12]/C



