0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0039: mov_imm:
	regs[5] = 0xd3777b61, opcode= 0x02
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0060: mov_imm:
	regs[5] = 0xe7a2a181, opcode= 0x02
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x006a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0099: mov_imm:
	regs[5] = 0xdc4eba2b, opcode= 0x02
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x00cc: mov_imm:
	regs[5] = 0x32a91a25, opcode= 0x02
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x00ff: mov_imm:
	regs[5] = 0x1c1d89c8, opcode= 0x02
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0117: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0120: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0123: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0126: mov_imm:
	regs[5] = 0x1e5ebd46, opcode= 0x02
0x012c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0135: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x07
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0153: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0156: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0165: mov_imm:
	regs[5] = 0x6dfa168d, opcode= 0x02
0x016b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0189: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x018c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x018f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0192: mov_imm:
	regs[5] = 0xcf5190e5, opcode= 0x02
0x0198: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x019b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x01d7: mov_imm:
	regs[5] = 0xdf5230fa, opcode= 0x02
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0201: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x020a: mov_imm:
	regs[5] = 0xf089d7e5, opcode= 0x02
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0216: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x021c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0222: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0225: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x07
0x022e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x07
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0243: mov_imm:
	regs[5] = 0x7d3d90d9, opcode= 0x02
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x024f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x026a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0273: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0276: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x027f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0288: mov_imm:
	regs[5] = 0xeab1e3a9, opcode= 0x02
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x029a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02a9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x02ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02d3: mov_imm:
	regs[5] = 0xb9b4030, opcode= 0x02
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0300: mov_imm:
	regs[5] = 0x2e8a467d, opcode= 0x02
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x030c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x030f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0324: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x07
0x032d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0336: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x033c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x033f: mov_imm:
	regs[5] = 0xfb1dafcc, opcode= 0x02
0x0345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x034b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x034e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0351: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x07
0x035a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x035d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0363: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0366: mov_imm:
	regs[5] = 0xa7dec769, opcode= 0x02
0x036c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x036f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0372: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0378: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x037e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0381: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x07
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0390: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0396: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0399: mov_imm:
	regs[5] = 0x14f46e58, opcode= 0x02
0x039f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x03ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03ae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x03c6: mov_imm:
	regs[5] = 0xcced522e, opcode= 0x02
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x03d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03de: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x03f9: mov_imm:
	regs[5] = 0x4d4e0749, opcode= 0x02
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0405: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x07
0x040e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0411: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0414: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x041a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x041d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0429: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0432: mov_imm:
	regs[5] = 0xf6929708, opcode= 0x02
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x07
0x043e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0441: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0444: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x044a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0450: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0453: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0462: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x07
0x046b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x046e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0471: mov_imm:
	regs[5] = 0xeeeecde0, opcode= 0x02
0x0477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x047a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x047d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0480: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x048c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x048f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0492: mov_imm:
	regs[5] = 0x408aedcc, opcode= 0x02
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x04a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x04d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d7: mov_imm:
	regs[5] = 0xbdb7766b, opcode= 0x02
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04fb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0504: mov_imm:
	regs[5] = 0x2f848eb7, opcode= 0x02
0x050a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x050d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0516: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x051c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0522: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0525: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x052b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x052e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0531: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x07
0x053a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0543: mov_imm:
	regs[5] = 0xe69e0645, opcode= 0x02
0x0549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x054c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0555: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0558: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0567: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0574: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0579: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0582: mov_imm:
	regs[5] = 0xd44f0b55, opcode= 0x02
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0591: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0594: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x059a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05af: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05ca: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x05cd: mov_imm:
	regs[5] = 0xc14d184d, opcode= 0x02
0x05d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05e2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x05e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x05e8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0606: mov_imm:
	regs[5] = 0xffcd2e5a, opcode= 0x02
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x07
0x061b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x061e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0624: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x062a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x062d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0634: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0645: mov_imm:
	regs[5] = 0x4d051597, opcode= 0x02
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x064e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0672: mov_imm:
	regs[5] = 0x451e1a1b, opcode= 0x02
0x0679: jmp_imm:
	pc += 0x1, opcode= 0x07
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x07
0x068a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x069f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x06c3: mov_imm:
	regs[5] = 0x93de23a7, opcode= 0x02
0x06c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06cc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x06cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x06ea: mov_imm:
	regs[5] = 0xbee4252b, opcode= 0x02
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0702: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0708: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x070b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x070e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x071d: mov_imm:
	regs[5] = 0x18c77c03, opcode= 0x02
0x0723: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0726: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0729: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x072c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x072f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0738: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0741: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0747: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0750: mov_imm:
	regs[5] = 0xf3f964e0, opcode= 0x02
0x0757: jmp_imm:
	pc += 0x1, opcode= 0x07
0x075c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x075f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0762: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0768: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0774: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x077e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x07
0x078c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0798: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x079c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07a1: mov_imm:
	regs[5] = 0x474306f0, opcode= 0x02
0x07a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07aa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x07ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07cb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x07ce: mov_imm:
	regs[5] = 0x3eab30cd, opcode= 0x02
0x07d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x07da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07f2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0801: mov_imm:
	regs[5] = 0xbde57262, opcode= 0x02
0x0808: jmp_imm:
	pc += 0x1, opcode= 0x07
0x080d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0816: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0819: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x081c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x081f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0822: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x07
0x082b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x082e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0832: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0837: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x083a: mov_imm:
	regs[5] = 0x3da6c4c5, opcode= 0x02
0x0840: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0843: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x07
0x084c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0852: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0858: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x085b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0864: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0867: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0870: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0879: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x087c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x087f: mov_imm:
	regs[5] = 0xb3342848, opcode= 0x02
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x07
0x088b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x088e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0891: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0894: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0897: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x089a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x089d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x08a6: mov_imm:
	regs[5] = 0x549a1779, opcode= 0x02
0x08ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08b5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x08b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08dc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x08df: mov_imm:
	regs[5] = 0x795ae948, opcode= 0x02
0x08e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08e8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x08eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0900: mov_imm:
	regs[5] = 0xefd5365c, opcode= 0x02
0x0906: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x090f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0918: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0924: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0930: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0939: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0942: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0945: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x07
0x094e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x095d: mov_imm:
	regs[5] = 0xad80b687, opcode= 0x02
0x0963: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0966: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0978: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x097b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x07
0x098a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0993: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0996: mov_imm:
	regs[5] = 0x2d538c99, opcode= 0x02
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09d2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x09d5: mov_imm:
	regs[5] = 0x8d1c4b6, opcode= 0x02
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x09ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x09f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a0b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a0e: mov_imm:
	regs[5] = 0x5dafd1f9, opcode= 0x02
0x0a14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a17: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a20: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a26: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a2c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a2f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a50: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a59: mov_imm:
	regs[5] = 0x20e877d3, opcode= 0x02
0x0a5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a62: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a65: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a71: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a77: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a7a: mov_imm:
	regs[5] = 0x1dd7a100, opcode= 0x02
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a83: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a86: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a92: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a95: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab3: mov_imm:
	regs[5] = 0xa0164ddb, opcode= 0x02
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0abc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ac8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0acb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ad4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ad7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0adb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ae0: mov_imm:
	regs[5] = 0xcc827093, opcode= 0x02
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0aef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0afe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b0a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b0d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b28: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b2b: mov_imm:
	regs[5] = 0x9f7441c5, opcode= 0x02
0x0b31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b34: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b37: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b3a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b49: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b4f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b52: mov_imm:
	regs[5] = 0xc1ceaf34, opcode= 0x02
0x0b59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b6a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b70: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b79: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b88: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b91: mov_imm:
	regs[5] = 0x300c1ca, opcode= 0x02
0x0b97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b9a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ba0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ba3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0baf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0bb5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0bb8: mov_imm:
	regs[5] = 0x14890ad2, opcode= 0x02
0x0bbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bc1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0bc4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0be2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0be5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0be8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0beb: mov_imm:
	regs[5] = 0xfe6bc665, opcode= 0x02
0x0bf1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bf4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bfd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c00: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c1b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c1e: mov_imm:
	regs[5] = 0x4a64d7ba, opcode= 0x02
0x0c24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c2d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c30: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c36: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c42: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c45: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c4e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c5a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c5d: mov_imm:
	regs[5] = 0x8bde8404, opcode= 0x02
0x0c63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c66: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c6f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c72: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c7b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c87: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c8a: mov_imm:
	regs[5] = 0x96c9f163, opcode= 0x02
0x0c90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c99: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c9c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ca8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cb4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cb7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0cba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cc0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ccc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ccf: mov_imm:
	regs[5] = 0x741c1f6, opcode= 0x02
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cde: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ce1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ce4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ce7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ced: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cf0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0cf3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0cf6: mov_imm:
	regs[5] = 0x353418c8, opcode= 0x02
0x0cfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cff: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d08: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d0e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d14: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d17: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d20: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d32: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d35: mov_imm:
	regs[5] = 0x780d36ca, opcode= 0x02
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d44: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d47: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d4a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d59: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d6b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d74: mov_imm:
	regs[5] = 0x436db895, opcode= 0x02
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d89: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d8c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d92: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d98: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d9b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0da1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0da4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0da7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0daa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0dad: mov_imm:
	regs[5] = 0xd8990f47, opcode= 0x02
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dbc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0dc0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dc5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0dc8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ddd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0de0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df2: mov_imm:
	regs[5] = 0x2864b02a, opcode= 0x02
0x0df8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dfb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0dfe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e0a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e10: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e13: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e22: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e34: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e37: mov_imm:
	regs[5] = 0x5dc03be6, opcode= 0x02
0x0e3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e40: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e43: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e64: mov_imm:
	regs[5] = 0xa056b68a, opcode= 0x02
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e76: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e7c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e7f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e88: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e8e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e91: mov_imm:
	regs[5] = 0x82f24a77, opcode= 0x02
0x0e97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e9a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ea0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ea3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ea6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ea9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0eac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0eaf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0eb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eb8: mov_imm:
	regs[5] = 0x19555d2f, opcode= 0x02
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ec4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ec7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0eca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ed0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0edc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ee8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ef4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ef7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f00: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f03: mov_imm:
	regs[5] = 0xb19cbf70, opcode= 0x02
0x0f09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f12: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f1e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f2d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f3f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f42: mov_imm:
	regs[5] = 0xb73a0a8f, opcode= 0x02
0x0f48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f4b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f4e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f72: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f7e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f81: mov_imm:
	regs[5] = 0x83b99b48, opcode= 0x02
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fb7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fc0: mov_imm:
	regs[5] = 0x78ad7579, opcode= 0x02
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0fcf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fd8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fde: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fe4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fe7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ff0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ff4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ff9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ffc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0fff: mov_imm:
	regs[5] = 0xcc083dc9, opcode= 0x02
0x1005: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1008: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x100b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1014: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1017: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1020: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1023: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1026: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1029: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x102c: mov_imm:
	regs[5] = 0x2d28263c, opcode= 0x02
0x1032: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1035: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1038: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x103e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1044: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1047: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x104a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x104d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1050: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1059: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1062: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1065: mov_imm:
	regs[5] = 0x3021cc77, opcode= 0x02
0x106b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1074: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1077: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x107a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1083: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x07
0x108c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x108f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1092: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1095: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1098: mov_imm:
	regs[5] = 0xf7853b2c, opcode= 0x02
0x109e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x10a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10bc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10dd: mov_imm:
	regs[5] = 0x64210016, opcode= 0x02
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10f2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x10f5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1107: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1110: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1113: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x07
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x111f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1122: mov_imm:
	regs[5] = 0x86b6ecbc, opcode= 0x02
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1146: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1149: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1155: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1158: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1161: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1164: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1167: mov_imm:
	regs[5] = 0x116f4c06, opcode= 0x02
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1173: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x07
0x117c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x117f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1188: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x118b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x118e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1191: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1194: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1197: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x119a: mov_imm:
	regs[5] = 0xc5aaab4b, opcode= 0x02
0x11a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11a9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x11ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x11d3: mov_imm:
	regs[5] = 0xf74d0108, opcode= 0x02
0x11d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1200: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1206: mov_imm:
	regs[5] = 0xfb540c57, opcode= 0x02
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1227: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x122a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x122d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1230: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1233: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x07
0x123c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x123f: mov_imm:
	regs[5] = 0x6eaa2404, opcode= 0x02
0x1245: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1248: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x124b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1254: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x07
0x125d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1269: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x126c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x126f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1272: mov_imm:
	regs[5] = 0x9156c6a9, opcode= 0x02
0x1278: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1284: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1290: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1296: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x129f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12ba: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x12bd: mov_imm:
	regs[5] = 0x193acd91, opcode= 0x02
0x12c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12cc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x12cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12e7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x12ea: mov_imm:
	regs[5] = 0x62372da0, opcode= 0x02
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x12fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1317: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x131d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1326: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1329: mov_imm:
	regs[5] = 0x6b990b9e, opcode= 0x02
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1338: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x133b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x133e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1341: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1344: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1347: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1350: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1353: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1356: mov_imm:
	regs[5] = 0x6eead7f4, opcode= 0x02
0x135c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x135f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1368: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x136e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1374: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1377: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x137a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1383: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x138f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1392: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1395: mov_imm:
	regs[5] = 0xb6ecfe39, opcode= 0x02
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13a4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x13a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13c5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ce: mov_imm:
	regs[5] = 0xf18c60ed, opcode= 0x02
0x13d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x13da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1404: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1408: jmp_imm:
	pc += 0x1, opcode= 0x07
0x140d: mov_imm:
	regs[5] = 0x98656c73, opcode= 0x02
0x1413: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1416: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1419: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1422: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1425: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1428: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x142b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x142e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1437: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1440: mov_imm:
	regs[5] = 0xd8569210, opcode= 0x02
0x1446: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1449: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x144c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1452: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1458: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x145b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x145e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1461: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1464: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1467: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1470: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1473: mov_imm:
	regs[5] = 0xab9b5255, opcode= 0x02
0x1479: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1482: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1485: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x07
0x148e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1494: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x07
0x149d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ac: mov_imm:
	regs[5] = 0x67b7569e, opcode= 0x02
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14e8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14f1: mov_imm:
	regs[5] = 0xf548292b, opcode= 0x02
0x14f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x14fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1500: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1503: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1506: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1509: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x150c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1515: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1518: mov_imm:
	regs[5] = 0x5a7f1b1a, opcode= 0x02
0x151e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1527: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1530: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1536: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x153c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x153f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1542: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1545: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1548: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x154b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1554: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x07
0x155d: mov_imm:
	regs[5] = 0x5cfa6b7c, opcode= 0x02
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1569: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x156c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x156f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1572: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1575: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1578: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1581: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1584: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1587: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1590: mov_imm:
	regs[5] = 0x55b13194, opcode= 0x02
0x1596: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1599: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x159c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15ab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15ba: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c9: mov_imm:
	regs[5] = 0x94ae465e, opcode= 0x02
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15d8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x15db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15f3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x15f6: mov_imm:
	regs[5] = 0x644c07ca, opcode= 0x02
0x15fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1608: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x161d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1620: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1624: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1629: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1635: mov_imm:
	regs[5] = 0x4d453a5c, opcode= 0x02
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x163e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x07
0x164d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1656: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1659: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x165c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1665: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1668: mov_imm:
	regs[5] = 0x7afd9451, opcode= 0x02
0x166e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1671: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x07
0x167a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1692: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x169e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16aa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x16ad: mov_imm:
	regs[5] = 0x49ac8383, opcode= 0x02
0x16b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16b6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x16b9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16c2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16dd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x16e0: mov_imm:
	regs[5] = 0x710f5107, opcode= 0x02
0x16e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x16f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1702: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1707: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x170a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x170e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1713: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1716: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1719: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1722: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1725: mov_imm:
	regs[5] = 0x1b41a473, opcode= 0x02
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1734: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1737: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x173b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1740: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1743: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x07
0x174c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1758: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x175b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x175e: mov_imm:
	regs[5] = 0x8bc0bba5, opcode= 0x02
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1785: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1797: mov_imm:
	regs[5] = 0xbee3b887, opcode= 0x02
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x17bb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x17be: mov_imm:
	regs[5] = 0xa5f1913c, opcode= 0x02
0x17c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17c7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x17ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17df: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x17f4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x17f7: mov_imm:
	regs[5] = 0x1214533a, opcode= 0x02
0x17fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1800: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1803: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1806: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1809: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x180c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x180f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1812: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1815: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x07
0x181e: mov_imm:
	regs[5] = 0x7f3c5c0e, opcode= 0x02
0x1824: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1827: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x182a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1830: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1839: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x183c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x183f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1842: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1845: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1848: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x184b: mov_imm:
	regs[5] = 0xf2d1ad66, opcode= 0x02
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1857: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x185a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x185d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1866: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x186f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1872: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1875: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1878: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x187e: mov_imm:
	regs[5] = 0xf7497608, opcode= 0x02
0x1884: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x07
0x188d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1890: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1896: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18a2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18b4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x18b7: mov_imm:
	regs[5] = 0x83dc097b, opcode= 0x02
0x18bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18c0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18db: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x18de: mov_imm:
	regs[5] = 0xe4d3d515, opcode= 0x02
0x18e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18e7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x18ea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18f0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1905: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1908: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1911: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x191d: mov_imm:
	regs[5] = 0x4f6aeaf4, opcode= 0x02
0x1923: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1926: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x192a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x192f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1938: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1941: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1944: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1947: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x194a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1953: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1956: mov_imm:
	regs[5] = 0xc2e7f38d, opcode= 0x02
0x195c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x195f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1968: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x196e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x07
0x197a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1983: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1986: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x198a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x198f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1993: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1998: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x199b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19a4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x19a7: mov_imm:
	regs[5] = 0x14754c16, opcode= 0x02
0x19ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19b0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x19b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19cb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x19ce: mov_imm:
	regs[5] = 0xc419bf29, opcode= 0x02
0x19d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19ec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a0a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a0d: mov_imm:
	regs[5] = 0xbc664614, opcode= 0x02
0x1a13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a16: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a19: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a1c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a31: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a37: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a3a: mov_imm:
	regs[5] = 0x2f16798f, opcode= 0x02
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a49: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a4c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a52: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a58: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a5b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a64: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a6a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a6d: mov_imm:
	regs[5] = 0xb4a51f7, opcode= 0x02
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a76: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a79: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a85: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a91: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a94: mov_imm:
	regs[5] = 0x45a5ea72, opcode= 0x02
0x1a9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a9d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1aa0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1aa6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1aac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ab5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ab8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1abb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1abe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ac1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ac4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ac7: mov_imm:
	regs[5] = 0x5d594434, opcode= 0x02
0x1acd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ad0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1ad3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ad6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ad9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ae2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aeb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1aee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1af1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1af4: mov_imm:
	regs[5] = 0x404f435f, opcode= 0x02
0x1afa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b03: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b1e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b21: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b30: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b3c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b3f: mov_imm:
	regs[5] = 0x7df5857d, opcode= 0x02
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b54: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b60: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b75: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b7b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b84: mov_imm:
	regs[5] = 0x35922f20, opcode= 0x02
0x1b8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b8d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ba8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bb1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bc6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd5: mov_imm:
	regs[5] = 0x7893b13d, opcode= 0x02
0x1bdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1be4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1bf0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c05: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c11: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c14: mov_imm:
	regs[5] = 0xe6020839, opcode= 0x02
0x1c1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c23: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c2c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c32: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c4a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c50: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c53: mov_imm:
	regs[5] = 0x86a99036, opcode= 0x02
0x1c59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c5c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c60: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c65: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c71: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c77: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c80: mov_imm:
	regs[5] = 0xcaf4441c, opcode= 0x02
0x1c86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c89: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c8c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c9e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ca1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ca4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ca7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1caa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cbf: mov_imm:
	regs[5] = 0xf22a6d04, opcode= 0x02
0x1cc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1cd1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cd4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1cd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cdd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ce9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1cec: mov_imm:
	regs[5] = 0xed86a134, opcode= 0x02
0x1cf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cf5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1cf8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cfe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d04: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d07: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d28: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d31: mov_imm:
	regs[5] = 0xab1963c, opcode= 0x02
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d46: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d49: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d52: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d61: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d6d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d70: mov_imm:
	regs[5] = 0xb07614cb, opcode= 0x02
0x1d76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d7f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d82: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d8e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d91: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1da0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1da3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1da6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1da9: mov_imm:
	regs[5] = 0xd70bdae7, opcode= 0x02
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1db2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dc4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1dd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1dd3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ddf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1de2: mov_imm:
	regs[5] = 0xbf53332c, opcode= 0x02
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1df7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e00: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e24: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e30: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e33: mov_imm:
	regs[5] = 0x741d4664, opcode= 0x02
0x1e3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e48: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e54: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e63: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e6f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e72: mov_imm:
	regs[5] = 0x8dd6b700, opcode= 0x02
0x1e78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e7b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e84: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e8a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e9f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ea8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1eab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1eae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1eb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eba: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ebd: mov_imm:
	regs[5] = 0x4c0a02d0, opcode= 0x02
0x1ec3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ec6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1ec9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ed2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ed5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ed8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1edb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ee4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ee7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef0: mov_imm:
	regs[5] = 0x2d06ba5e, opcode= 0x02
0x1ef6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ef9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f0e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f11: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f26: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f2c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1f2f: mov_imm:
	regs[5] = 0xae10ab52, opcode= 0x02
0x1f35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f38: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f47: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f59: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f5c: mov_imm:
	regs[5] = 0xb45c4e3, opcode= 0x02
0x1f62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f6b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f6e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f74: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f83: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f98: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f9e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1fa1: mov_imm:
	regs[5] = 0xcb2727e6, opcode= 0x02
0x1fa7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1fb3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fbc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1fbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fc5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fd1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1fd4: mov_imm:
	regs[5] = 0x9dc6636b, opcode= 0x02
0x1fda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fdd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ff2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ff5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ff8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ffc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2001: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2004: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2007: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x200a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x200d: mov_imm:
	regs[5] = 0x77a3201a, opcode= 0x02
0x2013: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2016: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2019: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2022: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2025: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2028: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2031: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2034: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2037: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2040: mov_imm:
	regs[5] = 0x85a83401, opcode= 0x02
0x2046: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2049: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x204c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2052: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2058: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x205b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x205e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2061: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2064: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2067: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x206a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x206d: mov_imm:
	regs[5] = 0x474f1d6d, opcode= 0x02
0x2073: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x207a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x207f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2088: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x208b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x208e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2091: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x07
0x209a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x209d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x20a0: mov_imm:
	regs[5] = 0x2b3917ff, opcode= 0x02
0x20a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x20d3: mov_imm:
	regs[5] = 0x6b476c32, opcode= 0x02
0x20d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20dc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20e8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x20fa: mov_imm:
	regs[5] = 0x94c2cc58, opcode= 0x02
0x2100: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2109: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x210c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2112: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2118: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x211b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x211e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2127: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x212b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2136: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2139: mov_imm:
	regs[5] = 0x817bff7, opcode= 0x02
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2142: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x07
0x214b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x214e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2157: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x215a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2163: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x07
0x216c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x216f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2172: mov_imm:
	regs[5] = 0x5c3e3603, opcode= 0x02
0x2178: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x217b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x217e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2184: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x218a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x218d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2190: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2193: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2196: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2199: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x219c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x219f: mov_imm:
	regs[5] = 0x62f9bae6, opcode= 0x02
0x21a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x21b1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x21db: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x21de: mov_imm:
	regs[5] = 0xcf8437a0, opcode= 0x02
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21ed: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x21f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2202: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2205: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2208: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x220b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x220e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2211: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2214: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2217: mov_imm:
	regs[5] = 0xd6053ce5, opcode= 0x02
0x221d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2220: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2223: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x07
0x222c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x222f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2238: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x223b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x223e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2241: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x07
0x224a: mov_imm:
	regs[5] = 0x94e5373a, opcode= 0x02
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2256: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2259: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x225c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2262: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2268: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2271: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2274: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2277: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2280: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2283: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x07
0x228c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2295: mov_imm:
	regs[5] = 0xde0b4020, opcode= 0x02
0x229b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x22a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22b9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x22bc: mov_imm:
	regs[5] = 0x805c8175, opcode= 0x02
0x22c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x22c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22d4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22d7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22e6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x22f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22fb: mov_imm:
	regs[5] = 0x2ab0615, opcode= 0x02
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x230d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2310: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2313: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2316: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x231f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2328: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x232b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2334: mov_imm:
	regs[5] = 0xf6b26f9a, opcode= 0x02
0x233a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x233d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2340: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2346: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x234c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x234f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x07
0x235b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x235e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2367: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x236a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x236d: mov_imm:
	regs[5] = 0x37c071a4, opcode= 0x02
0x2373: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x07
0x237c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2385: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2388: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x238b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x238e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x23a6: mov_imm:
	regs[5] = 0xf4662734, opcode= 0x02
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23bb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x23be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23cd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23dc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f1: mov_imm:
	regs[5] = 0xcb60883d, opcode= 0x02
0x23f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x23fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2400: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2403: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x07
0x240c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2424: mov_imm:
	regs[5] = 0x7e1bdfe9, opcode= 0x02
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2430: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2433: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x07
0x243c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2442: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2448: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x244b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2454: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2457: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2460: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2463: mov_imm:
	regs[5] = 0xeaa2b85f, opcode= 0x02
0x2469: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x246c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x246f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2472: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2475: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2478: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2481: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2484: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2487: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x248a: mov_imm:
	regs[5] = 0x96317332, opcode= 0x02
0x2490: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2493: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2496: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x249c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24a2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x24c3: mov_imm:
	regs[5] = 0xeacafdd6, opcode= 0x02
0x24c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24cc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24ed: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x24f0: mov_imm:
	regs[5] = 0x6bae3eb3, opcode= 0x02
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2505: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2514: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2517: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2523: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2526: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2529: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x252c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x252f: mov_imm:
	regs[5] = 0xb57ed359, opcode= 0x02
0x2535: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x07
0x253e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2541: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2544: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2547: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x254a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2553: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x07
0x255c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x255f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2562: mov_imm:
	regs[5] = 0xc14d650b, opcode= 0x02
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x07
0x256e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x07
0x257a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2580: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2586: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2589: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x258c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x258f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2592: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2595: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2598: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x259b: mov_imm:
	regs[5] = 0xec0af4d0, opcode= 0x02
0x25a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25aa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x25ce: mov_imm:
	regs[5] = 0xa74f70d6, opcode= 0x02
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x25da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25ec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2604: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2607: mov_imm:
	regs[5] = 0x2d22bf50, opcode= 0x02
0x260d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2616: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2619: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x261c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x261f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2628: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x262b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2634: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2637: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2640: mov_imm:
	regs[5] = 0xd53f4f4b, opcode= 0x02
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x07
0x264c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x264f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2652: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x07
0x265e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2664: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2667: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x266a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2676: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x267f: mov_imm:
	regs[5] = 0xc60e847, opcode= 0x02
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2691: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2694: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2697: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x269a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x269d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26af: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x26b2: mov_imm:
	regs[5] = 0x4db4308c, opcode= 0x02
0x26b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26e8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x26eb: mov_imm:
	regs[5] = 0xed924c12, opcode= 0x02
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2703: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x07
0x270c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x270f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2712: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x07
0x271b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x271e: mov_imm:
	regs[5] = 0x1828c1a2, opcode= 0x02
0x2724: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2727: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x272a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2730: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2736: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x273f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2742: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2745: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2748: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x274b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2754: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2757: mov_imm:
	regs[5] = 0x360b344b, opcode= 0x02
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2760: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2769: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x276c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x276f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2772: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x07
0x277b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2784: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x07
0x278d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2790: mov_imm:
	regs[5] = 0x3d869277, opcode= 0x02
0x2796: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2799: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x279c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x27ab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x27bd: mov_imm:
	regs[5] = 0x7229499f, opcode= 0x02
0x27c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x27cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27f0: mov_imm:
	regs[5] = 0x122d571b, opcode= 0x02
0x27f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2802: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x280e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2814: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2817: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x281a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x281d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2823: mov_imm:
	regs[5] = 0xc1728672, opcode= 0x02
0x2829: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x282c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x282f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2832: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2835: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x07
0x283e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2841: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2844: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2847: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x284a: mov_imm:
	regs[5] = 0x164bebe9, opcode= 0x02
0x2850: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2859: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x285c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2862: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x07
0x286e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2877: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2880: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2883: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x288f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x289b: mov_imm:
	regs[5] = 0x9eb9e172, opcode= 0x02
0x28a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28a4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28cb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x28ce: mov_imm:
	regs[5] = 0x676c01b5, opcode= 0x02
0x28d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x28da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28fe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2901: mov_imm:
	regs[5] = 0x2bb308bf, opcode= 0x02
0x2907: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2910: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2913: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2916: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2919: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x291c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x291f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2922: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2925: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x07
0x292e: mov_imm:
	regs[5] = 0xd12db76, opcode= 0x02
0x2934: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2937: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x293a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2940: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2946: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2949: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x294c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x294f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x295b: mov_imm:
	regs[5] = 0xd6f09b7b, opcode= 0x02
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2967: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x296a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2973: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x297f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x07
0x298b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x298e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2991: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2994: mov_imm:
	regs[5] = 0xddab21f9, opcode= 0x02
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29a3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x29a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29ca: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x29cd: mov_imm:
	regs[5] = 0x1f00c7f5, opcode= 0x02
0x29d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29d6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x29d9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29dc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a00: mov_imm:
	regs[5] = 0x5e025c47, opcode= 0x02
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a0f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a18: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a1e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a21: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a3c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a3f: mov_imm:
	regs[5] = 0x17d0ec51, opcode= 0x02
0x2a45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a48: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a54: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a63: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a6f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a78: mov_imm:
	regs[5] = 0xd6250558, opcode= 0x02
0x2a7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a81: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a84: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a8a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a90: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a93: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2aa3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aa8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2aab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ab4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ab7: mov_imm:
	regs[5] = 0xef44e44c, opcode= 0x02
0x2abd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ac9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ad2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ad5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ad8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2adb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ade: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ae1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2ae4: mov_imm:
	regs[5] = 0x6e52ede6, opcode= 0x02
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2afc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b0e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b11: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b1a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b20: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b23: mov_imm:
	regs[5] = 0x3290bcc1, opcode= 0x02
0x2b29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b32: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b3b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b53: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b5f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b62: mov_imm:
	regs[5] = 0x706f4249, opcode= 0x02
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b71: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b74: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b7a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b80: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b89: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b92: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ba4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bad: mov_imm:
	regs[5] = 0x98077976, opcode= 0x02
0x2bb4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2bbc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bc5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2be6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2bec: mov_imm:
	regs[5] = 0x6a22a257, opcode= 0x02
0x2bf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2bf5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bfe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c10: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c13: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c22: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c37: mov_imm:
	regs[5] = 0xdb75d202, opcode= 0x02
0x2c3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c46: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2c4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c4f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c52: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c56: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c61: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c67: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c70: mov_imm:
	regs[5] = 0xb4bb6c7d, opcode= 0x02
0x2c76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c79: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2c7c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c82: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c88: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c8b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c94: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ca9: mov_imm:
	regs[5] = 0x8e7790ce, opcode= 0x02
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2cbe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2cc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ccd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2cd3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2cd6: mov_imm:
	regs[5] = 0x6f775004, opcode= 0x02
0x2cdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ce5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cf4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cfa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cfd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d0c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d21: mov_imm:
	regs[5] = 0xe6d79056, opcode= 0x02
0x2d27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d33: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d51: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d63: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d66: mov_imm:
	regs[5] = 0x5dd263ee, opcode= 0x02
0x2d6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d6f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d72: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d78: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d84: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d87: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d90: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d99: mov_imm:
	regs[5] = 0xe96e9d62, opcode= 0x02
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2dbd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2dc3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2dc6: mov_imm:
	regs[5] = 0xccedfe48, opcode= 0x02
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2dd8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2de7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2dea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ded: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2df0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2df3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2df6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2df9: mov_imm:
	regs[5] = 0x8bf1ede0, opcode= 0x02
0x2dff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e02: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e05: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e17: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e2c: mov_imm:
	regs[5] = 0xf0238229, opcode= 0x02
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e41: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e50: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e53: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e68: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e6b: mov_imm:
	regs[5] = 0xdaff280f, opcode= 0x02
0x2e71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e74: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e98: mov_imm:
	regs[5] = 0xdd3a57e3, opcode= 0x02
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ea4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ea7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ec2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ece: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ed1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ee9: mov_imm:
	regs[5] = 0x68e808d4, opcode= 0x02
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ef8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2efb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2efe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f07: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f10: mov_imm:
	regs[5] = 0xa2e59d8f, opcode= 0x02
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f19: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f34: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f3d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f4c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f52: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f5b: mov_imm:
	regs[5] = 0xb611187e, opcode= 0x02
0x2f61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f64: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f79: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f85: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f88: mov_imm:
	regs[5] = 0x7c0b9a99, opcode= 0x02
0x2f8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f94: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2fa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fb8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2fbb: mov_imm:
	regs[5] = 0xcc42933, opcode= 0x02
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fe0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2ff4: mov_imm:
	regs[5] = 0x7197ebc9, opcode= 0x02
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x07
0x300c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3012: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3018: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3024: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x302a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x302d: mov_imm:
	regs[5] = 0x3a36dd95, opcode= 0x02
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3042: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3045: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3048: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x304b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x304e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3051: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x07
0x305a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x305d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3066: mov_imm:
	regs[5] = 0xf3df0b1, opcode= 0x02
0x306c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3075: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x07
0x307e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3084: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x308a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30a8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30b1: mov_imm:
	regs[5] = 0xf037ecfd, opcode= 0x02
0x30b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30ba: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x30bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x30d2: mov_imm:
	regs[5] = 0x6e69c42f, opcode= 0x02
0x30d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30ea: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3102: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3105: mov_imm:
	regs[5] = 0x53882c00, opcode= 0x02
0x310b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3114: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3117: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3129: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x312c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x312f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3132: mov_imm:
	regs[5] = 0x86687db8, opcode= 0x02
0x3138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x313b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x313e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3144: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x314a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x314d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x315c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x315f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3162: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3165: mov_imm:
	regs[5] = 0x2a6bef8a, opcode= 0x02
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3174: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3177: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x317a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x317d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3183: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3189: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x318c: mov_imm:
	regs[5] = 0x53806f6a, opcode= 0x02
0x3192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3195: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x07
0x319e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x31ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x31d1: mov_imm:
	regs[5] = 0x92ab5da8, opcode= 0x02
0x31d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31da: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x31e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31fb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x31fe: mov_imm:
	regs[5] = 0xc45f8ad9, opcode= 0x02
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x07
0x320a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x320d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3216: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x321c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3228: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x322b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3234: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x323a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3246: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3249: mov_imm:
	regs[5] = 0x489c1fea, opcode= 0x02
0x324f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3252: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3255: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3258: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x325b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x325e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3261: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3267: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3270: mov_imm:
	regs[5] = 0x4655e46, opcode= 0x02
0x3276: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3279: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x328e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3291: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x329a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x329d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32a0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x32a3: mov_imm:
	regs[5] = 0x7960f96e, opcode= 0x02
0x32a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32ac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x32af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32cd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x32d0: mov_imm:
	regs[5] = 0x51e72138, opcode= 0x02
0x32d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32d9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x32dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3300: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x330c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x330f: mov_imm:
	regs[5] = 0x6f986e4a, opcode= 0x02
0x3315: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x07
0x331e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3321: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3324: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3327: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3330: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3333: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x333f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3342: mov_imm:
	regs[5] = 0x85e3cb5c, opcode= 0x02
0x3348: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x334b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x334e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3354: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3360: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3363: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3366: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3369: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x336c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x336f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3378: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x337b: mov_imm:
	regs[5] = 0x8bdde577, opcode= 0x02
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3387: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x338a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3393: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3396: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x339a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x339f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33a5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x33b4: mov_imm:
	regs[5] = 0x248a98c5, opcode= 0x02
0x33ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33bd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33db: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x33f9: mov_imm:
	regs[5] = 0xf3c159f, opcode= 0x02
0x33ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x07
0x340b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x340e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3414: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3417: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x341a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x341d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3426: mov_imm:
	regs[5] = 0x36ee449a, opcode= 0x02
0x342c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x342f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3432: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3438: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3444: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x07
0x344d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x345c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x345f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3468: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3471: mov_imm:
	regs[5] = 0x7f52709, opcode= 0x02
0x3477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x347a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3483: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3486: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x348d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3495: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x349e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x34a4: mov_imm:
	regs[5] = 0x41f2e18, opcode= 0x02
0x34aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34b3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x34b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34e6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x34f5: mov_imm:
	regs[5] = 0x9dc066, opcode= 0x02
0x34fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3504: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3507: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x350a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x350d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x351f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3525: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x07
0x352e: mov_imm:
	regs[5] = 0x64b4fcb4, opcode= 0x02
0x3534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3537: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x353a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3540: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3546: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3549: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x354c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x354f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3552: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3555: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3558: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x355b: mov_imm:
	regs[5] = 0x502b5485, opcode= 0x02
0x3561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3573: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3576: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3579: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x357c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x357f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3585: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3589: jmp_imm:
	pc += 0x1, opcode= 0x07
0x358e: mov_imm:
	regs[5] = 0x46db823c, opcode= 0x02
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x07
0x359a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x359d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35bb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x35e5: mov_imm:
	regs[5] = 0x1cee4b1f, opcode= 0x02
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35f4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x35f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35fa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3606: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3609: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x360c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x360f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3612: mov_imm:
	regs[5] = 0x7214c5c3, opcode= 0x02
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x361e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3621: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3624: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x362a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3630: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3639: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x363c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x363f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3642: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3648: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3651: mov_imm:
	regs[5] = 0x4ba282e8, opcode= 0x02
0x3657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x365a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x365d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3660: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x366f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3675: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3678: mov_imm:
	regs[5] = 0x5a4b69b5, opcode= 0x02
0x367e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3681: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3684: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x368a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3690: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3693: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3696: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3699: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ae: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x36b1: mov_imm:
	regs[5] = 0x27c45282, opcode= 0x02
0x36b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36ba: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x36bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x36c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36d8: mov_imm:
	regs[5] = 0x52b1e75c, opcode= 0x02
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36e7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3702: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3705: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3708: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x370b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x370e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x371a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3723: mov_imm:
	regs[5] = 0xc11ddb7f, opcode= 0x02
0x3729: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x372c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x372f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3732: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3736: jmp_imm:
	pc += 0x1, opcode= 0x07
0x373b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x373f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3744: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3747: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3750: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3753: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3756: mov_imm:
	regs[5] = 0x6b203206, opcode= 0x02
0x375c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x375f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3762: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3768: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x376e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3771: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3774: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x377a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x377d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3780: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3783: mov_imm:
	regs[5] = 0xa861808b, opcode= 0x02
0x3789: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x378c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x378f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3792: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3795: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3798: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x379b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x379e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x37a1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x37a4: mov_imm:
	regs[5] = 0x36ac5ee6, opcode= 0x02
0x37ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x37b3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x37b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x37bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x37c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x37c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x37cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x37d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x37e0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x37e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x37e6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x37e9: mov_imm:
	regs[5] = 0xa206c323, opcode= 0x02
0x37ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x37f2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x37f5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x37f8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x37fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3801: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3804: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3807: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x380a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x380d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3810: mov_imm:
	regs[5] = 0x649bb895, opcode= 0x02
0x3816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3819: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x381c: mov_imm:
	regs[30] = 0x21817d35, opcode= 0x02
0x3823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3828: mov_imm:
	regs[31] = 0xeb44f2f3, opcode= 0x02
0x382e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x00
0x3831: xor_regs:
	regs[1] ^= regs[31], opcode= 0x00
max register index:31
