;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-128
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP 810, 40
	ADD 0, @0
	SUB 100, 9
	SPL 0
	ADD 261, 60
	SUB 100, -100
	SUB 10, 0
	SUB 10, 0
	ADD 0, @0
	JMZ 100, 9
	ADD 0, @40
	SUB <12, @200
	ADD -1, <-20
	SUB @1, 2
	SUB @1, 2
	SUB #162, @200
	SUB #162, @200
	SUB 810, 40
	SPL 0, #-502
	JMN <-127, 100
	SUB @121, 103
	SLT 20, @12
	SLT 0, -0
	SUB @121, 302
	ADD 210, 59
	SUB @126, @106
	ADD -110, 9
	JMP @270, @1
	SUB @127, 106
	SUB -207, <-128
	SUB @127, 106
	SUB -207, <-128
	JMZ -7, @-20
	SLT 20, @12
	JMZ 20, <12
	SPL 0, #-502
	MOV -16, <-20
	SUB @121, 302
	ADD -1, <-20
	SUB -210, 0
	SUB -210, 0
	SUB -16, <-20
	SUB -16, <-20
	JMP 810, 60
