# MMLogic 16-bit CPU Registers

## Program Counter
![PC Low][pcLow]
![PC High][pcHigh]

## Instruction and Address Registers
![Instructions and Registers][instruct]

## Stack
![Stack Low][stackLow]
![Stack High][stackHigh]

## Registers
![Registers 0 - 1][register01]
![Registers 2 - 3][register23]
![Registers 4 - 5][register45]
![Registers 6 - 7][register67]

## Output
![Output 0 - 1][output01]
![Output 2 - 3][output23]
![Output 4 - 5][output45]
![Output 6 - 7][output67]

## Input
![Input 0][input0]





[pcLow]: https://grexel.github.io/JCompiler/MML_16bit/Registers/PCLow.JPG "PC Low Byte"
[pcHigh]: https://grexel.github.io/JCompiler/MML_16bit/Registers/PCHigh.JPG "PC High Byte"
[stackLow]: https://grexel.github.io/JCompiler/MML_16bit/Registers/StackLow.JPG "Stack Low Byte"
[stackHigh]: https://grexel.github.io/JCompiler/MML_16bit/Registers/StackHigh.JPG "Stack High Byte"
[instruct]: https://grexel.github.io/JCompiler/MML_16bit/Registers/InstructionAndAddress.JPG "InstructionAndAddress"
[register01]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Register01.JPG "Registers 0 - 1"
[register23]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Register23.JPG "Registers 2 - 3"
[register45]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Register45.JPG "Registers 4 - 5"
[register67]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Register67.JPG "Registers 6 - 7"
[output01]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Output01.JPG "Registers 0 - 1"
[output23]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Output23.JPG "Registers 2 - 3"
[output45]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Output45.JPG "Registers 4 - 5"
[output67]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Output67.JPG "Registers 6 - 7"
[input0]: https://grexel.github.io/JCompiler/MML_16bit/Registers/Input0.JPG "Input 0"