Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe -debug all -top tb_acc_active -snapshot tb_acc_active_snapshot 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ACC_IF_x16
Compiling module work.fc_ifmap_buf_if
Compiling module work.fc_w_buf_if
Compiling module work.simple_dual_one_clock
Compiling module work.Accumulator
Compiling module work.Accumulator_x16_default
Compiling module work.fc_controller
Compiling module work.rams_sp_rf_rst(SRAM_DEPTH=84,DAT...
Compiling module work.fc_weight_buf_default
Compiling module work.rams_sp_rf_rst(SRAM_DEPTH=128,DA...
Compiling module work.ifmap_buf
Compiling module work.pe
Compiling module work.pe_1x120_default
Compiling module work.FullyConnected
Compiling module work.Activation_sa
Compiling module work.Activation_fc
Compiling module work.Activation_x17_default
Compiling module work.ACC_ACTIVE
Compiling module work.Pooling
Compiling module work.Pooling_x16_default
Compiling module work.Top_ACPO
Compiling module work.ACC_POOL
Compiling module work.tb_acc_active
Built simulation snapshot tb_acc_active_snapshot
