  
library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity pc is
	generic (
		larguraBarramentoDados		: natural := 8
	);
    port(
			INTRUSC : in std_logic_vector(1 downto 0);
        entra     : in  STD_LOGIC;
		  sai     : in  STD_LOGIC
    );
end entity;

architecture arch of pc is

begin
	
	sai <= entra when INSTRUC = "10" OR INSTRUC = "11" else 0;
  
end architecture;