GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v'
Compiling module 'stopwatch'("C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v":1)
WARN  (EX3780) : Using initial value of 'timeScale' since it is never assigned("C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v":13)
WARN  (EX3780) : Using initial value of 'segmentCounterTimeScale' since it is never assigned("C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v":80)
WARN  (EX3784) : Index 6 is out of range [5:0] for 'led'("C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v":20)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 6("C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v":31)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\kistan\Documents\Stopwatch\src\StopwatchModule.v":68)
NOTE  (EX0101) : Current top module is "stopwatch"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\kistan\Documents\Stopwatch\impl\gwsynthesis\Stopwatch.vg" completed
[100%] Generate report file "C:\Users\kistan\Documents\Stopwatch\impl\gwsynthesis\Stopwatch_syn.rpt.html" completed
GowinSynthesis finish
