;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <802
	SUB @121, 106
	SLT @372, @603
	SUB @121, 106
	SUB 0, 802
	CMP 0, @200
	JMP @12, #201
	SUB #0, @2
	SUB @121, 106
	SLT 30, 9
	DAT #-1, #-20
	SUB @121, 106
	ADD @151, 681
	CMP @121, 106
	SUB 0, @200
	SPL 0, #200
	SLT 30, 9
	CMP 0, @200
	SUB 0, @200
	ADD 30, 9
	CMP @127, 620
	MOV -1, <-20
	CMP 0, @200
	CMP @121, 106
	JMN 0, <802
	SPL 0, <802
	SPL <300, 91
	SUB 10, 0
	SUB 601, <-20
	ADD 3, 21
	SLT 30, 9
	SPL 0, <802
	SUB 10, 0
	SUB <0, @2
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	ADD 270, 11
	ADD 300, 90
	ADD 300, 90
	CMP -207, <-120
	ADD 300, 90
	JMP -7, @-20
