#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  8 01:10:44 2023
# Process ID: 41305
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.dcp' for cell 'ember_fpga_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.918 ; gain = 0.000 ; free physical = 120416 ; free virtual = 234159
INFO: [Netlist 29-17] Analyzing 906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/vio_0 UUID: e1eecb9d-20ce-597d-8029-19ec1dcb2190 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3038.328 ; gain = 408.410 ; free physical = 119889 ; free virtual = 233632
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xdc] for cell 'ember_fpga_i/vio_0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xdc] for cell 'ember_fpga_i/vio_0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.332 ; gain = 0.000 ; free physical = 119892 ; free virtual = 233636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3038.332 ; gain = 408.414 ; free physical = 119892 ; free virtual = 233636
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3110.371 ; gain = 64.043 ; free physical = 119882 ; free virtual = 233625

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 251615bb2

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3110.371 ; gain = 0.000 ; free physical = 119878 ; free virtual = 233622

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3255.121 ; gain = 0.000 ; free physical = 119688 ; free virtual = 233435
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e2200308

Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119688 ; free virtual = 233435

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c6891274

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119694 ; free virtual = 233441
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Retarget, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c6891274

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119692 ; free virtual = 233439
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 175242ee0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119692 ; free virtual = 233439
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 965 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 175242ee0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119692 ; free virtual = 233439
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 175242ee0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119692 ; free virtual = 233439
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18dd0bb1c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119692 ; free virtual = 233439
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                             95  |
|  Constant propagation         |               0  |               0  |                                             94  |
|  Sweep                        |               1  |               0  |                                            965  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            104  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3255.121 ; gain = 0.000 ; free physical = 119692 ; free virtual = 233439
Ending Logic Optimization Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3255.121 ; gain = 43.777 ; free physical = 119692 ; free virtual = 233439

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3255.121 ; gain = 0.000 ; free physical = 119692 ; free virtual = 233439

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.121 ; gain = 0.000 ; free physical = 119692 ; free virtual = 233439

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.121 ; gain = 0.000 ; free physical = 119692 ; free virtual = 233439
Ending Netlist Obfuscation Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.121 ; gain = 0.000 ; free physical = 119692 ; free virtual = 233439
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3255.121 ; gain = 216.781 ; free physical = 119692 ; free virtual = 233439
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3263.121 ; gain = 0.000 ; free physical = 119688 ; free virtual = 233436
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119601 ; free virtual = 233350
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b4954346

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119601 ; free virtual = 233350
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119601 ; free virtual = 233350

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f0ac0122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119633 ; free virtual = 233382

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1882243ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119627 ; free virtual = 233376

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1882243ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119627 ; free virtual = 233376
Phase 1 Placer Initialization | Checksum: 1882243ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119624 ; free virtual = 233372

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14797c2b9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119608 ; free virtual = 233356

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1254de88d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119608 ; free virtual = 233356

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 169 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 62 nets or cells. Created 0 new cell, deleted 62 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119538 ; free virtual = 233286

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             62  |                    62  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             62  |                    62  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: fd9d8159

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119536 ; free virtual = 233284
Phase 2.3 Global Placement Core | Checksum: 17fbaf9fc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119533 ; free virtual = 233281
Phase 2 Global Placement | Checksum: 17fbaf9fc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119536 ; free virtual = 233284

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14cf689f4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119538 ; free virtual = 233287

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18735e226

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119495 ; free virtual = 233282

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12613c09a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119534 ; free virtual = 233282

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab9b92df

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119534 ; free virtual = 233282

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b2d9c36a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119532 ; free virtual = 233281

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fbfbad76

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119518 ; free virtual = 233267

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14570adc0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119518 ; free virtual = 233267

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c7e898fb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119518 ; free virtual = 233267
Phase 3 Detail Placement | Checksum: c7e898fb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119517 ; free virtual = 233265

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e44da748

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.036 |
Phase 1 Physical Synthesis Initialization | Checksum: fe540de3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119429 ; free virtual = 233178
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: fdbfaddd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119418 ; free virtual = 233167
Phase 4.1.1.1 BUFG Insertion | Checksum: e44da748

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119413 ; free virtual = 233162
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.516. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119359 ; free virtual = 233108
Phase 4.1 Post Commit Optimization | Checksum: 154461512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119358 ; free virtual = 233107

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 154461512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119363 ; free virtual = 233111

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 154461512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119369 ; free virtual = 233118
Phase 4.3 Placer Reporting | Checksum: 154461512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119369 ; free virtual = 233118

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119369 ; free virtual = 233118

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119369 ; free virtual = 233118
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13246a196

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119365 ; free virtual = 233117
Ending Placer Task | Checksum: bc68d30e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119363 ; free virtual = 233117
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119448 ; free virtual = 233196
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119387 ; free virtual = 233146
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119360 ; free virtual = 233112
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119379 ; free virtual = 233131
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3481.969 ; gain = 0.000 ; free physical = 119255 ; free virtual = 233019
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4c7cc5e8 ConstDB: 0 ShapeSum: 6fec0d26 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fce9969c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3672.445 ; gain = 153.059 ; free physical = 118491 ; free virtual = 232246
Post Restoration Checksum: NetGraph: 2d8072d4 NumContArr: cf6923c8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fce9969c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3672.445 ; gain = 153.059 ; free physical = 118493 ; free virtual = 232248

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fce9969c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3701.441 ; gain = 182.055 ; free physical = 118448 ; free virtual = 232203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fce9969c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3701.441 ; gain = 182.055 ; free physical = 118448 ; free virtual = 232203
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1acd98a15

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3744.551 ; gain = 225.164 ; free physical = 118439 ; free virtual = 232194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.437 | TNS=-2.119 | WHS=-0.433 | THS=-997.663|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16b6ffc9b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.551 ; gain = 225.164 ; free physical = 118433 ; free virtual = 232188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.437 | TNS=-2.061 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e010ddbe

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 3760.551 ; gain = 241.164 ; free physical = 118433 ; free virtual = 232188
Phase 2 Router Initialization | Checksum: 1f1af72f8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 3760.551 ; gain = 241.164 ; free physical = 118433 ; free virtual = 232188

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7674
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7674
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f1af72f8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 3760.551 ; gain = 241.164 ; free physical = 118431 ; free virtual = 232186
Phase 3 Initial Routing | Checksum: 1a612993b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118387 ; free virtual = 232142
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 | ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[156]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[1]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[0]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1955
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.037  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21b38f6ec

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118394 ; free virtual = 232149

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.164  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 69ea2ca1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118291 ; free virtual = 232046
Phase 4 Rip-up And Reroute | Checksum: 69ea2ca1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118291 ; free virtual = 232046

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 69ea2ca1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118291 ; free virtual = 232046

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 69ea2ca1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118291 ; free virtual = 232045
Phase 5 Delay and Skew Optimization | Checksum: 69ea2ca1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118290 ; free virtual = 232045

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1447b1971

Time (s): cpu = 00:01:38 ; elapsed = 00:01:02 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118271 ; free virtual = 232026
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.164  | TNS=0.000  | WHS=-0.272 | THS=-0.272 |

Phase 6.1 Hold Fix Iter | Checksum: 20ea88880

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118262 ; free virtual = 232017
Phase 6 Post Hold Fix | Checksum: 17d82b746

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118263 ; free virtual = 232018

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.728424 %
  Global Horizontal Routing Utilization  = 0.837795 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ae1bd956

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118264 ; free virtual = 232019

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae1bd956

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3838.551 ; gain = 319.164 ; free physical = 118263 ; free virtual = 232018

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e0ede636

Time (s): cpu = 00:01:39 ; elapsed = 00:01:03 . Memory (MB): peak = 3870.562 ; gain = 351.176 ; free physical = 118273 ; free virtual = 232028

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1cff077ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3870.562 ; gain = 351.176 ; free physical = 118267 ; free virtual = 232022
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.164  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cff077ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3870.562 ; gain = 351.176 ; free physical = 118267 ; free virtual = 232022
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3870.562 ; gain = 351.176 ; free physical = 118354 ; free virtual = 232109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:07 . Memory (MB): peak = 3870.562 ; gain = 388.594 ; free physical = 118355 ; free virtual = 232110
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3870.562 ; gain = 0.000 ; free physical = 118326 ; free virtual = 232097
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3926.598 ; gain = 0.000 ; free physical = 118259 ; free virtual = 232038
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb  8 01:14:31 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 4178.777 ; gain = 227.062 ; free physical = 118091 ; free virtual = 231872
INFO: [Common 17-206] Exiting Vivado at Wed Feb  8 01:14:31 2023...
