#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 24 00:32:41 2021
# Process ID: 19740
# Current directory: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent102816 C:\Users\mi\Desktop\Programma\ZYNQ\XC7Z020_305_ES_OV5640_HDMI\XC7Z020_305_ES_OV5640_HDMI.xpr
# Log file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/vivado.log
# Journal file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/XC7Z020_305_ES_OV5640_HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 827.656 ; gain = 208.559
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/XC7Z020_305_ES_OV5640_HDMI.srcs/sources_1/bd/ov5640_hdmi_design/ov5640_hdmi_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:ddr3_hdmi_ov5640:1.0 - ddr3_hdmi_ov5640_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:user:hdmi_trans:1.0 - hdmi_trans_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-1731] Type mismatch between connected pins: /ddr3_hdmi_ov5640_0/pclk(undef) and /v_vid_in_axi4s_0/vid_io_in_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ddr3_hdmi_ov5640_0/cmos_clk_en(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /hdmi_trans_0/clk1x(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /hdmi_trans_0/clk5x(undef)
Successfully read diagram <ov5640_hdmi_design> from BD file <C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/XC7Z020_305_ES_OV5640_HDMI.srcs/sources_1/bd/ov5640_hdmi_design/ov5640_hdmi_design.bd>
save_project_as XC7Z020_316_ES_ConerDetect C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect -force
Wrote  : <C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ui/bd_f9e72e4a.ui> 
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 936.996 ; gain = 0.000
set_property  ip_repo_paths  {c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ddr3_hdmi_ov5640:1.0'. The one found in IP location 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo/cmos_data_capture' will take precedence over the same IP in location c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo/cmos_data_capture
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:hdmi_trans:1.0'. The one found in IP location 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo/hdmi_trans' will take precedence over the same IP in location c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo/hdmi_trans
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo/rgb2gray' will take precedence over the same IP in location c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo/rgb2gray
set_property  ip_repo_paths  c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/ip_repo'.
set_property  ip_repo_paths  c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_305_ES_OV5640_HDMI/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:image_filter:1.0 image_filter_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_1
endgroup
set_property location {4.5 1329 -151} [get_bd_cells axi_vdma_1]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_s2mm_max_burst_length {32}] [get_bd_cells axi_vdma_1]
set_property location {4 1230 282} [get_bd_cells v_vid_in_axi4s_0]
set_property location {5 1663 225} [get_bd_cells axi_vdma_1]
set_property location {3.5 1137 290} [get_bd_cells v_vid_in_axi4s_0]
set_property location {4.5 1454 215} [get_bd_cells axi_vdma_1]
set_property location {6 1800 212} [get_bd_cells image_filter_0]
connect_bd_intf_net [get_bd_intf_pins image_filter_0/inStream] [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins image_filter_0/outStream] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_field_id] [get_bd_pins v_vid_in_axi4s_0/vid_hblank]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_field_id is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_1/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/image_filter_0/s_axi_CTRL_BUS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins image_filter_0/s_axi_CTRL_BUS]
</image_filter_0/s_axi_CTRL_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_1/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_vdma_1/S_AXI_LITE]
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x43010000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_vdma_1/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_vdma_1/Data_MM2S> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_vdma_1/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_vdma_1/Data_S2MM> at <0x00000000 [ 1G ]>
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.430 ; gain = 70.293
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.844 ; gain = 4.414
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /image_filter_0/inStream(4) and /axi_vdma_1/M_AXIS_MM2S(3)
WARNING: [BD 41-927] Following properties on pin /ddr3_hdmi_ov5640_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ov5640_hdmi_design_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /hdmi_trans_0/hdmi_tx_clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ov5640_hdmi_design_hdmi_trans_0_0_hdmi_tx_clk_n 
WARNING: [BD 41-927] Following properties on pin /hdmi_trans_0/hdmi_tx_clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ov5640_hdmi_design_hdmi_trans_0_0_hdmi_tx_clk_p 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1097.301 ; gain = 86.207
save_bd_design
Wrote  : <C:\Users\mi\Desktop\Programma\ZYNQ\XC7Z020_316_ES_ConerDetect\XC7Z020_316_ES_ConerDetect.srcs\sources_1\bd\ov5640_hdmi_design\ov5640_hdmi_design.bd> 
Wrote  : <C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ui/bd_f9e72e4a.ui> 
validate_bd_design -force
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.348 ; gain = 0.773
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /image_filter_0/inStream(4) and /axi_vdma_1/M_AXIS_MM2S(3)
WARNING: [BD 41-927] Following properties on pin /ddr3_hdmi_ov5640_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ov5640_hdmi_design_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /hdmi_trans_0/hdmi_tx_clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ov5640_hdmi_design_hdmi_trans_0_0_hdmi_tx_clk_n 
WARNING: [BD 41-927] Following properties on pin /hdmi_trans_0/hdmi_tx_clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ov5640_hdmi_design_hdmi_trans_0_0_hdmi_tx_clk_p 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.793 ; gain = 247.543
save_bd_design
Wrote  : <C:\Users\mi\Desktop\Programma\ZYNQ\XC7Z020_316_ES_ConerDetect\XC7Z020_316_ES_ConerDetect.srcs\sources_1\bd\ov5640_hdmi_design\ov5640_hdmi_design.bd> 
generate_target all [get_files  C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ov5640_hdmi_design.bd]
INFO: [BD 41-1662] The design 'ov5640_hdmi_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/image_filter_0/inStream_TDATA'(32) to net 'axi_vdma_1_M_AXIS_MM2S_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/image_filter_0/inStream_TKEEP'(4) to net 'axi_vdma_1_M_AXIS_MM2S_TKEEP'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/synth/ov5640_hdmi_design.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/image_filter_0/inStream_TDATA'(32) to net 'axi_vdma_1_M_AXIS_MM2S_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/image_filter_0/inStream_TKEEP'(4) to net 'axi_vdma_1_M_AXIS_MM2S_TKEEP'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/sim/ov5640_hdmi_design.v
VHDL Output written to : C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/hdl/ov5640_hdmi_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr3_hdmi_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_trans_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ip/ov5640_hdmi_design_axi_smc_0/bd_0/hw_handoff/ov5640_hdmi_design_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ip/ov5640_hdmi_design_axi_smc_0/bd_0/hw_handoff/ov5640_hdmi_design_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ip/ov5640_hdmi_design_axi_smc_0/bd_0/synth/ov5640_hdmi_design_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ip/ov5640_hdmi_design_auto_pc_0/ov5640_hdmi_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/hw_handoff/ov5640_hdmi_design.hwh
Generated Block Design Tcl file C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/hw_handoff/ov5640_hdmi_design_bd.tcl
Generated Hardware Definition File C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/synth/ov5640_hdmi_design.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1551.410 ; gain = 142.496
export_ip_user_files -of_objects [get_files C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ov5640_hdmi_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ov5640_hdmi_design.bd] -directory C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.ip_user_files -ipstatic_source_dir C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.cache/compile_simlib/modelsim} {questa=C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.cache/compile_simlib/questa} {riviera=C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.cache/compile_simlib/riviera} {activehdl=C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.srcs/sources_1/bd/ov5640_hdmi_design/ov5640_hdmi_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 24 01:16:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.runs/synth_1/runme.log
[Sun Oct 24 01:16:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/XC7Z020_316_ES_ConerDetect.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 24 01:36:24 2021...
