# TITTLE
Minimise the function using K map F(A,B,C)=A′B'+BC′+BC+A'B′C′ and simulate the logic diagram using verilog

# THEORY

# LOGIC DIAGRAM

# NETLIST DIAGRAM

# TIMING DIAGRAM

# PROGRAM

# REFERENCE
