INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.srcs/sources_1/new/left_shift_register_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_register_parallel_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/new/left_shift_register_parallel_in_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_register_parallel_in_tb
