0.7
2020.2
Nov 18 2020
09:47:47
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v,1649570558,verilog,,,,testBench,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v,1649477063,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,ALU,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v,1649473969,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,BranchDecision,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v,1649490288,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v,,CSR_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v,1649488302,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v,,CSR_Regfile,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v,,DataCache,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v,,InstructionCache,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v,1649169034,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,ControllerDecoder,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v,1649171407,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,DataExtend,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v,,RegisterFile,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v,1649164548,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,HarzardUnit,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v,,BR_Target_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v,,Imm_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v,,Op1_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v,,IR_ID,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v,,PC_ID,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v,1649171445,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,ImmExtend,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v,,Ctrl_WB,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v,,WB_Data_WB,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v,1649151156,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Parameters.v,1647914790,verilog,,,,,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v,1647914790,verilog,,D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
