Project Information                               c:\labshem1\full_ictr_28.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 09/22/2009 00:26:34

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

full_ictr_28
      EPM9320RC208-15      34       33       0      64      30          20 %

User Pins:                 34       33       0  



Project Information                               c:\labshem1\full_ictr_28.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                               c:\labshem1\full_ictr_28.rpt

** FILE HIERARCHY **



|ctr_24:21|
|ctr_24:21|ctr-i:106|
|ctr_24:21|ctr-i:106|out_not_out:28|
|ctr_24:21|ctr-i:106|out_not_out:45|
|ctr_24:21|ctr-i:106|out_not_out:42|
|ctr_24:21|ctr-i:106|out_not_out:34|
|ctr_24:21|ctr-i:106|out_not_out:33|
|ctr_24:21|ctr-i:106|out_not_out:32|
|ctr_24:21|ctr-i:106|out_not_out:27|
|ctr_24:21|ctr-i:106|out_not_out:26|
|ctr_24:21|ctr-i:108|
|ctr_24:21|ctr-i:108|out_not_out:28|
|ctr_24:21|ctr-i:108|out_not_out:45|
|ctr_24:21|ctr-i:108|out_not_out:42|
|ctr_24:21|ctr-i:108|out_not_out:34|
|ctr_24:21|ctr-i:108|out_not_out:33|
|ctr_24:21|ctr-i:108|out_not_out:32|
|ctr_24:21|ctr-i:108|out_not_out:27|
|ctr_24:21|ctr-i:108|out_not_out:26|
|ctr_24:21|ctr-i:109|
|ctr_24:21|ctr-i:109|out_not_out:28|
|ctr_24:21|ctr-i:109|out_not_out:45|
|ctr_24:21|ctr-i:109|out_not_out:42|
|ctr_24:21|ctr-i:109|out_not_out:34|
|ctr_24:21|ctr-i:109|out_not_out:33|
|ctr_24:21|ctr-i:109|out_not_out:32|
|ctr_24:21|ctr-i:109|out_not_out:27|
|ctr_24:21|ctr-i:109|out_not_out:26|
|ctr_24:21|ctr-i:110|
|ctr_24:21|ctr-i:110|out_not_out:28|
|ctr_24:21|ctr-i:110|out_not_out:45|
|ctr_24:21|ctr-i:110|out_not_out:42|
|ctr_24:21|ctr-i:110|out_not_out:34|
|ctr_24:21|ctr-i:110|out_not_out:33|
|ctr_24:21|ctr-i:110|out_not_out:32|
|ctr_24:21|ctr-i:110|out_not_out:27|
|ctr_24:21|ctr-i:110|out_not_out:26|
|ctr_24:21|ctr-i:111|
|ctr_24:21|ctr-i:111|out_not_out:28|
|ctr_24:21|ctr-i:111|out_not_out:45|
|ctr_24:21|ctr-i:111|out_not_out:42|
|ctr_24:21|ctr-i:111|out_not_out:34|
|ctr_24:21|ctr-i:111|out_not_out:33|
|ctr_24:21|ctr-i:111|out_not_out:32|
|ctr_24:21|ctr-i:111|out_not_out:27|
|ctr_24:21|ctr-i:111|out_not_out:26|
|ctr_24:21|ctr-i:102|
|ctr_24:21|ctr-i:102|out_not_out:28|
|ctr_24:21|ctr-i:102|out_not_out:45|
|ctr_24:21|ctr-i:102|out_not_out:42|
|ctr_24:21|ctr-i:102|out_not_out:34|
|ctr_24:21|ctr-i:102|out_not_out:33|
|ctr_24:21|ctr-i:102|out_not_out:32|
|ctr_24:21|ctr-i:102|out_not_out:27|
|ctr_24:21|ctr-i:102|out_not_out:26|
|ctr_24:21|ctr-i:103|
|ctr_24:21|ctr-i:103|out_not_out:28|
|ctr_24:21|ctr-i:103|out_not_out:45|
|ctr_24:21|ctr-i:103|out_not_out:42|
|ctr_24:21|ctr-i:103|out_not_out:34|
|ctr_24:21|ctr-i:103|out_not_out:33|
|ctr_24:21|ctr-i:103|out_not_out:32|
|ctr_24:21|ctr-i:103|out_not_out:27|
|ctr_24:21|ctr-i:103|out_not_out:26|
|ctr_24:21|ctr-i:104|
|ctr_24:21|ctr-i:104|out_not_out:28|
|ctr_24:21|ctr-i:104|out_not_out:45|
|ctr_24:21|ctr-i:104|out_not_out:42|
|ctr_24:21|ctr-i:104|out_not_out:34|
|ctr_24:21|ctr-i:104|out_not_out:33|
|ctr_24:21|ctr-i:104|out_not_out:32|
|ctr_24:21|ctr-i:104|out_not_out:27|
|ctr_24:21|ctr-i:104|out_not_out:26|
|ctr_24:21|ctr-i:105|
|ctr_24:21|ctr-i:105|out_not_out:28|
|ctr_24:21|ctr-i:105|out_not_out:45|
|ctr_24:21|ctr-i:105|out_not_out:42|
|ctr_24:21|ctr-i:105|out_not_out:34|
|ctr_24:21|ctr-i:105|out_not_out:33|
|ctr_24:21|ctr-i:105|out_not_out:32|
|ctr_24:21|ctr-i:105|out_not_out:27|
|ctr_24:21|ctr-i:105|out_not_out:26|
|ctr_24:21|ctr-i:91|
|ctr_24:21|ctr-i:91|out_not_out:28|
|ctr_24:21|ctr-i:91|out_not_out:45|
|ctr_24:21|ctr-i:91|out_not_out:42|
|ctr_24:21|ctr-i:91|out_not_out:34|
|ctr_24:21|ctr-i:91|out_not_out:33|
|ctr_24:21|ctr-i:91|out_not_out:32|
|ctr_24:21|ctr-i:91|out_not_out:27|
|ctr_24:21|ctr-i:91|out_not_out:26|
|ctr_24:21|ctr-i:90|
|ctr_24:21|ctr-i:90|out_not_out:28|
|ctr_24:21|ctr-i:90|out_not_out:45|
|ctr_24:21|ctr-i:90|out_not_out:42|
|ctr_24:21|ctr-i:90|out_not_out:34|
|ctr_24:21|ctr-i:90|out_not_out:33|
|ctr_24:21|ctr-i:90|out_not_out:32|
|ctr_24:21|ctr-i:90|out_not_out:27|
|ctr_24:21|ctr-i:90|out_not_out:26|
|ctr_24:21|ctr-i:89|
|ctr_24:21|ctr-i:89|out_not_out:28|
|ctr_24:21|ctr-i:89|out_not_out:45|
|ctr_24:21|ctr-i:89|out_not_out:42|
|ctr_24:21|ctr-i:89|out_not_out:34|
|ctr_24:21|ctr-i:89|out_not_out:33|
|ctr_24:21|ctr-i:89|out_not_out:32|
|ctr_24:21|ctr-i:89|out_not_out:27|
|ctr_24:21|ctr-i:89|out_not_out:26|
|ctr_24:21|ctr-i:88|
|ctr_24:21|ctr-i:88|out_not_out:28|
|ctr_24:21|ctr-i:88|out_not_out:45|
|ctr_24:21|ctr-i:88|out_not_out:42|
|ctr_24:21|ctr-i:88|out_not_out:34|
|ctr_24:21|ctr-i:88|out_not_out:33|
|ctr_24:21|ctr-i:88|out_not_out:32|
|ctr_24:21|ctr-i:88|out_not_out:27|
|ctr_24:21|ctr-i:88|out_not_out:26|
|ctr_24:21|ctr-i:87|
|ctr_24:21|ctr-i:87|out_not_out:28|
|ctr_24:21|ctr-i:87|out_not_out:45|
|ctr_24:21|ctr-i:87|out_not_out:42|
|ctr_24:21|ctr-i:87|out_not_out:34|
|ctr_24:21|ctr-i:87|out_not_out:33|
|ctr_24:21|ctr-i:87|out_not_out:32|
|ctr_24:21|ctr-i:87|out_not_out:27|
|ctr_24:21|ctr-i:87|out_not_out:26|
|ctr_24:21|ctr-i:77|
|ctr_24:21|ctr-i:77|out_not_out:28|
|ctr_24:21|ctr-i:77|out_not_out:45|
|ctr_24:21|ctr-i:77|out_not_out:42|
|ctr_24:21|ctr-i:77|out_not_out:34|
|ctr_24:21|ctr-i:77|out_not_out:33|
|ctr_24:21|ctr-i:77|out_not_out:32|
|ctr_24:21|ctr-i:77|out_not_out:27|
|ctr_24:21|ctr-i:77|out_not_out:26|
|ctr_24:21|ctr-i:78|
|ctr_24:21|ctr-i:78|out_not_out:28|
|ctr_24:21|ctr-i:78|out_not_out:45|
|ctr_24:21|ctr-i:78|out_not_out:42|
|ctr_24:21|ctr-i:78|out_not_out:34|
|ctr_24:21|ctr-i:78|out_not_out:33|
|ctr_24:21|ctr-i:78|out_not_out:32|
|ctr_24:21|ctr-i:78|out_not_out:27|
|ctr_24:21|ctr-i:78|out_not_out:26|
|ctr_24:21|ctr-i:79|
|ctr_24:21|ctr-i:79|out_not_out:28|
|ctr_24:21|ctr-i:79|out_not_out:45|
|ctr_24:21|ctr-i:79|out_not_out:42|
|ctr_24:21|ctr-i:79|out_not_out:34|
|ctr_24:21|ctr-i:79|out_not_out:33|
|ctr_24:21|ctr-i:79|out_not_out:32|
|ctr_24:21|ctr-i:79|out_not_out:27|
|ctr_24:21|ctr-i:79|out_not_out:26|
|ctr_24:21|ctr-i:80|
|ctr_24:21|ctr-i:80|out_not_out:28|
|ctr_24:21|ctr-i:80|out_not_out:45|
|ctr_24:21|ctr-i:80|out_not_out:42|
|ctr_24:21|ctr-i:80|out_not_out:34|
|ctr_24:21|ctr-i:80|out_not_out:33|
|ctr_24:21|ctr-i:80|out_not_out:32|
|ctr_24:21|ctr-i:80|out_not_out:27|
|ctr_24:21|ctr-i:80|out_not_out:26|
|ctr_24:21|ctr-i:81|
|ctr_24:21|ctr-i:81|out_not_out:28|
|ctr_24:21|ctr-i:81|out_not_out:45|
|ctr_24:21|ctr-i:81|out_not_out:42|
|ctr_24:21|ctr-i:81|out_not_out:34|
|ctr_24:21|ctr-i:81|out_not_out:33|
|ctr_24:21|ctr-i:81|out_not_out:32|
|ctr_24:21|ctr-i:81|out_not_out:27|
|ctr_24:21|ctr-i:81|out_not_out:26|
|ctr_24:21|ctr-i:76|
|ctr_24:21|ctr-i:76|out_not_out:28|
|ctr_24:21|ctr-i:76|out_not_out:45|
|ctr_24:21|ctr-i:76|out_not_out:42|
|ctr_24:21|ctr-i:76|out_not_out:34|
|ctr_24:21|ctr-i:76|out_not_out:33|
|ctr_24:21|ctr-i:76|out_not_out:32|
|ctr_24:21|ctr-i:76|out_not_out:27|
|ctr_24:21|ctr-i:76|out_not_out:26|
|ctr_24:21|ctr-i:73|
|ctr_24:21|ctr-i:73|out_not_out:28|
|ctr_24:21|ctr-i:73|out_not_out:45|
|ctr_24:21|ctr-i:73|out_not_out:42|
|ctr_24:21|ctr-i:73|out_not_out:34|
|ctr_24:21|ctr-i:73|out_not_out:33|
|ctr_24:21|ctr-i:73|out_not_out:32|
|ctr_24:21|ctr-i:73|out_not_out:27|
|ctr_24:21|ctr-i:73|out_not_out:26|
|ctr_24:21|ctr-i:74|
|ctr_24:21|ctr-i:74|out_not_out:28|
|ctr_24:21|ctr-i:74|out_not_out:45|
|ctr_24:21|ctr-i:74|out_not_out:42|
|ctr_24:21|ctr-i:74|out_not_out:34|
|ctr_24:21|ctr-i:74|out_not_out:33|
|ctr_24:21|ctr-i:74|out_not_out:32|
|ctr_24:21|ctr-i:74|out_not_out:27|
|ctr_24:21|ctr-i:74|out_not_out:26|
|ctr_24:21|ctr-i:72|
|ctr_24:21|ctr-i:72|out_not_out:28|
|ctr_24:21|ctr-i:72|out_not_out:45|
|ctr_24:21|ctr-i:72|out_not_out:42|
|ctr_24:21|ctr-i:72|out_not_out:34|
|ctr_24:21|ctr-i:72|out_not_out:33|
|ctr_24:21|ctr-i:72|out_not_out:32|
|ctr_24:21|ctr-i:72|out_not_out:27|
|ctr_24:21|ctr-i:72|out_not_out:26|
|ctr_24:21|ctr-i:71|
|ctr_24:21|ctr-i:71|out_not_out:28|
|ctr_24:21|ctr-i:71|out_not_out:45|
|ctr_24:21|ctr-i:71|out_not_out:42|
|ctr_24:21|ctr-i:71|out_not_out:34|
|ctr_24:21|ctr-i:71|out_not_out:33|
|ctr_24:21|ctr-i:71|out_not_out:32|
|ctr_24:21|ctr-i:71|out_not_out:27|
|ctr_24:21|ctr-i:71|out_not_out:26|
|rg_4:22|
|rg_4:22|rg-i:10|
|rg_4:22|rg-i:10|out_not_out:28|
|rg_4:22|rg-i:10|out_not_out:40|
|rg_4:22|rg-i:10|out_not_out:32|
|rg_4:22|rg-i:10|out_not_out:31|
|rg_4:22|rg-i:10|out_not_out:29|
|rg_4:22|rg-i:11|
|rg_4:22|rg-i:11|out_not_out:28|
|rg_4:22|rg-i:11|out_not_out:40|
|rg_4:22|rg-i:11|out_not_out:32|
|rg_4:22|rg-i:11|out_not_out:31|
|rg_4:22|rg-i:11|out_not_out:29|
|rg_4:22|rg-i:12|
|rg_4:22|rg-i:12|out_not_out:28|
|rg_4:22|rg-i:12|out_not_out:40|
|rg_4:22|rg-i:12|out_not_out:32|
|rg_4:22|rg-i:12|out_not_out:31|
|rg_4:22|rg-i:12|out_not_out:29|
|rg_4:22|rg-i:13|
|rg_4:22|rg-i:13|out_not_out:28|
|rg_4:22|rg-i:13|out_not_out:40|
|rg_4:22|rg-i:13|out_not_out:32|
|rg_4:22|rg-i:13|out_not_out:31|
|rg_4:22|rg-i:13|out_not_out:29|
|sm_4:23|
|sm_4:23|sm-i:9|
|sm_4:23|sm-i:9|out_not_out:25|
|sm_4:23|sm-i:9|out_not_out:27|
|sm_4:23|sm-i:9|out_not_out:26|
|sm_4:23|sm-i:19|
|sm_4:23|sm-i:19|out_not_out:25|
|sm_4:23|sm-i:19|out_not_out:27|
|sm_4:23|sm-i:19|out_not_out:26|
|sm_4:23|sm-i:20|
|sm_4:23|sm-i:20|out_not_out:25|
|sm_4:23|sm-i:20|out_not_out:27|
|sm_4:23|sm-i:20|out_not_out:26|
|sm_4:23|sm-i:21|
|sm_4:23|sm-i:21|out_not_out:25|
|sm_4:23|sm-i:21|out_not_out:27|
|sm_4:23|sm-i:21|out_not_out:26|


Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

***** Logic for device 'full_ictr_28' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R       R R R R R R R       o R R R   R R R R R         R R R   R           R R R R R       R     R    
              E E       E E E E E E E       v E E E   E E E E E         E E E   E           E E E E E       E     E    
              S S       S S S S S S S       e S S S   S S S S S         S S S   S           S S S S S       S     S    
              E E       E E E E E E E   V   r E E E   E E E E E         E E E V E           E E E E E       E   V E    
              R R       R R R R R R R   C   f R R R   R R R R R         R R R C R           R R R R R       R   C R    
              V V G   Q V V V V V V V Q C Q l V V V G V V V V V   C     V V V C V Q Q Q Q G V V V V V Q Q Q V Q C V Q  
              E E N S 1 E E E E E E E 2 I 2 o E E E N E E E E E F L S S E E E I E 2 1 1 1 N E E E E E 0 1 0 E 0 I E 0  
              D D D 3 2 D D D D D D D 4 O 6 w D D D D D D D D D 1 K 2 0 D D D O D 0 3 7 4 D D D D D D 8 1 9 D 4 O D 5  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
RESERVED |  1                                                                                                         156 | Q07 
RESERVED |  2                                                                                                         155 | D17 
RESERVED |  3                                                                                                         154 | D04 
      F0 |  4                                                                                                         153 | F3 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | D22 
     D21 | 21                                                                                                         136 | D24 
     D23 | 22                                                                                                         135 | D26 
     D25 | 23                                                                                                         134 | D27 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     D18 | 26                                                                                                         131 | D19 
     D20 | 27                                             EPM9320RC208-15                                             130 | D15 
     D14 | 28                                                                                                         129 | D13 
     D12 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | D06 
     D05 | 32                                                                                                         125 | D11 
     D07 | 33                                                                                                         124 | D09 
     D10 | 34                                                                                                         123 | D08 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
     Q01 | 37                                                                                                         120 | Q02 
     Q00 | 38                                                                                                         119 | ZERO 
     D00 | 39                                                                                                         118 | GND 
     D01 | 40                                                                                                         117 | D02 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
RESERVED | 50                                                                                                         107 | F2 
RESERVED | 51                                                                                                         106 | D03 
RESERVED | 52                                                                                                         105 | D16 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V Q R R R Q R R R Q Q G Q R R R Q V R R R R R # # S R R R R G R Q Q R R V R R Q R Q R Q R R R G R Q  
              E E C 2 E E E 0 E E E 2 2 N 2 E E E 2 C E E E E E T T 1 E E E E N E 1 1 E E C E E 1 E 1 E 1 E E E N E 0  
              S S C 3 S S S 3 S S S 5 2 D 7 S S S 1 C S S S S S C D   S S S S D S 9 8 S S C S S 5 S 6 S 0 S S S D S 6  
              E E I   E E E   E E E         E E E   I E E E E E K I   E E E E   E     E E I E E   E   E   E E E   E    
              R R O   R R R   R R R         R R R   O R R R R R       R R R R   R     R R O R R   R   R   R R R   R    
              V V     V V V   V V V         V V V     V V V V V       V V V V   V     V V   V V   V   V   V V V   V    
              E E     E E E   E E E         E E E     E E E E E       E E E E   E     E E   E E   E   E   E E E   E    
              D D     D D D   D D D         D D D     D D D D D       D D D D   D     D D   D D   D   D   D D D   D    


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A3      11/16( 68%)   4/16( 25%)   3/16( 18%)    0/2    0/2       8/33( 24%)    8/16( 50%)  
B1      16/16(100%)   8/16( 50%)   0/16(  0%)    0/2    0/2      14/33( 42%)    8/16( 50%)  
B5       2/16( 12%)   2/16( 12%)   1/16(  6%)    0/2    0/2       5/33( 15%)    0/16(  0%)  
C2      16/16(100%)   8/16( 50%)   0/16(  0%)    0/2    0/2      23/33( 69%)    0/16(  0%)  
C5       2/16( 12%)   1/16(  6%)   1/16(  6%)    0/2    0/2      15/33( 45%)    0/16(  0%)  
D4      16/16(100%)   7/16( 43%)   1/16(  6%)    0/2    0/2      31/33( 93%)   14/16( 87%)  
D5       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       4/33( 12%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            63/128    ( 49%)
Total logic cells used:                         64/320    ( 20%)
Total shareable expanders used:                 11/320    (  3%)
Total Turbo logic cells used:                   64/320    ( 20%)
Total shareable expanders not available (n/a):  19/320    (  5%)
Average fan-in:                                  13.84
Total fan-in:                                   886

Total input pins required:                      34
Total input I/O cell registers required:         0
Total output pins required:                     33
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     64
Total flipflops required:                       28
Total product terms required:                  258
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          11
Total packed registers required:                 0

Synthesized logic cells:                        30/ 320   (  9%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0  11   0   0     11
 B:     16   0   0   0   2     18
 C:      0  16   0   0   2     18
 D:      0   0   0  16   1     17

Total:  16  16  11  16   5     64



Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 182      -    -    --      INPUT  G            0      0   0    0    0    0    0  CLK
  39      -    A    --      INPUT               0      0   0    0    0    0    1  D00
  40      -    A    --      INPUT               0      0   0    0    0    0    1  D01
 117      -    A    --      INPUT               0      0   0    0    0    0    1  D02
 106      -    -    01      INPUT               0      0   0    0    0    0    1  D03
 154      -    -    01      INPUT               0      0   0    0    0    0    1  D04
  32      -    B    --      INPUT               0      0   0    0    0    0    1  D05
 126      -    B    --      INPUT               0      0   0    0    0    0    1  D06
  33      -    B    --      INPUT               0      0   0    0    0    0    1  D07
 123      -    B    --      INPUT               0      0   0    0    0    0    1  D08
 124      -    B    --      INPUT               0      0   0    0    0    0    1  D09
  34      -    B    --      INPUT               0      0   0    0    0    0    1  D10
 125      -    B    --      INPUT               0      0   0    0    0    0    1  D11
  29      -    C    --      INPUT               0      0   0    0    0    0    1  D12
 129      -    C    --      INPUT               0      0   0    0    0    0    1  D13
  28      -    C    --      INPUT               0      0   0    0    0    0    1  D14
 130      -    C    --      INPUT               0      0   0    0    0    0    1  D15
 105      -    -    01      INPUT               0      0   0    0    0    0    1  D16
 155      -    -    01      INPUT               0      0   0    0    0    0    1  D17
  26      -    C    --      INPUT               0      0   0    0    0    0    1  D18
 131      -    C    --      INPUT               0      0   0    0    0    0    1  D19
  27      -    C    --      INPUT               0      0   0    0    0    0    1  D20
  21      -    D    --      INPUT               0      0   0    0    0    0    1  D21
 137      -    D    --      INPUT               0      0   0    0    0    0    2  D22
  22      -    D    --      INPUT               0      0   0    0    0    0    2  D23
 136      -    D    --      INPUT               0      0   0    0    0    0    1  D24
  23      -    D    --      INPUT               0      0   0    0    0    0    1  D25
 135      -    D    --      INPUT               0      0   0    0    0    0    1  D26
 134      -    D    --      INPUT               0      0   0    0    0    0    1  D27
   4      -    -    --      INPUT               0      0   0    0    0    0   35  F0
 183      -    -    --      INPUT               0      0   0    0    0    0   59  F1
 107      -    -    01      INPUT               0      0   0    0    0    0   49  F2
 153      -    -    --      INPUT               0      0   0    0    0    0   56  F3
 119      -    A    --      INPUT               0      0   0    0    0    0    6  ZERO


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 193      -    -    04     OUTPUT               0      0   0    0    1    0    0  overflow
  38      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q00
  37      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q01
 120      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q02
  60      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q03
 160      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q04
 157      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q05
 104      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q06
 156      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q07
 164      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q08
 162      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q09
  98      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q10
 163      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q11
 204      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q12
 173      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q13
 171      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q14
  94      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q15
  96      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q16
 172      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q17
  88      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q18
  87      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q19
 174      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q20
  71      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q21
  65      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q22
  56      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q23
 196      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q24
  64      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q25
 194      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q26
  67      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q27
 180      -    -    03     OUTPUT               0      0   0    0    1    0    0  S0
  80      -    -    03     OUTPUT               0      0   0    0    1    0    0  S1
 181      -    -    03     OUTPUT               0      0   0    0    1    0    0  S2
 205      -    -    05     OUTPUT               0      0   0    0    1    0    0  S3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      9    B    01       DFFE   +  t        0      0   0    5    2    1   42  |ctr_24:21|ctr-i:71|Qi (|ctr_24:21|ctr-i:71|:31)
   -     14    B    01        OR2    s t        1      0   1    3    3    0    1  |ctr_24:21|ctr-i:71|~40~1
   -      8    B    01       TFFE   +  t        0      0   0    4    3    1   40  |ctr_24:21|ctr-i:72|Qi (|ctr_24:21|ctr-i:72|:31)
   -     16    B    01        OR2    s t        1      0   1    4    4    0    1  |ctr_24:21|ctr-i:72|~40~1
   -      5    B    01       TFFE   +  t        0      0   0    4    5    1   36  |ctr_24:21|ctr-i:73|Qi (|ctr_24:21|ctr-i:73|:31)
   -     12    B    01        OR2    s t        1      0   1    4    6    0    1  |ctr_24:21|ctr-i:73|~40~1
   -      4    B    01       TFFE   +  t        0      0   0    4    4    1   38  |ctr_24:21|ctr-i:74|Qi (|ctr_24:21|ctr-i:74|:31)
   -     10    B    01        OR2    s t        1      0   1    4    5    0    1  |ctr_24:21|ctr-i:74|~40~1
   -     15    B    01       TFFE   +  t        0      0   0    4    6    1   34  |ctr_24:21|ctr-i:76|Qi (|ctr_24:21|ctr-i:76|:31)
   -      1    B    01        OR2    s t        1      0   1    4    7    0    1  |ctr_24:21|ctr-i:76|~40~1
   -     10    C    02       TFFE   +  t        0      0   0    4   12    1   24  |ctr_24:21|ctr-i:77|Qi (|ctr_24:21|ctr-i:77|:31)
   -      4    C    02        OR2    s t        0      0   0    4   11    0    1  |ctr_24:21|ctr-i:77|~40~1
   -      2    C    05       TFFE   +  t        0      0   0    4   11    1   26  |ctr_24:21|ctr-i:78|Qi (|ctr_24:21|ctr-i:78|:31)
   -      1    C    05        OR2    s t        0      0   0    4   10    0    1  |ctr_24:21|ctr-i:78|~40~1
   -     13    B    01       TFFE   +  t        0      0   0    4    9    1   28  |ctr_24:21|ctr-i:79|Qi (|ctr_24:21|ctr-i:79|:31)
   -      2    B    01        OR2    s t        1      0   1    4   10    0    1  |ctr_24:21|ctr-i:79|~40~1
   -     11    B    01       TFFE   +  t        0      0   0    4    8    1   30  |ctr_24:21|ctr-i:80|Qi (|ctr_24:21|ctr-i:80|:31)
   -      6    B    01        OR2    s t        1      0   1    4    9    0    1  |ctr_24:21|ctr-i:80|~40~1
   -      3    B    01       TFFE   +  t        0      0   0    4    7    1   32  |ctr_24:21|ctr-i:81|Qi (|ctr_24:21|ctr-i:81|:31)
   -      7    B    01        OR2    s t        1      0   1    4    8    0    1  |ctr_24:21|ctr-i:81|~40~1
   -      9    C    02       TFFE   +  t        0      0   0    4   17    1   14  |ctr_24:21|ctr-i:87|Qi (|ctr_24:21|ctr-i:87|:31)
   -      6    C    02        OR2    s t        0      0   0    4   16    0    1  |ctr_24:21|ctr-i:87|~40~1
   -      8    C    02       TFFE   +  t        0      0   0    4   16    1   16  |ctr_24:21|ctr-i:88|Qi (|ctr_24:21|ctr-i:88|:31)
   -     13    C    02        OR2    s t        0      0   0    4   15    0    1  |ctr_24:21|ctr-i:88|~40~1
   -      1    C    02       TFFE   +  t        0      0   0    4   15    1   18  |ctr_24:21|ctr-i:89|Qi (|ctr_24:21|ctr-i:89|:31)
   -     14    C    02        OR2    s t        0      0   0    4   14    0    1  |ctr_24:21|ctr-i:89|~40~1
   -      5    C    02       TFFE   +  t        0      0   0    4   14    1   20  |ctr_24:21|ctr-i:90|Qi (|ctr_24:21|ctr-i:90|:31)
   -     15    C    02        OR2    s t        0      0   0    4   13    0    1  |ctr_24:21|ctr-i:90|~40~1
   -      7    C    02       TFFE   +  t        0      0   0    4   13    1   22  |ctr_24:21|ctr-i:91|Qi (|ctr_24:21|ctr-i:91|:31)
   -      2    C    02        OR2    s t        0      0   0    4   12    0    1  |ctr_24:21|ctr-i:91|~40~1
   -      3    D    05       TFFE   +  t        0      0   0    3    1    1    7  |ctr_24:21|ctr-i:102|Qi (|ctr_24:21|ctr-i:102|:31)
   -      8    D    04        XOR    s t        1      0   1    4   23    0    1  |ctr_24:21|ctr-i:102|~40~1
   -     16    D    04       SOFT    s t        0      0   0    4    1    0    1  |ctr_24:21|ctr-i:102|~40~2
   -      5    D    04       TFFE   +  t        0      0   0    3    1    1    8  |ctr_24:21|ctr-i:103|Qi (|ctr_24:21|ctr-i:103|:31)
   -      9    D    04        XOR    s t        1      0   1    4   22    0    1  |ctr_24:21|ctr-i:103|~40~1
   -     14    D    04       SOFT    s t        0      0   0    4    1    0    1  |ctr_24:21|ctr-i:103|~40~2
   -      1    D    04       TFFE   +  t        0      0   0    4   20    1    8  |ctr_24:21|ctr-i:104|Qi (|ctr_24:21|ctr-i:104|:31)
   -     15    D    04        OR2    s t        0      0   0    4   19    0    1  |ctr_24:21|ctr-i:104|~40~1
   -     12    C    02       TFFE   +  t        0      0   0    4   19    1   10  |ctr_24:21|ctr-i:105|Qi (|ctr_24:21|ctr-i:105|:31)
   -     16    C    02        OR2    s t        0      0   0    4   18    0    1  |ctr_24:21|ctr-i:105|~40~1
   -     11    C    02       TFFE   +  t        0      0   0    4   18    1   12  |ctr_24:21|ctr-i:106|Qi (|ctr_24:21|ctr-i:106|:31)
   -      3    C    02        OR2    s t        0      0   0    4   17    0    1  |ctr_24:21|ctr-i:106|~40~1
   -      2    D    04        OR2      t        0      0   0    1   26    1    0  |ctr_24:21|ctr-i:108|ciplus1 (|ctr_24:21|ctr-i:108|:6)
   -      3    D    04       TFFE   +  t        0      0   0    3    1    1    2  |ctr_24:21|ctr-i:108|Qi (|ctr_24:21|ctr-i:108|:31)
   -     10    D    04        XOR    s t        3      0   1    4   26    0    1  |ctr_24:21|ctr-i:108|~40~1
   -      4    D    04       TFFE   +  t        0      0   0    3    1    1    3  |ctr_24:21|ctr-i:109|Qi (|ctr_24:21|ctr-i:109|:31)
   -     11    D    04        XOR    s t        3      0   1    4   25    0    1  |ctr_24:21|ctr-i:109|~40~1
   -      7    D    04       TFFE   +  t        0      0   0    3    1    1    4  |ctr_24:21|ctr-i:110|Qi (|ctr_24:21|ctr-i:110|:31)
   -     12    D    04        XOR    s t        3      0   1    4   24    0    1  |ctr_24:21|ctr-i:110|~40~1
   -      6    D    04       TFFE   +  t        0      0   0    3    1    1    5  |ctr_24:21|ctr-i:111|Qi (|ctr_24:21|ctr-i:111|:31)
   -     13    D    04        XOR    s t        3      0   1    4   23    0    1  |ctr_24:21|ctr-i:111|~40~1
   -     11    A    03       DFFE   +  t        0      0   0    4    1    1    7  |rg_4:22|rg-i:10|RGi (|rg_4:22|rg-i:10|:10)
   -     12    A    03       DFFE   +  t        0      0   0    4    1    1    6  |rg_4:22|rg-i:11|RGi (|rg_4:22|rg-i:11|:10)
   -     16    A    03       DFFE   +  t        0      0   0    4    1    1    3  |rg_4:22|rg-i:12|RGi (|rg_4:22|rg-i:12|:10)
   -      1    B    05       DFFE   +  t        0      0   0    4    1    1   36  |rg_4:22|rg-i:13|RGi (|rg_4:22|rg-i:13|:10)
   -      2    A    03        XOR      t        0      0   0    2    1    1    1  |sm_4:23|sm-i:9|Si (|sm_4:23|sm-i:9|:22)
   -      3    A    03        XOR      t        3      1   1    3    2    1    1  |sm_4:23|sm-i:19|Si (|sm_4:23|sm-i:19|:22)
   -      8    A    03        OR2    s t        1      0   1    4    3    0    1  |sm_4:23|sm-i:20|q_i_1~1 (|sm_4:23|sm-i:20|~7~1)
   -      7    A    03        OR2    s t        1      0   1    4    3    0    1  |sm_4:23|sm-i:20|q_i_1~2 (|sm_4:23|sm-i:20|~7~2)
   -      6    A    03       SOFT    s t        0      0   0    2    4    0    1  |sm_4:23|sm-i:20|q_i_1~3 (|sm_4:23|sm-i:20|~7~3)
   -      1    A    03        OR2      t !      1      0   1    4    3    0   34  |sm_4:23|sm-i:20|q_i_1 (|sm_4:23|sm-i:20|:7)
   -      5    A    03        XOR    s t        3      1   1    3    3    0    1  |sm_4:23|sm-i:20|Si~1 (|sm_4:23|sm-i:20|~22~1)
   -      4    A    03        XOR      t        0      0   0    1    1    1    1  |sm_4:23|sm-i:20|Si (|sm_4:23|sm-i:20|:22)
   -      2    B    05        XOR      t        0      0   0    1    2    1    1  |sm_4:23|sm-i:21|Si (|sm_4:23|sm-i:21|:22)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      11/ 96( 11%)    4/16( 25%)      3/16( 18%)     0/16(  0%)
B:      15/ 96( 15%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
C:      24/ 96( 25%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
D:      32/ 96( 33%)    7/16( 43%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     13/48( 27%)     5/20( 25%)      8/20( 40%)       0/20(  0%)
02:      8/48( 16%)     0/20(  0%)      8/20( 40%)       0/20(  0%)
03:      4/48(  8%)     0/20(  0%)      3/20( 15%)       0/20(  0%)
04:      7/48( 14%)     0/20(  0%)      7/20( 35%)       0/20(  0%)
05:      4/48(  8%)     0/20(  0%)      4/20( 20%)       0/20(  0%)


Device-Specific Information:                      c:\labshem1\full_ictr_28.rpt
full_ictr_28

** EQUATIONS **

CLK      : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
ZERO     : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', type is output 
overflow =  _LC2_D4;

-- Node name is 'Q00' 
-- Equation name is 'Q00', type is output 
Q00      =  _LC11_A3;

-- Node name is 'Q01' 
-- Equation name is 'Q01', type is output 
Q01      =  _LC12_A3;

-- Node name is 'Q02' 
-- Equation name is 'Q02', type is output 
Q02      =  _LC16_A3;

-- Node name is 'Q03' 
-- Equation name is 'Q03', type is output 
Q03      =  _LC1_B5;

-- Node name is 'Q04' 
-- Equation name is 'Q04', type is output 
Q04      =  _LC9_B1;

-- Node name is 'Q05' 
-- Equation name is 'Q05', type is output 
Q05      =  _LC8_B1;

-- Node name is 'Q06' 
-- Equation name is 'Q06', type is output 
Q06      =  _LC4_B1;

-- Node name is 'Q07' 
-- Equation name is 'Q07', type is output 
Q07      =  _LC5_B1;

-- Node name is 'Q08' 
-- Equation name is 'Q08', type is output 
Q08      =  _LC15_B1;

-- Node name is 'Q09' 
-- Equation name is 'Q09', type is output 
Q09      =  _LC3_B1;

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      =  _LC11_B1;

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      =  _LC13_B1;

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      =  _LC2_C5;

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      =  _LC10_C2;

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      =  _LC7_C2;

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      =  _LC5_C2;

-- Node name is 'Q16' 
-- Equation name is 'Q16', type is output 
Q16      =  _LC1_C2;

-- Node name is 'Q17' 
-- Equation name is 'Q17', type is output 
Q17      =  _LC8_C2;

-- Node name is 'Q18' 
-- Equation name is 'Q18', type is output 
Q18      =  _LC9_C2;

-- Node name is 'Q19' 
-- Equation name is 'Q19', type is output 
Q19      =  _LC11_C2;

-- Node name is 'Q20' 
-- Equation name is 'Q20', type is output 
Q20      =  _LC12_C2;

-- Node name is 'Q21' 
-- Equation name is 'Q21', type is output 
Q21      =  _LC1_D4;

-- Node name is 'Q22' 
-- Equation name is 'Q22', type is output 
Q22      =  _LC5_D4;

-- Node name is 'Q23' 
-- Equation name is 'Q23', type is output 
Q23      =  _LC3_D5;

-- Node name is 'Q24' 
-- Equation name is 'Q24', type is output 
Q24      =  _LC6_D4;

-- Node name is 'Q25' 
-- Equation name is 'Q25', type is output 
Q25      =  _LC7_D4;

-- Node name is 'Q26' 
-- Equation name is 'Q26', type is output 
Q26      =  _LC4_D4;

-- Node name is 'Q27' 
-- Equation name is 'Q27', type is output 
Q27      =  _LC3_D4;

-- Node name is 'S0' 
-- Equation name is 'S0', type is output 
S0       =  _LC2_A3;

-- Node name is 'S1' 
-- Equation name is 'S1', type is output 
S1       =  _LC3_A3;

-- Node name is 'S2' 
-- Equation name is 'S2', type is output 
S2       =  _LC4_A3;

-- Node name is 'S3' 
-- Equation name is 'S3', type is output 
S3       =  _LC2_B5;

-- Node name is '|ctr_24:21|ctr-i:71|:31' = '|ctr_24:21|ctr-i:71|Qi' 
-- Equation name is '_LC9_B1', type is buried 
_LC9_B1  = DFFE( _EQ001 $  _EQ002, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ001 = !F1 & !F2 &  F3 &  _LC1_A3 & !_LC9_B1
         #  _LC14_B1;
  _EQ002 =  D04 &  F1 &  F3;
  _EQ003 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:71|~40~1' 
-- Equation name is '_LC14_B1', type is buried 
-- synthesized logic cell 
_LC14_B1 = LCELL( _EQ004 $  GND);
  _EQ004 = !F3 & !_LC1_B5 &  _LC9_B1
         # !F3 & !_LC1_A3 &  _LC9_B1
         # !F1 & !F2 & !_LC1_A3 & !_LC1_B5 &  _LC9_B1
         # !F3 &  _LC1_A3 &  _LC1_B5 & !_LC9_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 & !_LC9_B1;

-- Node name is '|ctr_24:21|ctr-i:72|:31' = '|ctr_24:21|ctr-i:72|Qi' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = TFFE( _EQ005, GLOBAL( CLK), !_EQ006,  VCC,  VCC);
  _EQ005 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC9_B1
         #  _LC16_B1;
  _EQ006 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:72|~40~1' 
-- Equation name is '_LC16_B1', type is buried 
-- synthesized logic cell 
_LC16_B1 = LCELL( _EQ007 $  GND);
  _EQ007 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC9_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC9_B1
         #  D05 &  F1 &  F3 & !_LC8_B1
         # !D05 &  F1 &  F3 &  _LC8_B1
         # !F1 &  F2 &  F3 &  _LC8_B1;

-- Node name is '|ctr_24:21|ctr-i:73|:31' = '|ctr_24:21|ctr-i:73|Qi' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = TFFE( _EQ008, GLOBAL( CLK), !_EQ009,  VCC,  VCC);
  _EQ008 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC4_B1 &  _LC8_B1 &  _LC9_B1
         #  _LC12_B1;
  _EQ009 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:73|~40~1' 
-- Equation name is '_LC12_B1', type is buried 
-- synthesized logic cell 
_LC12_B1 = LCELL( _EQ010 $  GND);
  _EQ010 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC4_B1 &  _LC8_B1 &  _LC9_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC4_B1 &  _LC8_B1 &  _LC9_B1
         #  D07 &  F1 &  F3 & !_LC5_B1
         # !D07 &  F1 &  F3 &  _LC5_B1
         # !F1 &  F2 &  F3 &  _LC5_B1;

-- Node name is '|ctr_24:21|ctr-i:74|:31' = '|ctr_24:21|ctr-i:74|Qi' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = TFFE( _EQ011, GLOBAL( CLK), !_EQ012,  VCC,  VCC);
  _EQ011 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC8_B1 &  _LC9_B1
         #  _LC10_B1;
  _EQ012 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:74|~40~1' 
-- Equation name is '_LC10_B1', type is buried 
-- synthesized logic cell 
_LC10_B1 = LCELL( _EQ013 $  GND);
  _EQ013 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC8_B1 &  _LC9_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC8_B1 &  _LC9_B1
         #  D06 &  F1 &  F3 & !_LC4_B1
         # !D06 &  F1 &  F3 &  _LC4_B1
         # !F1 &  F2 &  F3 &  _LC4_B1;

-- Node name is '|ctr_24:21|ctr-i:76|:31' = '|ctr_24:21|ctr-i:76|Qi' 
-- Equation name is '_LC15_B1', type is buried 
_LC15_B1 = TFFE( _EQ014, GLOBAL( CLK), !_EQ015,  VCC,  VCC);
  _EQ014 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC4_B1 &  _LC5_B1 &  _LC8_B1 & 
              _LC9_B1
         #  _LC1_B1;
  _EQ015 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:76|~40~1' 
-- Equation name is '_LC1_B1', type is buried 
-- synthesized logic cell 
_LC1_B1  = LCELL( _EQ016 $  GND);
  _EQ016 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC4_B1 &  _LC5_B1 &  _LC8_B1 & 
              _LC9_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC4_B1 &  _LC5_B1 &  _LC8_B1 & 
              _LC9_B1
         #  D08 &  F1 &  F3 & !_LC15_B1
         # !D08 &  F1 &  F3 &  _LC15_B1
         # !F1 &  F2 &  F3 &  _LC15_B1;

-- Node name is '|ctr_24:21|ctr-i:77|:31' = '|ctr_24:21|ctr-i:77|Qi' 
-- Equation name is '_LC10_C2', type is buried 
_LC10_C2 = TFFE( _EQ017, GLOBAL( CLK), !_EQ018,  VCC,  VCC);
  _EQ017 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         #  _LC4_C2;
  _EQ018 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:77|~40~1' 
-- Equation name is '_LC4_C2', type is buried 
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ019 $  GND);
  _EQ019 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         #  D13 &  F1 &  F3 & !_LC10_C2
         # !D13 &  F1 &  F3 &  _LC10_C2
         # !F1 &  F2 &  F3 &  _LC10_C2;

-- Node name is '|ctr_24:21|ctr-i:78|:31' = '|ctr_24:21|ctr-i:78|Qi' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = TFFE( _EQ020, GLOBAL( CLK), !_EQ021,  VCC,  VCC);
  _EQ020 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  _LC1_C5;
  _EQ021 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:78|~40~1' 
-- Equation name is '_LC1_C5', type is buried 
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ022 $  GND);
  _EQ022 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D12 &  F1 &  F3 & !_LC2_C5
         # !D12 &  F1 &  F3 &  _LC2_C5
         # !F1 &  F2 &  F3 &  _LC2_C5;

-- Node name is '|ctr_24:21|ctr-i:79|:31' = '|ctr_24:21|ctr-i:79|Qi' 
-- Equation name is '_LC13_B1', type is buried 
_LC13_B1 = TFFE( _EQ023, GLOBAL( CLK), !_EQ024,  VCC,  VCC);
  _EQ023 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC15_B1
         #  _LC2_B1;
  _EQ024 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:79|~40~1' 
-- Equation name is '_LC2_B1', type is buried 
-- synthesized logic cell 
_LC2_B1  = LCELL( _EQ025 $  GND);
  _EQ025 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC11_B1 &  _LC15_B1
         #  D11 &  F1 &  F3 & !_LC13_B1
         # !D11 &  F1 &  F3 &  _LC13_B1
         # !F1 &  F2 &  F3 &  _LC13_B1;

-- Node name is '|ctr_24:21|ctr-i:80|:31' = '|ctr_24:21|ctr-i:80|Qi' 
-- Equation name is '_LC11_B1', type is buried 
_LC11_B1 = TFFE( _EQ026, GLOBAL( CLK), !_EQ027,  VCC,  VCC);
  _EQ026 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC15_B1
         #  _LC6_B1;
  _EQ027 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:80|~40~1' 
-- Equation name is '_LC6_B1', type is buried 
-- synthesized logic cell 
_LC6_B1  = LCELL( _EQ028 $  GND);
  _EQ028 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC3_B1 &  _LC4_B1 &  _LC5_B1 & 
              _LC8_B1 &  _LC9_B1 &  _LC15_B1
         #  D10 &  F1 &  F3 & !_LC11_B1
         # !D10 &  F1 &  F3 &  _LC11_B1
         # !F1 &  F2 &  F3 &  _LC11_B1;

-- Node name is '|ctr_24:21|ctr-i:81|:31' = '|ctr_24:21|ctr-i:81|Qi' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = TFFE( _EQ029, GLOBAL( CLK), !_EQ030,  VCC,  VCC);
  _EQ029 = !F1 & !F2 &  F3 &  _LC1_A3 &  _LC4_B1 &  _LC5_B1 &  _LC8_B1 & 
              _LC9_B1 &  _LC15_B1
         #  _LC7_B1;
  _EQ030 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:81|~40~1' 
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ031 $  GND);
  _EQ031 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC4_B1 &  _LC5_B1 &  _LC8_B1 & 
              _LC9_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC4_B1 &  _LC5_B1 &  _LC8_B1 & 
              _LC9_B1 &  _LC15_B1
         #  D09 &  F1 &  F3 & !_LC3_B1
         # !D09 &  F1 &  F3 &  _LC3_B1
         # !F1 &  F2 &  F3 &  _LC3_B1;

-- Node name is '|ctr_24:21|ctr-i:87|:31' = '|ctr_24:21|ctr-i:87|Qi' 
-- Equation name is '_LC9_C2', type is buried 
_LC9_C2  = TFFE( _EQ032, GLOBAL( CLK), !_EQ033,  VCC,  VCC);
  _EQ032 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC10_C2 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC10_C2 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  _LC6_C2;
  _EQ033 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:87|~40~1' 
-- Equation name is '_LC6_C2', type is buried 
-- synthesized logic cell 
_LC6_C2  = LCELL( _EQ034 $  GND);
  _EQ034 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC10_C2 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D18 &  F1 &  F3 & !_LC9_C2
         # !D18 &  F1 &  F3 &  _LC9_C2
         # !F1 &  F2 &  F3 &  _LC9_C2;

-- Node name is '|ctr_24:21|ctr-i:88|:31' = '|ctr_24:21|ctr-i:88|Qi' 
-- Equation name is '_LC8_C2', type is buried 
_LC8_C2  = TFFE( _EQ035, GLOBAL( CLK), !_EQ036,  VCC,  VCC);
  _EQ035 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 & 
              _LC10_C2 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 & 
              _LC10_C2 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  _LC13_C2;
  _EQ036 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:88|~40~1' 
-- Equation name is '_LC13_C2', type is buried 
-- synthesized logic cell 
_LC13_C2 = LCELL( _EQ037 $  GND);
  _EQ037 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 & 
              _LC10_C2 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D17 &  F1 &  F3 & !_LC8_C2
         # !D17 &  F1 &  F3 &  _LC8_C2
         # !F1 &  F2 &  F3 &  _LC8_C2;

-- Node name is '|ctr_24:21|ctr-i:89|:31' = '|ctr_24:21|ctr-i:89|Qi' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = TFFE( _EQ038, GLOBAL( CLK), !_EQ039,  VCC,  VCC);
  _EQ038 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  _LC14_C2;
  _EQ039 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:89|~40~1' 
-- Equation name is '_LC14_C2', type is buried 
-- synthesized logic cell 
_LC14_C2 = LCELL( _EQ040 $  GND);
  _EQ040 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D16 &  F1 &  F3 & !_LC1_C2
         # !D16 &  F1 &  F3 &  _LC1_C2
         # !F1 &  F2 &  F3 &  _LC1_C2;

-- Node name is '|ctr_24:21|ctr-i:90|:31' = '|ctr_24:21|ctr-i:90|Qi' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = TFFE( _EQ041, GLOBAL( CLK), !_EQ042,  VCC,  VCC);
  _EQ041 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  _LC15_C2;
  _EQ042 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:90|~40~1' 
-- Equation name is '_LC15_C2', type is buried 
-- synthesized logic cell 
_LC15_C2 = LCELL( _EQ043 $  GND);
  _EQ043 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC7_C2 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D15 &  F1 &  F3 & !_LC5_C2
         # !D15 &  F1 &  F3 &  _LC5_C2
         # !F1 &  F2 &  F3 &  _LC5_C2;

-- Node name is '|ctr_24:21|ctr-i:91|:31' = '|ctr_24:21|ctr-i:91|Qi' 
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = TFFE( _EQ044, GLOBAL( CLK), !_EQ045,  VCC,  VCC);
  _EQ044 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 &  _LC11_B1 & 
              _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 &  _LC11_B1 & 
              _LC13_B1 &  _LC15_B1
         #  _LC2_C2;
  _EQ045 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:91|~40~1' 
-- Equation name is '_LC2_C2', type is buried 
-- synthesized logic cell 
_LC2_C2  = LCELL( _EQ046 $  GND);
  _EQ046 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC2_C5 &  _LC3_B1 &  _LC4_B1 & 
              _LC5_B1 &  _LC8_B1 &  _LC9_B1 &  _LC10_C2 &  _LC11_B1 & 
              _LC13_B1 &  _LC15_B1
         #  D14 &  F1 &  F3 & !_LC7_C2
         # !D14 &  F1 &  F3 &  _LC7_C2
         # !F1 &  F2 &  F3 &  _LC7_C2;

-- Node name is '|ctr_24:21|ctr-i:102|:31' = '|ctr_24:21|ctr-i:102|Qi' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = TFFE(!_LC8_D4, GLOBAL( CLK), !_EQ047,  VCC,  VCC);
  _EQ047 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:102|~40~1' 
-- Equation name is '_LC8_D4', type is buried 
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ048 $ !_LC16_D4);
  _EQ048 =  D23 &  F1 &  F3 & !_LC3_D5 & !_LC16_D4
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 &  _LC7_C2 & 
              _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 & 
              _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 &  _LC15_B1 & 
             !_LC16_D4
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 &  _LC7_C2 & 
              _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 & 
              _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 &  _LC15_B1 & 
             !_LC16_D4
         # !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 &  _LC7_C2 & 
              _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 & 
              _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 &  _LC15_B1 & 
             !_LC16_D4;

-- Node name is '|ctr_24:21|ctr-i:102|~40~2' 
-- Equation name is '_LC16_D4', type is buried 
-- synthesized logic cell 
_LC16_D4 = LCELL( _EQ049 $  GND);
  _EQ049 = !F1 &  F2 &  F3 &  _LC3_D5
         # !D23 &  F1 &  F3 &  _LC3_D5;

-- Node name is '|ctr_24:21|ctr-i:103|:31' = '|ctr_24:21|ctr-i:103|Qi' 
-- Equation name is '_LC5_D4', type is buried 
_LC5_D4  = TFFE(!_LC9_D4, GLOBAL( CLK), !_EQ050,  VCC,  VCC);
  _EQ050 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:103|~40~1' 
-- Equation name is '_LC9_D4', type is buried 
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ051 $ !_LC14_D4);
  _EQ051 =  D22 &  F1 &  F3 & !_LC5_D4 & !_LC14_D4
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 & 
              _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 & 
              _LC11_C2 &  _LC12_C2 &  _LC13_B1 & !_LC14_D4 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 & 
              _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 & 
              _LC11_C2 &  _LC12_C2 &  _LC13_B1 & !_LC14_D4 &  _LC15_B1
         # !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 & 
              _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 & 
              _LC11_C2 &  _LC12_C2 &  _LC13_B1 & !_LC14_D4 &  _LC15_B1;

-- Node name is '|ctr_24:21|ctr-i:103|~40~2' 
-- Equation name is '_LC14_D4', type is buried 
-- synthesized logic cell 
_LC14_D4 = LCELL( _EQ052 $  GND);
  _EQ052 = !F1 &  F2 &  F3 &  _LC5_D4
         # !D22 &  F1 &  F3 &  _LC5_D4;

-- Node name is '|ctr_24:21|ctr-i:104|:31' = '|ctr_24:21|ctr-i:104|Qi' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = TFFE( _EQ053, GLOBAL( CLK), !_EQ054,  VCC,  VCC);
  _EQ053 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1
         #  _LC15_D4;
  _EQ054 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:104|~40~1' 
-- Equation name is '_LC15_D4', type is buried 
-- synthesized logic cell 
_LC15_D4 = LCELL( _EQ055 $  GND);
  _EQ055 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1
         #  D21 &  F1 &  F3 & !_LC1_D4
         # !D21 &  F1 &  F3 &  _LC1_D4
         # !F1 &  F2 &  F3 &  _LC1_D4;

-- Node name is '|ctr_24:21|ctr-i:105|:31' = '|ctr_24:21|ctr-i:105|Qi' 
-- Equation name is '_LC12_C2', type is buried 
_LC12_C2 = TFFE( _EQ056, GLOBAL( CLK), !_EQ057,  VCC,  VCC);
  _EQ056 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC13_B1 &  _LC15_B1
         #  _LC16_C2;
  _EQ057 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:105|~40~1' 
-- Equation name is '_LC16_C2', type is buried 
-- synthesized logic cell 
_LC16_C2 = LCELL( _EQ058 $  GND);
  _EQ058 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC13_B1 &  _LC15_B1
         #  D20 &  F1 &  F3 & !_LC12_C2
         # !D20 &  F1 &  F3 &  _LC12_C2
         # !F1 &  F2 &  F3 &  _LC12_C2;

-- Node name is '|ctr_24:21|ctr-i:106|:31' = '|ctr_24:21|ctr-i:106|Qi' 
-- Equation name is '_LC11_C2', type is buried 
_LC11_C2 = TFFE( _EQ059, GLOBAL( CLK), !_EQ060,  VCC,  VCC);
  _EQ059 = !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         #  _LC3_C2;
  _EQ060 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:106|~40~1' 
-- Equation name is '_LC3_C2', type is buried 
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ061 $  GND);
  _EQ061 = !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC2_C5 &  _LC3_B1 & 
              _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         #  D19 &  F1 &  F3 & !_LC11_C2
         # !D19 &  F1 &  F3 &  _LC11_C2
         # !F1 &  F2 &  F3 &  _LC11_C2;

-- Node name is '|ctr_24:21|ctr-i:108|:6' = '|ctr_24:21|ctr-i:108|ciplus1' 
-- Equation name is '_LC2_D4', type is buried 
_LC2_D4  = LCELL( _EQ062 $  GND);
  _EQ062 =  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 &  _LC3_B1 & 
              _LC3_D4 &  _LC3_D5 &  _LC4_B1 &  _LC4_D4 &  _LC5_B1 &  _LC5_C2 & 
              _LC5_D4 &  _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1
         #  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 &  _LC3_B1 & 
              _LC3_D4 &  _LC3_D5 &  _LC4_B1 &  _LC4_D4 &  _LC5_B1 &  _LC5_C2 & 
              _LC5_D4 &  _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1
         #  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 &  _LC3_B1 & 
              _LC3_D4 &  _LC3_D5 &  _LC4_B1 &  _LC4_D4 &  _LC5_B1 &  _LC5_C2 & 
              _LC5_D4 &  _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1;

-- Node name is '|ctr_24:21|ctr-i:108|:31' = '|ctr_24:21|ctr-i:108|Qi' 
-- Equation name is '_LC3_D4', type is buried 
_LC3_D4  = TFFE(!_LC10_D4, GLOBAL( CLK), !_EQ063,  VCC,  VCC);
  _EQ063 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:108|~40~1' 
-- Equation name is '_LC10_D4', type is buried 
-- synthesized logic cell 
_LC10_D4 = LCELL( _EQ064 $  _EQ065);
  _EQ064 =  D27 &  F1 &  F3 & !_LC3_D4 &  _X001 &  _X002
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC4_D4 &  _LC5_B1 &  _LC5_C2 & 
              _LC5_D4 &  _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1 &  _X001 &  _X002
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC4_D4 &  _LC5_B1 &  _LC5_C2 & 
              _LC5_D4 &  _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1 &  _X001 &  _X002
         # !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC4_D4 &  _LC5_B1 &  _LC5_C2 & 
              _LC5_D4 &  _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 & 
              _LC9_B1 &  _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 & 
              _LC12_C2 &  _LC13_B1 &  _LC15_B1 &  _X001 &  _X002;
  _X001  = EXP(!F1 &  F2 &  F3 &  _LC3_D4);
  _X002  = EXP(!D27 &  F1 &  F3 &  _LC3_D4);
  _EQ065 =  _X001 &  _X002;
  _X001  = EXP(!F1 &  F2 &  F3 &  _LC3_D4);
  _X002  = EXP(!D27 &  F1 &  F3 &  _LC3_D4);

-- Node name is '|ctr_24:21|ctr-i:109|:31' = '|ctr_24:21|ctr-i:109|Qi' 
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = TFFE(!_LC11_D4, GLOBAL( CLK), !_EQ066,  VCC,  VCC);
  _EQ066 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:109|~40~1' 
-- Equation name is '_LC11_D4', type is buried 
-- synthesized logic cell 
_LC11_D4 = LCELL( _EQ067 $  _EQ068);
  _EQ067 =  D26 &  F1 &  F3 & !_LC4_D4 &  _X003 &  _X004
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 & 
              _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 &  _LC12_C2 & 
              _LC13_B1 &  _LC15_B1 &  _X003 &  _X004
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 & 
              _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 &  _LC12_C2 & 
              _LC13_B1 &  _LC15_B1 &  _X003 &  _X004
         # !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC6_D4 &  _LC7_C2 &  _LC7_D4 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 & 
              _LC9_C2 &  _LC10_C2 &  _LC11_B1 &  _LC11_C2 &  _LC12_C2 & 
              _LC13_B1 &  _LC15_B1 &  _X003 &  _X004;
  _X003  = EXP(!F1 &  F2 &  F3 &  _LC4_D4);
  _X004  = EXP(!D26 &  F1 &  F3 &  _LC4_D4);
  _EQ068 =  _X003 &  _X004;
  _X003  = EXP(!F1 &  F2 &  F3 &  _LC4_D4);
  _X004  = EXP(!D26 &  F1 &  F3 &  _LC4_D4);

-- Node name is '|ctr_24:21|ctr-i:110|:31' = '|ctr_24:21|ctr-i:110|Qi' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = TFFE(!_LC12_D4, GLOBAL( CLK), !_EQ069,  VCC,  VCC);
  _EQ069 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:110|~40~1' 
-- Equation name is '_LC12_D4', type is buried 
-- synthesized logic cell 
_LC12_D4 = LCELL( _EQ070 $  _EQ071);
  _EQ070 =  D25 &  F1 &  F3 & !_LC7_D4 &  _X005 &  _X006
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC6_D4 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 & 
              _LC10_C2 &  _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 & 
              _LC15_B1 &  _X005 &  _X006
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC6_D4 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 & 
              _LC10_C2 &  _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 & 
              _LC15_B1 &  _X005 &  _X006
         # !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC6_D4 &  _LC7_C2 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 & 
              _LC10_C2 &  _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 & 
              _LC15_B1 &  _X005 &  _X006;
  _X005  = EXP(!F1 &  F2 &  F3 &  _LC7_D4);
  _X006  = EXP(!D25 &  F1 &  F3 &  _LC7_D4);
  _EQ071 =  _X005 &  _X006;
  _X005  = EXP(!F1 &  F2 &  F3 &  _LC7_D4);
  _X006  = EXP(!D25 &  F1 &  F3 &  _LC7_D4);

-- Node name is '|ctr_24:21|ctr-i:111|:31' = '|ctr_24:21|ctr-i:111|Qi' 
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = TFFE(!_LC13_D4, GLOBAL( CLK), !_EQ072,  VCC,  VCC);
  _EQ072 = !F0 &  F1 &  F3;

-- Node name is '|ctr_24:21|ctr-i:111|~40~1' 
-- Equation name is '_LC13_D4', type is buried 
-- synthesized logic cell 
_LC13_D4 = LCELL( _EQ073 $  _EQ074);
  _EQ073 =  D24 &  F1 &  F3 & !_LC6_D4 &  _X007 &  _X008
         # !F1 & !F2 &  F3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC7_C2 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 & 
              _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 &  _LC15_B1 & 
              _X007 &  _X008
         # !F1 & !F2 &  F3 &  _LC1_A3 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC7_C2 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 & 
              _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 &  _LC15_B1 & 
              _X007 &  _X008
         # !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C2 &  _LC1_D4 &  _LC2_C5 & 
              _LC3_B1 &  _LC3_D5 &  _LC4_B1 &  _LC5_B1 &  _LC5_C2 &  _LC5_D4 & 
              _LC7_C2 &  _LC8_B1 &  _LC8_C2 &  _LC9_B1 &  _LC9_C2 &  _LC10_C2 & 
              _LC11_B1 &  _LC11_C2 &  _LC12_C2 &  _LC13_B1 &  _LC15_B1 & 
              _X007 &  _X008;
  _X007  = EXP(!F1 &  F2 &  F3 &  _LC6_D4);
  _X008  = EXP(!D24 &  F1 &  F3 &  _LC6_D4);
  _EQ074 =  _X007 &  _X008;
  _X007  = EXP(!F1 &  F2 &  F3 &  _LC6_D4);
  _X008  = EXP(!D24 &  F1 &  F3 &  _LC6_D4);

-- Node name is '|rg_4:22|rg-i:10|:10' = '|rg_4:22|rg-i:10|RGi' 
-- Equation name is '_LC11_A3', type is buried 
_LC11_A3 = DFFE( _EQ075 $  GND, GLOBAL( CLK), !_EQ076,  VCC,  VCC);
  _EQ075 = !F1 &  _LC2_A3
         # !F3 &  _LC2_A3
         #  D00 &  F1 &  F3;
  _EQ076 = !F0 & !F1 &  F3;

-- Node name is '|rg_4:22|rg-i:11|:10' = '|rg_4:22|rg-i:11|RGi' 
-- Equation name is '_LC12_A3', type is buried 
_LC12_A3 = DFFE( _EQ077 $  GND, GLOBAL( CLK), !_EQ078,  VCC,  VCC);
  _EQ077 = !F1 &  _LC3_A3
         # !F3 &  _LC3_A3
         #  D01 &  F1 &  F3;
  _EQ078 = !F0 & !F1 &  F3;

-- Node name is '|rg_4:22|rg-i:12|:10' = '|rg_4:22|rg-i:12|RGi' 
-- Equation name is '_LC16_A3', type is buried 
_LC16_A3 = DFFE( _EQ079 $  GND, GLOBAL( CLK), !_EQ080,  VCC,  VCC);
  _EQ079 = !F1 &  _LC4_A3
         # !F3 &  _LC4_A3
         #  D02 &  F1 &  F3;
  _EQ080 = !F0 & !F1 &  F3;

-- Node name is '|rg_4:22|rg-i:13|:10' = '|rg_4:22|rg-i:13|RGi' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = DFFE( _EQ081 $  GND, GLOBAL( CLK), !_EQ082,  VCC,  VCC);
  _EQ081 = !F1 &  _LC2_B5
         # !F3 &  _LC2_B5
         #  D03 &  F1 &  F3;
  _EQ082 = !F0 & !F1 &  F3;

-- Node name is '|sm_4:23|sm-i:9|:22' = '|sm_4:23|sm-i:9|Si' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ083 $  F0);
  _EQ083 =  _LC11_A3 & !ZERO
         # !_LC11_A3 &  ZERO;

-- Node name is '|sm_4:23|sm-i:19|:22' = '|sm_4:23|sm-i:19|Si' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ084 $  F1);
  _EQ084 = !_LC11_A3 &  _LC12_A3 & !ZERO
         #  _LC11_A3 & !_LC12_A3 &  ZERO
         # !F0 &  _LC12_A3 &  _X009
         #  F0 & !_LC12_A3 &  _X010;
  _X009  = EXP( _LC11_A3 &  ZERO);
  _X010  = EXP(!_LC11_A3 & !ZERO);

-- Node name is '|sm_4:23|sm-i:20|~7~1' = '|sm_4:23|sm-i:20|q_i_1~1' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ085 $  GND);
  _EQ085 = !_LC11_A3 & !_LC12_A3 & !_LC16_A3 & !ZERO
         # !F0 & !_LC11_A3 & !_LC12_A3 & !_LC16_A3
         # !F1 & !_LC12_A3 & !_LC16_A3
         # !F2 & !_LC16_A3
         # !F1 & !F2 & !_LC12_A3;

-- Node name is '|sm_4:23|sm-i:20|~7~2' = '|sm_4:23|sm-i:20|q_i_1~2' 
-- Equation name is '_LC7_A3', type is buried 
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ086 $  GND);
  _EQ086 = !F0 & !_LC12_A3 & !_LC16_A3 & !ZERO
         # !F1 & !_LC11_A3 & !_LC16_A3 & !ZERO
         # !F0 & !F1 & !_LC11_A3 & !_LC16_A3
         # !F0 & !F1 & !_LC16_A3 & !ZERO
         # !F2 & !_LC11_A3 & !_LC12_A3 & !ZERO;

-- Node name is '|sm_4:23|sm-i:20|~7~3' = '|sm_4:23|sm-i:20|q_i_1~3' 
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ087 $  GND);
  _EQ087 =  F0 & !_LC7_A3 & !_LC8_A3
         # !_LC7_A3 & !_LC8_A3 &  _LC11_A3
         # !_LC7_A3 & !_LC8_A3 &  _LC12_A3
         #  F2 & !_LC7_A3 & !_LC8_A3;

-- Node name is '|sm_4:23|sm-i:20|:7' = '|sm_4:23|sm-i:20|q_i_1' 
-- Equation name is '_LC1_A3', type is buried 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ088 $  GND);
  _EQ088 = !F0 & !F2 & !_LC12_A3 & !ZERO
         # !F1 & !F2 & !_LC11_A3 & !ZERO
         # !F0 & !F1 & !F2 & !_LC11_A3
         # !F0 & !F1 & !F2 & !ZERO
         # !_LC6_A3;

-- Node name is '|sm_4:23|sm-i:20|:22' = '|sm_4:23|sm-i:20|Si' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( F2 $ !_LC5_A3);

-- Node name is '|sm_4:23|sm-i:20|~22~1' = '|sm_4:23|sm-i:20|Si~1' 
-- Equation name is '_LC5_A3', type is buried 
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ089 $ !_LC16_A3);
  _EQ089 =  F1 &  _LC12_A3
         #  F0 &  F1 &  _X010
         #  F0 &  _LC12_A3 &  _X010
         #  _LC11_A3 &  _X011 &  ZERO;
  _X010  = EXP(!_LC11_A3 & !ZERO);
  _X011  = EXP(!F1 & !_LC12_A3);

-- Node name is '|sm_4:23|sm-i:21|:22' = '|sm_4:23|sm-i:21|Si' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ090 $  F3);
  _EQ090 =  _LC1_A3 & !_LC1_B5
         # !_LC1_A3 &  _LC1_B5;



Project Information                               c:\labshem1\full_ictr_28.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:22
   Partitioner                            00:00:00
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:30


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,377K
