#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jan 07 14:22:22 2015
# Process ID: 4764
# Log file: E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/vivado.log
# Journal file: E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.xpr
create_peripheral xilinx.com user search_block 1.0 -dir E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:search_block:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:search_block:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:search_block:1.0]
set_property ip_repo_paths  {E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/search_block_1.0 E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block_1.0 E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/search_block_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_search_block_v1_0 -directory E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/search_block_1.0/component.xml
update_compile_order -fileset sim_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
remove_files e:/dropbox/dropbox/projects/complex/zedboard/fsearch/fpga/search_block/edit_search_block_v1_0.srcs/sources_1/bd/design_1/design_1.bd
file delete -force e:/dropbox/dropbox/projects/complex/zedboard/fsearch/fpga/search_block/edit_search_block_v1_0.srcs/sources_1/bd/design_1
add_files -norecurse E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/search_block_design.bd
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/search_block_design.bd] -top
add_files -norecurse E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/hdl/search_block_design_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/search_block_design.bd] -fileset [get_filesets sources_1] -inst_template
remove_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/hdl/search_block_design_wrapper.v
file delete -force E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/hdl/search_block_design_wrapper.v
make_wrapper -files [get_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/search_block_design.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/search_block_design.bd] -top
add_files -norecurse E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/hdl/search_block_design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
update_compile_order -fileset sim_1
remove_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/hdl/search_block_design_wrapper.v
file delete -force E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/hdl/search_block_design_wrapper.v
ipx::add_bus_interface fhgh [ipx::current_core]
set_property interface_mode master [ipx::get_bus_interfaces fhgh -of_objects [ipx::current_core]]
ipx::remove_bus_interface fhgh [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::add_bus_interface S_AXI_haystack [ipx::current_core]
set_property interface_mode master [ipx::get_bus_interfaces S_AXI_haystack -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces S_AXI_haystack -of_objects [ipx::current_core]]
ipx::remove_bus_interface S_AXI_haystack [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core e:/dropbox/dropbox/projects/complex/zedboard/fsearch/fpga/search_block/search_block_1.0/component.xml
ipx::open_ipxact_file {e:\dropbox\dropbox\projects\complex\zedboard\fsearch\fpga\search_block\search_block_1.0\component.xml}
ipx::infer_bus_interface {S_AXI_haystack_araddr S_AXI_haystack_arburst S_AXI_haystack_arcache S_AXI_haystack_arlen S_AXI_haystack_arlock S_AXI_haystack_arprot S_AXI_haystack_arready S_AXI_haystack_arsize S_AXI_haystack_arvalid S_AXI_haystack_awaddr S_AXI_haystack_awburst S_AXI_haystack_awcache S_AXI_haystack_awlen S_AXI_haystack_awlock S_AXI_haystack_awprot S_AXI_haystack_awready S_AXI_haystack_awsize S_AXI_haystack_awvalid S_AXI_haystack_bready S_AXI_haystack_bresp S_AXI_haystack_bvalid S_AXI_haystack_rdata S_AXI_haystack_rlast S_AXI_haystack_rready S_AXI_haystack_rresp S_AXI_haystack_rvalid S_AXI_haystack_wdata S_AXI_haystack_wlast S_AXI_haystack_wready S_AXI_haystack_wstrb S_AXI_haystack_wvalid} xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interface {S_AXI_needle_araddr S_AXI_needle_arburst S_AXI_needle_arcache S_AXI_needle_arlen S_AXI_needle_arlock S_AXI_needle_arprot S_AXI_needle_arready S_AXI_needle_arsize S_AXI_needle_arvalid S_AXI_needle_awaddr S_AXI_needle_awburst S_AXI_needle_awcache S_AXI_needle_awlen S_AXI_needle_awlock S_AXI_needle_awprot S_AXI_needle_awready S_AXI_needle_awsize S_AXI_needle_awvalid S_AXI_needle_bready S_AXI_needle_bresp S_AXI_needle_bvalid S_AXI_needle_rdata S_AXI_needle_rlast S_AXI_needle_rready S_AXI_needle_rresp S_AXI_needle_rvalid S_AXI_needle_wdata S_AXI_needle_wlast S_AXI_needle_wready S_AXI_needle_wstrb S_AXI_needle_wvalid} xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::unload_core e:/dropbox/dropbox/projects/complex/zedboard/fsearch/fpga/search_block/search_block_1.0/component.xml
ipx::open_ipxact_file {e:\dropbox\dropbox\projects\complex\zedboard\fsearch\fpga\search_block\search_block_1.0\component.xml}
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface s00_axi_signal_reset [ipx::current_core]
ipx::remove_bus_interface s00_axi_signal_clock [ipx::current_core]
ipx::remove_port s00_axi_aresetn [ipx::current_core]
ipx::remove_port s00_axi_aclk [ipx::current_core]
set_property name S_AXI_registers [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::current_core]]
ipx::infer_bus_interface {S_AXI_haystack_araddr S_AXI_haystack_arburst S_AXI_haystack_arcache S_AXI_haystack_arlen S_AXI_haystack_arlock S_AXI_haystack_arprot S_AXI_haystack_arready S_AXI_haystack_arsize S_AXI_haystack_arvalid S_AXI_haystack_awaddr S_AXI_haystack_awburst S_AXI_haystack_awcache S_AXI_haystack_awlen S_AXI_haystack_awlock S_AXI_haystack_awprot S_AXI_haystack_awready S_AXI_haystack_awsize S_AXI_haystack_awvalid S_AXI_haystack_bready S_AXI_haystack_bresp S_AXI_haystack_bvalid S_AXI_haystack_rdata S_AXI_haystack_rlast S_AXI_haystack_rready S_AXI_haystack_rresp S_AXI_haystack_rvalid S_AXI_haystack_wdata S_AXI_haystack_wlast S_AXI_haystack_wready S_AXI_haystack_wstrb S_AXI_haystack_wvalid} xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interface {S_AXI_needle_araddr S_AXI_needle_arburst S_AXI_needle_arcache S_AXI_needle_arlen S_AXI_needle_arlock S_AXI_needle_arprot S_AXI_needle_arready S_AXI_needle_arsize S_AXI_needle_arvalid S_AXI_needle_awaddr S_AXI_needle_awburst S_AXI_needle_awcache S_AXI_needle_awlen S_AXI_needle_awlock S_AXI_needle_awprot S_AXI_needle_awready S_AXI_needle_awsize S_AXI_needle_awvalid S_AXI_needle_bready S_AXI_needle_bresp S_AXI_needle_bvalid S_AXI_needle_rdata S_AXI_needle_rlast S_AXI_needle_rready S_AXI_needle_rresp S_AXI_needle_rvalid S_AXI_needle_wdata S_AXI_needle_wlast S_AXI_needle_wready S_AXI_needle_wstrb S_AXI_needle_wvalid} xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/search_block_1.0
open_bd_design {E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/edit_search_block_v1_0.srcs/sources_1/bd/search_block_design/search_block_design.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project System
close_project
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
