// Seed: 1804792653
module module_0 (
    output wire id_0,
    input  wire id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    output tri0 id_3,
    output logic id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    output wor id_8
);
  initial begin
    id_4 <= 1;
  end
  wor id_10 = 1;
  assign id_8  = id_5;
  assign id_10 = 1;
  assign id_3  = 1'b0;
  wire id_11;
  module_0(
      id_2, id_6
  );
  wire id_12;
endmodule
