#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b58abb43a0 .scope module, "Monocycle" "Monocycle" 2 8;
 .timescale 0 0;
v000002b58ac70e90_0 .net "ALUOp", 1 0, v000002b58ac07e70_0;  1 drivers
v000002b58ac6f4f0_0 .net "ALUSrc", 0 0, v000002b58ac076f0_0;  1 drivers
v000002b58ac70990_0 .net "Branch", 0 0, v000002b58ac07970_0;  1 drivers
v000002b58ac6fbd0_0 .net "Control", 0 0, v000002b58ac07d30_0;  1 drivers
v000002b58ac6fd10_0 .net "Jump", 0 0, v000002b58ac080f0_0;  1 drivers
v000002b58ac6f270_0 .net "MemRead", 0 0, v000002b58ac07bf0_0;  1 drivers
v000002b58ac70ad0_0 .net "MemWrite", 0 0, v000002b58ac07ab0_0;  1 drivers
v000002b58ac70c10_0 .net "MemtoReg", 0 0, v000002b58ac07830_0;  1 drivers
v000002b58ac6f810_0 .net "PC4_outpuIF", 15 0, v000002b58ac6a1a0_0;  1 drivers
v000002b58ac6fdb0_0 .var "PCScr_inputIF", 0 0;
v000002b58ac6f8b0_0 .net "PCSrc", 0 0, v000002b58ac6a240_0;  1 drivers
v000002b58ac6f590_0 .net "RegDst", 0 0, v000002b58ac07c90_0;  1 drivers
v000002b58ac6f770_0 .net "RegWrite", 0 0, v000002b58ac078d0_0;  1 drivers
v000002b58ac6ff90_0 .net "Zero", 0 0, v000002b58ac4cc80_0;  1 drivers
o000002b58ac16198 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002b58ac702b0_0 .net "branch_outputEX", 15 0, o000002b58ac16198;  0 drivers
v000002b58ac70030_0 .var "clock", 0 0;
v000002b58ac6fef0_0 .net "dataRead_outputMEM", 15 0, v000002b58ac6a7e0_0;  1 drivers
v000002b58ac70cb0_0 .var "dataToWriteFromWB", 15 0;
v000002b58ac70170_0 .net "dataToWriteOnID", 15 0, v000002b58ac6fe50_0;  1 drivers
v000002b58ac6f950_0 .net "extdSignal_outputID", 15 0, v000002b58ac4dc20_0;  1 drivers
v000002b58ac70210_0 .net "instruction_outputIF", 15 0, v000002b58ac6aa60_0;  1 drivers
v000002b58ac70df0_0 .net "readData1_outputID", 15 0, v000002b58ac4d7c0_0;  1 drivers
v000002b58ac6f9f0_0 .net "readData2_outputID", 15 0, v000002b58ac4ce60_0;  1 drivers
v000002b58ac6fa90_0 .net "resultALU_outputEX", 15 0, v000002b58ac4e300_0;  1 drivers
v000002b58ac70350_0 .var "shiftAddress_inputIF", 15 0;
v000002b58ac70490_0 .net "shiftAddress_outputEX", 15 0, v000002b58ac4dae0_0;  1 drivers
E_000002b58abfdfd0 .event anyedge, v000002b58ac07d30_0;
L_000002b58ac70530 .part v000002b58ac6aa60_0, 12, 4;
L_000002b58ac70f30 .part v000002b58ac6aa60_0, 9, 3;
L_000002b58ac705d0 .part v000002b58ac6aa60_0, 6, 3;
L_000002b58ac6f3b0 .part v000002b58ac6aa60_0, 3, 3;
L_000002b58ac70670 .part v000002b58ac6aa60_0, 0, 3;
L_000002b58ac718c0 .part v000002b58ac6aa60_0, 0, 6;
L_000002b58ac720e0 .part v000002b58ac6aa60_0, 0, 3;
S_000002b58abb4530 .scope module, "control" "ControlUnity" 2 102, 3 1 0, S_000002b58abb43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 2 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "control";
v000002b58ac07e70_0 .var "ALUOp", 1 0;
v000002b58ac076f0_0 .var "ALUSrc", 0 0;
v000002b58ac07970_0 .var "Branch", 0 0;
v000002b58ac080f0_0 .var "Jump", 0 0;
v000002b58ac07bf0_0 .var "MemRead", 0 0;
v000002b58ac07ab0_0 .var "MemWrite", 0 0;
v000002b58ac07830_0 .var "MemtoReg", 0 0;
v000002b58ac07c90_0 .var "RegDst", 0 0;
v000002b58ac078d0_0 .var "RegWrite", 0 0;
v000002b58ac07510_0 .net "clock", 0 0, v000002b58ac70030_0;  1 drivers
v000002b58ac07d30_0 .var "control", 0 0;
v000002b58ac07470_0 .net "opcode", 3 0, L_000002b58ac70530;  1 drivers
E_000002b58abfd510/0 .event negedge, v000002b58ac07510_0;
E_000002b58abfd510/1 .event posedge, v000002b58ac07510_0;
E_000002b58abfd510 .event/or E_000002b58abfd510/0, E_000002b58abfd510/1;
S_000002b58abc8830 .scope module, "exmain" "EX" 2 133, 4 8 0, S_000002b58abb43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 16 "nextAddress";
    .port_info 5 /INPUT 16 "PC4";
    .port_info 6 /INPUT 3 "funct";
    .port_info 7 /INPUT 2 "ALUOp";
    .port_info 8 /INPUT 16 "dataID1";
    .port_info 9 /INPUT 16 "dataID2";
    .port_info 10 /OUTPUT 16 "jumpResult";
    .port_info 11 /OUTPUT 16 "outputBranch";
    .port_info 12 /OUTPUT 16 "outputALU";
v000002b58ac4db80_0 .net "ALUOp", 1 0, v000002b58ac07e70_0;  alias, 1 drivers
v000002b58ac4d2c0_0 .net "ALUSrc", 0 0, v000002b58ac076f0_0;  alias, 1 drivers
v000002b58ac4dd60_0 .net "Branch", 0 0, v000002b58ac07970_0;  alias, 1 drivers
v000002b58ac4e620_0 .net "PC4", 15 0, v000002b58ac6a1a0_0;  alias, 1 drivers
v000002b58ac4c780_0 .net "Zero", 0 0, v000002b58ac4cc80_0;  alias, 1 drivers
v000002b58ac4e1c0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4d5e0_0 .net "dataID1", 15 0, v000002b58ac4d7c0_0;  alias, 1 drivers
v000002b58ac4cf00_0 .net "dataID2", 15 0, v000002b58ac4ce60_0;  alias, 1 drivers
v000002b58ac4e260_0 .net "funct", 2 0, L_000002b58ac720e0;  1 drivers
v000002b58ac4e580_0 .net "jumpResult", 15 0, v000002b58ac4dae0_0;  alias, 1 drivers
v000002b58ac4c8c0_0 .net "nextAddress", 15 0, v000002b58ac4dc20_0;  alias, 1 drivers
v000002b58ac4d0e0_0 .net "outputALU", 15 0, v000002b58ac4e300_0;  alias, 1 drivers
v000002b58ac4c960_0 .net "outputALUControl", 2 0, v000002b58ac073d0_0;  1 drivers
v000002b58ac4d4a0_0 .net "outputALUSrc", 15 0, v000002b58ac4cdc0_0;  1 drivers
v000002b58ac4e4e0_0 .net "outputBranch", 15 0, o000002b58ac16198;  alias, 0 drivers
v000002b58ac4ca00_0 .net "shiftedAddress", 15 0, v000002b58ac4e3a0_0;  1 drivers
S_000002b58abc89c0 .scope module, "ALUCtrl" "ALUControl" 4 53, 5 1 0, S_000002b58abc8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "funct";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 3 "outputALUControl";
v000002b58ac08190_0 .net "ALUOp", 1 0, v000002b58ac07e70_0;  alias, 1 drivers
v000002b58ac08230_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac07dd0_0 .net "funct", 2 0, L_000002b58ac720e0;  alias, 1 drivers
v000002b58ac073d0_0 .var "outputALUControl", 2 0;
E_000002b58abfdbd0 .event anyedge, v000002b58ac07e70_0, v000002b58ac07dd0_0;
S_000002b58abaf940 .scope module, "adder" "Adder" 4 38, 6 1 0, S_000002b58abc8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "input1";
    .port_info 2 /INPUT 16 "input2";
    .port_info 3 /OUTPUT 16 "result";
v000002b58ac07f10_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac07650_0 .net "input1", 15 0, v000002b58ac6a1a0_0;  alias, 1 drivers
v000002b58ac4d360_0 .net "input2", 15 0, v000002b58ac4e3a0_0;  alias, 1 drivers
v000002b58ac4dae0_0 .var "result", 15 0;
S_000002b58abafad0 .scope module, "alu" "ALU" 4 60, 7 1 0, S_000002b58abc8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "input1";
    .port_info 2 /INPUT 16 "input2";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 16 "result";
v000002b58ac4cb40_0 .net "ALUControl", 2 0, v000002b58ac073d0_0;  alias, 1 drivers
v000002b58ac4cc80_0 .var "Zero", 0 0;
v000002b58ac4d220_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4e120_0 .net "input1", 15 0, v000002b58ac4d7c0_0;  alias, 1 drivers
v000002b58ac4d040_0 .net "input2", 15 0, v000002b58ac4cdc0_0;  alias, 1 drivers
v000002b58ac4e300_0 .var "result", 15 0;
E_000002b58abfe310 .event anyedge, v000002b58ac073d0_0, v000002b58ac4e120_0, v000002b58ac4d040_0, v000002b58ac4e300_0;
S_000002b58ab46900 .scope module, "muxALU" "MUX" 4 45, 8 1 0, S_000002b58abc8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data1";
    .port_info 2 /INPUT 16 "data2";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /OUTPUT 16 "outputMux";
v000002b58ac4cd20_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4e080_0 .net "ctrl", 0 0, v000002b58ac076f0_0;  alias, 1 drivers
v000002b58ac4e440_0 .net "data1", 15 0, v000002b58ac4ce60_0;  alias, 1 drivers
v000002b58ac4d680_0 .net "data2", 15 0, v000002b58ac4dc20_0;  alias, 1 drivers
v000002b58ac4cdc0_0 .var "outputMux", 15 0;
E_000002b58abfd590 .event posedge, v000002b58ac07510_0;
S_000002b58ab46a90 .scope module, "shift" "ShiftLeft" 4 32, 9 1 0, S_000002b58abc8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "signal";
    .port_info 2 /OUTPUT 16 "shiftedSignal";
v000002b58ac4d720_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4e3a0_0 .var "shiftedSignal", 15 0;
v000002b58ac4c820_0 .net "signal", 15 0, v000002b58ac4dc20_0;  alias, 1 drivers
S_000002b58ab989f0 .scope module, "idmain" "ID" 2 117, 10 5 0, S_000002b58abb43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "rs";
    .port_info 2 /INPUT 3 "rt";
    .port_info 3 /INPUT 3 "rd";
    .port_info 4 /INPUT 3 "funct";
    .port_info 5 /INPUT 6 "signalToExtend";
    .port_info 6 /INPUT 16 "dataToWrite";
    .port_info 7 /INPUT 1 "RegWrite";
    .port_info 8 /INPUT 1 "RegDst";
    .port_info 9 /OUTPUT 16 "readData1";
    .port_info 10 /OUTPUT 16 "readData2";
    .port_info 11 /OUTPUT 16 "extendedSignal";
v000002b58ac6ad80_0 .net "RegDst", 0 0, v000002b58ac07c90_0;  alias, 1 drivers
v000002b58ac6bd20_0 .net "RegWrite", 0 0, v000002b58ac078d0_0;  alias, 1 drivers
v000002b58ac6b780_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6ace0_0 .net "dataToWrite", 15 0, v000002b58ac70cb0_0;  1 drivers
v000002b58ac6b6e0_0 .net "extendedSignal", 15 0, v000002b58ac4dc20_0;  alias, 1 drivers
v000002b58ac6ae20_0 .net "funct", 2 0, L_000002b58ac70670;  1 drivers
v000002b58ac6b1e0_0 .net "outputMux", 2 0, v000002b58ac4df40_0;  1 drivers
v000002b58ac6a2e0_0 .net "rd", 2 0, L_000002b58ac6f3b0;  1 drivers
v000002b58ac6ab00_0 .net "readData1", 15 0, v000002b58ac4d7c0_0;  alias, 1 drivers
v000002b58ac6be60_0 .net "readData2", 15 0, v000002b58ac4ce60_0;  alias, 1 drivers
v000002b58ac6a380_0 .net "rs", 2 0, L_000002b58ac70f30;  1 drivers
v000002b58ac6b820_0 .net "rt", 2 0, L_000002b58ac705d0;  1 drivers
v000002b58ac6b280_0 .net "signalToExtend", 5 0, L_000002b58ac718c0;  1 drivers
S_000002b58ab98b80 .scope module, "bank" "RegisterBank" 10 33, 11 1 0, S_000002b58ab989f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 3 "rs";
    .port_info 3 /INPUT 3 "rt";
    .port_info 4 /INPUT 3 "rd";
    .port_info 5 /INPUT 16 "dataToWrite";
    .port_info 6 /OUTPUT 16 "data1";
    .port_info 7 /OUTPUT 16 "data2";
v000002b58ac4caa0_0 .net "RegWrite", 0 0, v000002b58ac078d0_0;  alias, 1 drivers
v000002b58ac4cbe0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4d7c0_0 .var "data1", 15 0;
v000002b58ac4ce60_0 .var "data2", 15 0;
v000002b58ac4cfa0_0 .net "dataToWrite", 15 0, v000002b58ac70cb0_0;  alias, 1 drivers
v000002b58ac4d540_0 .var/i "i", 31 0;
v000002b58ac4d180_0 .net "rd", 2 0, v000002b58ac4df40_0;  alias, 1 drivers
v000002b58ac4de00 .array "registers", 0 15, 2 0;
v000002b58ac4d400_0 .net "rs", 2 0, L_000002b58ac70f30;  alias, 1 drivers
v000002b58ac4d860_0 .net "rt", 2 0, L_000002b58ac705d0;  alias, 1 drivers
E_000002b58abfec50 .event negedge, v000002b58ac07510_0;
S_000002b58abb68c0 .scope module, "extensor" "SignalExtensor" 10 43, 12 1 0, S_000002b58ab989f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 6 "signal6";
    .port_info 2 /OUTPUT 16 "signal16";
v000002b58ac4d900_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4dc20_0 .var "signal16", 15 0;
v000002b58ac4d9a0_0 .net "signal6", 5 0, L_000002b58ac718c0;  alias, 1 drivers
S_000002b58abb6a50 .scope module, "mux" "MUXRegisters" 10 25, 13 1 0, S_000002b58ab989f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "data1";
    .port_info 2 /INPUT 3 "data2";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /OUTPUT 3 "outputMux";
v000002b58ac4da40_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac4dcc0_0 .net "ctrl", 0 0, v000002b58ac07c90_0;  alias, 1 drivers
v000002b58ac4dfe0_0 .net "data1", 2 0, L_000002b58ac705d0;  alias, 1 drivers
v000002b58ac4dea0_0 .net "data2", 2 0, L_000002b58ac6f3b0;  alias, 1 drivers
v000002b58ac4df40_0 .var "outputMux", 2 0;
E_000002b58abfe590 .event anyedge, v000002b58ac07510_0;
S_000002b58ab4cff0 .scope module, "ifmain" "IF" 2 94, 14 6 0, S_000002b58abb43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "shiftAddress";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /OUTPUT 16 "outputIstruction";
    .port_info 4 /OUTPUT 16 "outputMux";
v000002b58ac6b3c0_0 .net "PCSrc", 0 0, v000002b58ac6fdb0_0;  1 drivers
v000002b58ac6b0a0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6baa0_0 .net "outputIstruction", 15 0, v000002b58ac6aa60_0;  alias, 1 drivers
v000002b58ac6a060_0 .net "outputMux", 15 0, v000002b58ac6a1a0_0;  alias, 1 drivers
v000002b58ac6b000_0 .var "outputMux_inpPC", 15 0;
v000002b58ac6b460_0 .net "outputPC", 15 0, v000002b58ac6b8c0_0;  1 drivers
v000002b58ac6bb40_0 .net "outputPC4", 15 0, v000002b58ac6bdc0_0;  1 drivers
v000002b58ac6a740_0 .net "shiftAddress", 15 0, v000002b58ac70350_0;  1 drivers
L_000002b58ac70710 .part v000002b58ac6b8c0_0, 0, 4;
S_000002b58ab4d180 .scope module, "memIn" "InstructionMemory" 14 45, 15 1 0, S_000002b58ab4cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 16 "instructionOutput";
    .port_info 2 /INPUT 1 "clock";
v000002b58ac6b960_0 .net "address", 3 0, L_000002b58ac70710;  1 drivers
v000002b58ac6a4c0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6aa60_0 .var "instructionOutput", 15 0;
v000002b58ac6a560 .array "instructions", 0 15, 15 0;
S_000002b58ac6c6b0 .scope module, "mux" "MuxIF" 14 28, 16 1 0, S_000002b58ab4cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 16 "inputPC4Mux";
    .port_info 3 /INPUT 16 "signalShifted";
    .port_info 4 /OUTPUT 16 "response";
v000002b58ac6b500_0 .net "PCSrc", 0 0, v000002b58ac6fdb0_0;  alias, 1 drivers
v000002b58ac6aba0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6ba00_0 .net "inputPC4Mux", 15 0, v000002b58ac6bdc0_0;  alias, 1 drivers
v000002b58ac6a1a0_0 .var "response", 15 0;
v000002b58ac6b320_0 .net "signalShifted", 15 0, v000002b58ac70350_0;  alias, 1 drivers
E_000002b58abfef50 .event anyedge, v000002b58ac6b500_0, v000002b58ac6b320_0, v000002b58ac6ba00_0;
S_000002b58ac6ce80 .scope module, "pc" "PC" 14 35, 17 1 0, S_000002b58ab4cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 16 "outp";
v000002b58ac6bbe0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6bc80_0 .net "inp", 15 0, v000002b58ac6b000_0;  1 drivers
v000002b58ac6b8c0_0 .var "outp", 15 0;
E_000002b58abfec90 .event anyedge, v000002b58ac6bc80_0;
S_000002b58ac6c390 .scope module, "pc4" "AddPC4" 14 40, 18 1 0, S_000002b58ab4cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "PC";
    .port_info 2 /OUTPUT 16 "PC4";
v000002b58ac6bf00_0 .net "PC", 15 0, v000002b58ac6b8c0_0;  alias, 1 drivers
v000002b58ac6bdc0_0 .var "PC4", 15 0;
v000002b58ac6af60_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
S_000002b58ac6c520 .scope module, "memmain" "MEM" 2 150, 19 4 0, S_000002b58abb43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "Branch";
    .port_info 5 /INPUT 16 "address";
    .port_info 6 /INPUT 16 "writeData";
    .port_info 7 /INPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 16 "outputDataRead";
v000002b58ac6a9c0_0 .net "Branch", 0 0, v000002b58ac07970_0;  alias, 1 drivers
v000002b58ac6b640_0 .net "MemRead", 0 0, v000002b58ac07bf0_0;  alias, 1 drivers
v000002b58ac707b0_0 .net "MemWrite", 0 0, v000002b58ac07ab0_0;  alias, 1 drivers
v000002b58ac6f310_0 .net "PCSrc", 0 0, v000002b58ac6a240_0;  alias, 1 drivers
v000002b58ac6f450_0 .net "RegDst", 0 0, v000002b58ac07c90_0;  alias, 1 drivers
v000002b58ac6fc70_0 .net "Zero", 0 0, v000002b58ac4cc80_0;  alias, 1 drivers
v000002b58ac6f090_0 .net "address", 15 0, v000002b58ac4e300_0;  alias, 1 drivers
v000002b58ac70a30_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac70850_0 .net "outputDataRead", 15 0, v000002b58ac6a7e0_0;  alias, 1 drivers
v000002b58ac700d0_0 .net "writeData", 15 0, v000002b58ac4ce60_0;  alias, 1 drivers
L_000002b58ac71fa0 .part v000002b58ac4e300_0, 1, 8;
S_000002b58ac6c840 .scope module, "branch" "Branch" 19 28, 20 1 0, S_000002b58ac6c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s2";
    .port_info 3 /OUTPUT 1 "outputBranch";
v000002b58ac6a100_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6a240_0 .var "outputBranch", 0 0;
v000002b58ac6a420_0 .net "s1", 0 0, v000002b58ac07970_0;  alias, 1 drivers
v000002b58ac6ac40_0 .net "s2", 0 0, v000002b58ac4cc80_0;  alias, 1 drivers
S_000002b58ac6c9d0 .scope module, "dataMem" "DataMemory" 19 19, 21 1 0, S_000002b58ac6c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 16 "writeData";
    .port_info 5 /OUTPUT 16 "dataRead";
v000002b58ac6aec0_0 .net "MemRead", 0 0, v000002b58ac07bf0_0;  alias, 1 drivers
v000002b58ac6a600_0 .net "MemWrite", 0 0, v000002b58ac07ab0_0;  alias, 1 drivers
v000002b58ac6b140_0 .net "address", 7 0, L_000002b58ac71fa0;  1 drivers
v000002b58ac6a6a0_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac6a7e0_0 .var "dataRead", 15 0;
v000002b58ac6a920_0 .var/i "i", 31 0;
v000002b58ac6b5a0 .array "memory", 0 255, 15 0;
v000002b58ac6a880_0 .net "writeData", 15 0, v000002b58ac4ce60_0;  alias, 1 drivers
S_000002b58ac6cb60 .scope module, "wbmain" "WB" 2 163, 22 3 0, S_000002b58abb43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemtoReg";
    .port_info 2 /INPUT 16 "dataReadMEM";
    .port_info 3 /INPUT 16 "resultALU";
    .port_info 4 /OUTPUT 16 "outputWB";
v000002b58ac6f1d0_0 .net "MemtoReg", 0 0, v000002b58ac07830_0;  alias, 1 drivers
v000002b58ac6f630_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac70b70_0 .net "dataReadMEM", 15 0, v000002b58ac6a7e0_0;  alias, 1 drivers
v000002b58ac6f6d0_0 .net "outputWB", 15 0, v000002b58ac6fe50_0;  alias, 1 drivers
v000002b58ac703f0_0 .net "resultALU", 15 0, v000002b58ac4e300_0;  alias, 1 drivers
S_000002b58ac6ccf0 .scope module, "muxWB" "MUX" 22 12, 8 1 0, S_000002b58ac6cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data1";
    .port_info 2 /INPUT 16 "data2";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /OUTPUT 16 "outputMux";
v000002b58ac70d50_0 .net "clock", 0 0, v000002b58ac70030_0;  alias, 1 drivers
v000002b58ac708f0_0 .net "ctrl", 0 0, v000002b58ac07830_0;  alias, 1 drivers
v000002b58ac6fb30_0 .net "data1", 15 0, v000002b58ac6a7e0_0;  alias, 1 drivers
v000002b58ac6f130_0 .net "data2", 15 0, v000002b58ac4e300_0;  alias, 1 drivers
v000002b58ac6fe50_0 .var "outputMux", 15 0;
    .scope S_000002b58ac6c6b0;
T_0 ;
    %wait E_000002b58abfef50;
    %load/vec4 v000002b58ac6b500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002b58ac6b320_0;
    %assign/vec4 v000002b58ac6a1a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b58ac6ba00_0;
    %assign/vec4 v000002b58ac6a1a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b58ac6ce80;
T_1 ;
    %wait E_000002b58abfec90;
    %load/vec4 v000002b58ac6bc80_0;
    %store/vec4 v000002b58ac6b8c0_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002b58ac6c390;
T_2 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac6bf00_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002b58ac6bdc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b58ab4d180;
T_3 ;
    %pushi/vec4 5848, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 5201, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 5202, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 5207, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 13922, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 9826, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 18694, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 18882, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b58ac6a560, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002b58ab4d180;
T_4 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac6b960_0;
    %cmpi/u 8, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.0, 5;
    %vpi_call 15 28 "$display", "Fim das instru\303\247\303\265es." {0 0 0};
    %vpi_call 15 29 "$finish" {0 0 0};
T_4.0 ;
    %load/vec4 v000002b58ac6b960_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002b58ac6a560, 4;
    %store/vec4 v000002b58ac6aa60_0, 0, 16;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b58ab4cff0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b58ac6b000_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_000002b58ab4cff0;
T_6 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac6a060_0;
    %store/vec4 v000002b58ac6b000_0, 0, 16;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b58abb4530;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000002b58abb4530;
T_8 ;
    %wait E_000002b58abfd510;
    %load/vec4 v000002b58ac07470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac076f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac078d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07970_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b58ac07e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac080f0_0, 0, 1;
    %load/vec4 v000002b58ac07d30_0;
    %inv;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac076f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac078d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07970_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b58ac07e70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac080f0_0, 0, 1;
    %load/vec4 v000002b58ac07d30_0;
    %inv;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac076f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac078d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07970_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b58ac07e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac080f0_0, 0, 1;
    %load/vec4 v000002b58ac07d30_0;
    %inv;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac076f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac078d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b58ac07e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac080f0_0, 0, 1;
    %load/vec4 v000002b58ac07d30_0;
    %inv;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac076f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac078d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b58ac07e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac080f0_0, 0, 1;
    %load/vec4 v000002b58ac07d30_0;
    %inv;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac076f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac078d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac07ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac07970_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b58ac07e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac080f0_0, 0, 1;
    %load/vec4 v000002b58ac07d30_0;
    %inv;
    %store/vec4 v000002b58ac07d30_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000002b58abb6a50;
T_9 ;
    %wait E_000002b58abfe590;
    %load/vec4 v000002b58ac4dcc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000002b58ac4dfe0_0;
    %store/vec4 v000002b58ac4df40_0, 0, 3;
T_9.0 ;
    %load/vec4 v000002b58ac4dcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000002b58ac4dea0_0;
    %store/vec4 v000002b58ac4df40_0, 0, 3;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002b58ab98b80;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b58ac4d540_0, 0, 32;
T_10.0 ;
    %load/vec4 v000002b58ac4d540_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002b58ac4d540_0;
    %add;
    %pad/u 3;
    %ix/getv/s 3, v000002b58ac4d540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %load/vec4 v000002b58ac4d540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b58ac4d540_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 1, 0, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 2, 0, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 3, 0, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 4, 0, 3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 5, 0, 3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 6, 0, 3;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %pushi/vec4 7, 0, 3;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
    %end;
    .thread T_10;
    .scope S_000002b58ab98b80;
T_11 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac4d400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002b58ac4de00, 4;
    %pad/u 16;
    %store/vec4 v000002b58ac4d7c0_0, 0, 16;
    %load/vec4 v000002b58ac4d860_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002b58ac4de00, 4;
    %pad/u 16;
    %store/vec4 v000002b58ac4ce60_0, 0, 16;
    %jmp T_11;
    .thread T_11;
    .scope S_000002b58ab98b80;
T_12 ;
    %wait E_000002b58abfec50;
    %load/vec4 v000002b58ac4caa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000002b58ac4cfa0_0;
    %pad/u 3;
    %load/vec4 v000002b58ac4d180_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac4de00, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b58abb68c0;
T_13 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac4d9a0_0;
    %pad/u 16;
    %addi 0, 0, 16;
    %store/vec4 v000002b58ac4dc20_0, 0, 16;
    %jmp T_13;
    .thread T_13;
    .scope S_000002b58ab46a90;
T_14 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac4c820_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002b58ac4e3a0_0, 0, 16;
    %jmp T_14;
    .thread T_14;
    .scope S_000002b58abaf940;
T_15 ;
    %wait E_000002b58abfd510;
    %load/vec4 v000002b58ac07650_0;
    %parti/s 4, 0, 2;
    %pad/u 16;
    %load/vec4 v000002b58ac4d360_0;
    %parti/s 4, 5, 4;
    %pad/u 16;
    %add;
    %store/vec4 v000002b58ac4dae0_0, 0, 16;
    %jmp T_15;
    .thread T_15;
    .scope S_000002b58ab46900;
T_16 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac4e080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002b58ac4e440_0;
    %store/vec4 v000002b58ac4cdc0_0, 0, 16;
T_16.0 ;
    %load/vec4 v000002b58ac4e080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000002b58ac4d680_0;
    %store/vec4 v000002b58ac4cdc0_0, 0, 16;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002b58abc89c0;
T_17 ;
    %wait E_000002b58abfdbd0;
    %load/vec4 v000002b58ac08190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b58ac073d0_0, 0, 3;
    %jmp T_17.5;
T_17.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b58ac073d0_0, 0, 3;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v000002b58ac07dd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b58ac073d0_0, 0, 3;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002b58ac073d0_0, 0, 3;
T_17.7 ;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v000002b58ac07dd0_0;
    %store/vec4 v000002b58ac073d0_0, 0, 3;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b58ac073d0_0, 0, 3;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002b58abafad0;
T_18 ;
    %wait E_000002b58abfe310;
    %load/vec4 v000002b58ac4cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v000002b58ac4e120_0;
    %load/vec4 v000002b58ac4d040_0;
    %and;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.7;
T_18.1 ;
    %load/vec4 v000002b58ac4e120_0;
    %load/vec4 v000002b58ac4d040_0;
    %or;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v000002b58ac4e120_0;
    %load/vec4 v000002b58ac4d040_0;
    %add;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v000002b58ac4e120_0;
    %load/vec4 v000002b58ac4d040_0;
    %sub;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v000002b58ac4e120_0;
    %load/vec4 v000002b58ac4d040_0;
    %sub;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000002b58ac4e300_0, 0;
T_18.9 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v000002b58ac4e120_0;
    %load/vec4 v000002b58ac4d040_0;
    %cmp/u;
    %jmp/0xz  T_18.10, 5;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000002b58ac4e300_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002b58ac4e300_0, 0;
T_18.11 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v000002b58ac4e300_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_18.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.13, 8;
T_18.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.13, 8;
 ; End of false expr.
    %blend;
T_18.13;
    %pad/s 1;
    %store/vec4 v000002b58ac4cc80_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002b58ac6c9d0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b58ac6a920_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002b58ac6a920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002b58ac6a920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b58ac6b5a0, 0, 4;
    %load/vec4 v000002b58ac6a920_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b58ac6a920_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002b58ac6c9d0;
T_20 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac6aec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000002b58ac6b140_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002b58ac6b5a0, 4;
    %store/vec4 v000002b58ac6a7e0_0, 0, 16;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002b58ac6c9d0;
T_21 ;
    %wait E_000002b58abfec50;
    %load/vec4 v000002b58ac6a600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000002b58ac6a880_0;
    %load/vec4 v000002b58ac6b140_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000002b58ac6b5a0, 4, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002b58ac6c840;
T_22 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac6a420_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v000002b58ac6ac40_0;
    %and;
T_22.0;
    %store/vec4 v000002b58ac6a240_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000002b58ac6ccf0;
T_23 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac708f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000002b58ac6fb30_0;
    %store/vec4 v000002b58ac6fe50_0, 0, 16;
T_23.0 ;
    %load/vec4 v000002b58ac708f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v000002b58ac6f130_0;
    %store/vec4 v000002b58ac6fe50_0, 0, 16;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002b58abb43a0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b58ac70030_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b58ac70350_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b58ac6fdb0_0, 0, 1;
    %delay 415, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000002b58abb43a0;
T_25 ;
    %wait E_000002b58abfdfd0;
    %vpi_call 2 58 "$display", "-----------------------------------------------" {0 0 0};
    %vpi_call 2 59 "$display", "Instru\303\247\303\243o: %b", v000002b58ac70210_0 {0 0 0};
    %vpi_call 2 60 "$display", "RegDst: %b", v000002b58ac6f590_0 {0 0 0};
    %vpi_call 2 61 "$display", "Branch: %b", v000002b58ac70990_0 {0 0 0};
    %vpi_call 2 62 "$display", "MemRead: %b", v000002b58ac6f270_0 {0 0 0};
    %vpi_call 2 63 "$display", "MemtoReg: %b", v000002b58ac70c10_0 {0 0 0};
    %vpi_call 2 64 "$display", "ALUOp: %b", v000002b58ac70e90_0 {0 0 0};
    %vpi_call 2 65 "$display", "MemWrite: %b", v000002b58ac70ad0_0 {0 0 0};
    %vpi_call 2 66 "$display", "ALUSrc: %b", v000002b58ac6f4f0_0 {0 0 0};
    %vpi_call 2 67 "$display", "RegWrite: %b", v000002b58ac6f770_0 {0 0 0};
    %vpi_call 2 68 "$display", "Jump: %b", v000002b58ac6fd10_0 {0 0 0};
    %vpi_call 2 69 "$display", "ID OUT: %b", v000002b58ac70df0_0 {0 0 0};
    %vpi_call 2 70 "$display", "ID OUT: %b", v000002b58ac6f9f0_0 {0 0 0};
    %vpi_call 2 71 "$display", "ALU OUT: %b", v000002b58ac6fa90_0 {0 0 0};
    %vpi_call 2 72 "$display", "PCSrc: %b", v000002b58ac6f8b0_0 {0 0 0};
    %vpi_call 2 73 "$display", "MEM OUT: %b", v000002b58ac6fef0_0 {0 0 0};
    %vpi_call 2 74 "$display", "WB OUT: %b", v000002b58ac70170_0 {0 0 0};
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002b58abb43a0;
T_26 ;
    %delay 10, 0;
    %load/vec4 v000002b58ac70030_0;
    %inv;
    %store/vec4 v000002b58ac70030_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000002b58abb43a0;
T_27 ;
    %wait E_000002b58abfd590;
    %load/vec4 v000002b58ac6f8b0_0;
    %store/vec4 v000002b58ac6fdb0_0, 0, 1;
    %load/vec4 v000002b58ac70170_0;
    %store/vec4 v000002b58ac70cb0_0, 0, 16;
    %load/vec4 v000002b58ac70490_0;
    %store/vec4 v000002b58ac70350_0, 0, 16;
    %jmp T_27;
    .thread T_27;
    .scope S_000002b58abb43a0;
T_28 ;
    %wait E_000002b58abfec50;
    %load/vec4 v000002b58ac6f8b0_0;
    %store/vec4 v000002b58ac6fdb0_0, 0, 1;
    %load/vec4 v000002b58ac70170_0;
    %store/vec4 v000002b58ac70cb0_0, 0, 16;
    %load/vec4 v000002b58ac70490_0;
    %store/vec4 v000002b58ac70350_0, 0, 16;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "Monocycle.v";
    "./ControlUnity.v";
    "./EX.v";
    "./ALUControl.v";
    "./adder.v";
    "./ALU.v";
    "./MUX.v";
    "./ShiftLeft.v";
    "./ID.v";
    "./RegisterBank.v";
    "./SignalExtensor.v";
    "./MUXRegisters.v";
    "./IF.v";
    "./InstructionMemory.v";
    "./MuxIF.v";
    "./PC.v";
    "./AddPC4.v";
    "./MEM.v";
    "./Branch.v";
    "./DataMemory.v";
    "./WB.v";
