// Seed: 1911322813
module module_0 #(
    parameter id_3 = 32'd99
);
  parameter id_1 = 1;
  wire id_2, _id_3, id_4;
  logic id_5;
  ;
  logic [1 : -1  -  id_3] id_6;
  wire id_7;
  always assign id_5.id_7 = 1'b0;
  wire id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd15
) (
    output uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5,
    input wand _id_6,
    output wor id_7,
    output wand id_8,
    input supply1 id_9
);
  wire id_11;
  ;
  xor primCall (id_0, id_11, id_12, id_13, id_2, id_4, id_9);
  logic id_12;
  wire  id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_14;
  wire [1 : id_6] id_15;
  wire [1 : id_6] id_16;
endmodule
