LIBRARY ieee;
use ieee.std_logic_1164.ALL;



ENTITY test IS
    PORT (A: IN std_logic;
        o: out std_logic
       );
BEGIN
       
 END test;
 
 
 
 ARCHITECTURE b of test IS
 begin
    o <= a;
 END b;
 
 