{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:29:46 2007 " "Info: Processing started: Tue Nov 27 11:29:46 2007" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off ha_add -c ha_add " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off ha_add -c ha_add" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 OA 17.000 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"OA\" is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns A0 1 PIN PIN_49 7 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_49; Fanout = 7; PIN Node = 'A0'" {  } { { "D:/061300423/add/db/ha_add_cmp.qrpt" "" { Report "D:/061300423/add/db/ha_add_cmp.qrpt" Compiler "ha_add" "UNKNOWN" "V1" "D:/061300423/add/db/ha_add.quartus_db" { Floorplan "D:/061300423/add/" "" "" { A0 } "NODE_NAME" } "" } } { "add2.bdf" "" { Schematic "D:/061300423/add/add2.bdf" { { -16 16 184 0 "A0" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.300 ns) 9.400 ns 7448:inst11\|69 2 COMB LC7_C24 1 " "Info: 2: + IC(3.600 ns) + CELL(2.300 ns) = 9.400 ns; Loc. = LC7_C24; Fanout = 1; COMB Node = '7448:inst11\|69'" {  } { { "D:/061300423/add/db/ha_add_cmp.qrpt" "" { Report "D:/061300423/add/db/ha_add_cmp.qrpt" Compiler "ha_add" "UNKNOWN" "V1" "D:/061300423/add/db/ha_add.quartus_db" { Floorplan "D:/061300423/add/" "" "5.900 ns" { A0 7448:inst11|69 } "NODE_NAME" } "" } } { "7448.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7448.bdf" { { 96 688 752 136 "69" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 17.000 ns OA 3 PIN PIN_23 0 " "Info: 3: + IC(2.500 ns) + CELL(5.100 ns) = 17.000 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'OA'" {  } { { "D:/061300423/add/db/ha_add_cmp.qrpt" "" { Report "D:/061300423/add/db/ha_add_cmp.qrpt" Compiler "ha_add" "UNKNOWN" "V1" "D:/061300423/add/db/ha_add.quartus_db" { Floorplan "D:/061300423/add/" "" "7.600 ns" { 7448:inst11|69 OA } "NODE_NAME" } "" } } { "add2.bdf" "" { Schematic "D:/061300423/add/add2.bdf" { { -32 816 992 -16 "OA" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.900 ns 64.12 % " "Info: Total cell delay = 10.900 ns ( 64.12 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns 35.88 % " "Info: Total interconnect delay = 6.100 ns ( 35.88 % )" {  } {  } 0}  } { { "D:/061300423/add/db/ha_add_cmp.qrpt" "" { Report "D:/061300423/add/db/ha_add_cmp.qrpt" Compiler "ha_add" "UNKNOWN" "V1" "D:/061300423/add/db/ha_add.quartus_db" { Floorplan "D:/061300423/add/" "" "17.000 ns" { A0 7448:inst11|69 OA } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "17.000 ns" { A0 A0~out 7448:inst11|69 OA } { 0.000ns 0.000ns 3.600ns 2.500ns } { 0.000ns 3.500ns 2.300ns 5.100ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:29:47 2007 " "Info: Processing ended: Tue Nov 27 11:29:47 2007" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
