// Seed: 317708041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    input wand id_0
);
  integer _id_2;
  ;
  wire [1 : id_2] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  id_4 :
  assert property (@(posedge id_4) -1) id_4 <= id_3;
  assign id_4 = -1;
  logic id_5;
  ;
  wire  id_6;
  logic id_7;
  ;
endmodule
