// Seed: 141566785
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  always @(1 or posedge id_3) begin
    id_2 = id_1;
  end
  logic id_3 = id_3;
  always @(id_3, posedge id_3 or posedge 0) if (1) id_1 <= 1;
endmodule
