module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cin1,cout1,cout2;
    wire [15:0]sum1,sum2;
    
    assign cin1=0;
    
    //定义assign时是[7:0]a，定义端口是用.a[15:0],注意顺序
    add16 instances1(.a(a[15:0]),.b(b[15:0]),.cin(cin1),.cout(cout1),.sum(sum1));
    add16 instances2(.a(a[31:16]),.b(b[31:16]),.cin(cout1),.cout(cout2),.sum(sum2));
    
    assign sum = {sum2,sum1};//顺序要求sum2高位和sum1低位
    

endmodule
