# vsim top_tb -t 1ps -msgmode both
# vsim top_tb -t 1ps -msgmode both 
# Start time: 16:10:38 on Mar 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top_tb(bench)
# Loading work.display_switch_pkg
# Loading work.nes_controller_pkg
# Loading work.dbg_port_pkg
# Loading work.audio_cntrl_pkg
# Loading work.lcd_graphics_controller_pkg(body)
# Loading work.ball_game_pkg
# Loading work.gfx_if_pkg(body)
# Loading work.math_pkg(body)
# Loading work.top(arch)
# Loading work.dbg_port(arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.dbg_port_top(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading work.display_switch(arch)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.sync(beh)
# Loading work.audio_cntrl_2s(arch)
# Loading work.audio_cntrl_top(structure)
# Loading work.prng_pkg
# Loading work.ball_game(arch_ex1)
# Loading work.prng(structure)
# Loading work.lcd_graphics_controller(structure)
# Loading work.ssd_controller(arch)
# ** Warning: Design size of 781858 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/nes_clk has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/nes_latch has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/vga_r(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/vga_g(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/vga_b(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/vga_sync_n has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/vga_blank_n has no driver.
# This port will contribute value (U) to the signal network.
#  do scripts/wave.do
# run 5 us
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /top_tb/uut/pll_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# End time: 16:56:48 on Mar 23,2021, Elapsed time: 0:46:10
# Errors: 0, Warnings: 9
