{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615415443969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615415443994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 16:30:43 2021 " "Processing started: Wed Mar 10 16:30:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615415443994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415443994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415443994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615415446030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615415446030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryRegister " "Found entity 1: MemoryRegister" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469408 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SystemVerilog4.sv " "Can't analyze file -- file SystemVerilog4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1615415469434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CPU.sv(75) " "Verilog HDL warning at ALU_CPU.sv(75): extended using \"x\" or \"z\"" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615415469447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CPU " "Found entity 1: ALU_CPU" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Shift " "Found entity 1: ALU_Shift" {  } { { "ALU_Shift.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Arithmetic " "Found entity 1: ALU_Arithmetic" {  } { { "ALU_Arithmetic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_Logic.sv(28) " "Verilog HDL warning at ALU_Logic.sv(28): extended using \"x\" or \"z\"" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615415469502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Logic " "Found entity 1: ALU_Logic" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux4.sv(25) " "Verilog HDL warning at Mux4.sv(25): extended using \"x\" or \"z\"" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615415469521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415469566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615415469698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:instructionRegister " "Elaborating entity \"IR\" for hierarchy \"IR:instructionRegister\"" {  } { { "CPU.sv" "instructionRegister" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415469707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryRegister MemoryRegister:MR " "Elaborating entity \"MemoryRegister\" for hierarchy \"MemoryRegister:MR\"" {  } { { "CPU.sv" "MR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415469716 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i MemoryRegister.sv(30) " "Verilog HDL Always Construct warning at MemoryRegister.sv(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615415469719 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469723 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469723 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469723 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469723 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469723 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469723 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469724 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469724 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469724 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469724 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469724 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469724 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469725 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469725 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469725 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469726 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469726 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469726 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469726 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469727 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469727 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469727 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469727 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469728 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469728 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469728 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469729 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469729 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469729 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469729 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469729 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469730 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469730 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469730 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469730 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469731 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469731 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469731 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469732 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469732 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469732 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469732 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469733 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469733 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469733 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469733 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469734 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469734 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469734 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469734 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469735 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469735 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469735 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469735 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469736 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469736 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469736 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469737 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469737 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469737 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469737 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469738 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469738 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415469738 "|CPU|MemoryRegister:MR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitRegister BitRegister:bitR " "Elaborating entity \"BitRegister\" for hierarchy \"BitRegister:bitR\"" {  } { { "CPU.sv" "bitR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415469805 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "BitRegister.sv(14) " "Verilog HDL warning at BitRegister.sv(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615415469827 "|CPU|BitRegister:bitR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CPU ALU_CPU:alu " "Elaborating entity \"ALU_CPU\" for hierarchy \"ALU_CPU:alu\"" {  } { { "CPU.sv" "alu" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415469833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Arithmetic ALU_CPU:alu\|ALU_Arithmetic:ALUA " "Elaborating entity \"ALU_Arithmetic\" for hierarchy \"ALU_CPU:alu\|ALU_Arithmetic:ALUA\"" {  } { { "ALU_CPU.sv" "ALUA" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415469992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU_CPU:alu\|ALU_Arithmetic:ALUA\|Adder:suma " "Elaborating entity \"Adder\" for hierarchy \"ALU_CPU:alu\|ALU_Arithmetic:ALUA\|Adder:suma\"" {  } { { "ALU_Arithmetic.sv" "suma" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415470018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Logic ALU_CPU:alu\|ALU_Logic:ALUL " "Elaborating entity \"ALU_Logic\" for hierarchy \"ALU_CPU:alu\|ALU_Logic:ALUL\"" {  } { { "ALU_CPU.sv" "ALUL" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415470034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU_Logic.sv(28) " "Verilog HDL assignment warning at ALU_Logic.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615415470044 "|CPU|ALU_CPU:alu|ALU_Logic:ALUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Shift ALU_CPU:alu\|ALU_Shift:ALUS " "Elaborating entity \"ALU_Shift\" for hierarchy \"ALU_CPU:alu\|ALU_Shift:ALUS\"" {  } { { "ALU_CPU.sv" "ALUS" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415470050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:mux2Register " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:mux2Register\"" {  } { { "CPU.sv" "mux2Register" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415470067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mux4.sv(25) " "Verilog HDL assignment warning at Mux4.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615415470075 "|CPU|Mux4:mux2Register"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615415471889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415474178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615415474600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415474600 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkEn_i " "No output dependent on input pin \"clkEn_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615415475100 "|CPU|clkEn_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[14\] " "No output dependent on input pin \"inst_dat_i\[14\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615415475100 "|CPU|inst_dat_i[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615415475100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615415475101 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615415475101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615415475101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615415475101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615415475231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 16:31:15 2021 " "Processing ended: Wed Mar 10 16:31:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615415475231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615415475231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615415475231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415475231 ""}
