Reading pref.tcl

# 2021.2

# vsim -c -voptargs="+acc" tb -do "../testpy/modelsim_framework.do" 
# Start time: 01:38:22 on Dec 09,2021
# ** Error: (vsim-7) Failed to open  file "/home/rjlawson/Downloads/project-2/internal/ModelSimContainer/work/@_opt/_deps" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "/home/rjlawson/Downloads/project-2/internal/ModelSimContainer/work/@_opt/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.controlunit(behavioral)#1
# Loading work.mux_32bit_dataflow(dataflow)#1
# Loading work.programcounter(behavorial)#1
# Loading work.fulladder_n(pizza_n)#1
# Loading work.fulladder(pizza)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.extender_n(behavior)#1
# Loading work.mux_32bit_dataflow(dataflow)#2
# ** Warning: (vsim-3473) Component instance "generic_register_file : Register_File" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips File: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# Loading work.alu_32bit(structural)#1
# ** Warning: (vsim-3473) Component instance "generic_32bit_and : and_32bit_data" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/generic_32bit_ALU File: /home/rjlawson/Downloads/project-2/src/ALU_32bit.vhd
# Loading work.xor_32bit_data(dataflow)#1
# Loading work.nor_32bit_data(dataflow)#1
# Loading work.addsub(behavior)#1
# ** Warning: (vsim-3473) Component instance "onescomp0 : OnesComp_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/generic_32bit_ALU/generic_add File: /home/rjlawson/Downloads/project-2/src/addsub.vhd
# ** Warning: (vsim-3473) Component instance "mux0 : mux2t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/generic_32bit_ALU/generic_add File: /home/rjlawson/Downloads/project-2/src/addsub.vhd
# ** Warning: (vsim-3473) Component instance "onescomp0 : OnesComp_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/generic_32bit_ALU/generic_sub File: /home/rjlawson/Downloads/project-2/src/addsub.vhd
# ** Warning: (vsim-3473) Component instance "mux0 : mux2t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/generic_32bit_ALU/generic_sub File: /home/rjlawson/Downloads/project-2/src/addsub.vhd
# Loading work.barrel_shifter(bsh)#1
# Loading work.barrel_shifter(bsh)#2
# Loading work.barrel_shifter(bsh)#3
# do ../testpy/modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 6  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ns  Iteration: 3  Instance: /tb/MyMips/IMem
# End time: 01:38:23 on Dec 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 11
