// Seed: 1041827871
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    _id_1,
    id_2
);
  input logic [7:0] id_2;
  input wire _id_1;
  logic [id_1 : -1 'b0] id_3;
  module_0 modCall_1 ();
  logic [1  -  id_1 : -1] id_4;
endmodule
module module_2 (
    output supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_13 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : id_13] id_14;
endmodule
