
*** Running vivado
    with args -log c_counter_binary_down_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_counter_binary_down_2.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c_counter_binary_down_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 405.715 ; gain = 195.625
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_down_2' [u:/Lab 9/Egg_timer/Egg_timer.srcs/sources_1/ip/c_counter_binary_down_2/synth/c_counter_binary_down_2.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_down_2' (8#1) [u:/Lab 9/Egg_timer/Egg_timer.srcs/sources_1/ip/c_counter_binary_down_2/synth/c_counter_binary_down_2.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 449.672 ; gain = 239.582
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 449.672 ; gain = 239.582
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 713.656 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 713.656 ; gain = 503.566
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 713.656 ; gain = 503.566
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 713.656 ; gain = 503.566
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 713.656 ; gain = 503.566
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 713.656 ; gain = 503.566
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 713.656 ; gain = 503.566
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 714.211 ; gain = 504.121
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    15|
|2     |LUT5  |     1|
|3     |LUT6  |     2|
|4     |MUXCY |    15|
|5     |XORCY |    16|
|6     |FDRE  |    16|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 722.867 ; gain = 512.777
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 739.949 ; gain = 411.742
