|lab3
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => clk25.CLK
CLOCK_50 => nios_system:V1.clk
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= <VCC>
HEX0[3] <= <VCC>
HEX0[4] <= <VCC>
HEX0[5] <= <VCC>
HEX0[6] <= <VCC>
HEX1[0] <= <VCC>
HEX1[1] <= <VCC>
HEX1[2] <= <VCC>
HEX1[3] <= <VCC>
HEX1[4] <= <VCC>
HEX1[5] <= <VCC>
HEX1[6] <= <VCC>
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <VCC>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <VCC>
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <VCC>
HEX6[0] <= <GND>
HEX6[1] <= <VCC>
HEX6[2] <= <VCC>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <VCC>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <VCC>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LEDG[0] <= <VCC>
LEDG[1] <= <VCC>
LEDG[2] <= <VCC>
LEDG[3] <= <VCC>
LEDG[4] <= <VCC>
LEDG[5] <= <VCC>
LEDG[6] <= <VCC>
LEDG[7] <= <VCC>
LEDG[8] <= <VCC>
LEDR[0] <= <VCC>
LEDR[1] <= <VCC>
LEDR[2] <= <VCC>
LEDR[3] <= <VCC>
LEDR[4] <= <VCC>
LEDR[5] <= <VCC>
LEDR[6] <= <VCC>
LEDR[7] <= <VCC>
LEDR[8] <= <VCC>
LEDR[9] <= <VCC>
LEDR[10] <= <VCC>
LEDR[11] <= <VCC>
LEDR[12] <= <VCC>
LEDR[13] <= <VCC>
LEDR[14] <= <VCC>
LEDR[15] <= <VCC>
LEDR[16] <= <VCC>
LEDR[17] <= <VCC>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <= DRAM_DQ[0]~0
DRAM_DQ[1] <= DRAM_DQ[1]~1
DRAM_DQ[2] <= DRAM_DQ[2]~2
DRAM_DQ[3] <= DRAM_DQ[3]~3
DRAM_DQ[4] <= DRAM_DQ[4]~4
DRAM_DQ[5] <= DRAM_DQ[5]~5
DRAM_DQ[6] <= DRAM_DQ[6]~6
DRAM_DQ[7] <= DRAM_DQ[7]~7
DRAM_DQ[8] <= DRAM_DQ[8]~8
DRAM_DQ[9] <= DRAM_DQ[9]~9
DRAM_DQ[10] <= DRAM_DQ[10]~10
DRAM_DQ[11] <= DRAM_DQ[11]~11
DRAM_DQ[12] <= DRAM_DQ[12]~12
DRAM_DQ[13] <= DRAM_DQ[13]~13
DRAM_DQ[14] <= DRAM_DQ[14]~14
DRAM_DQ[15] <= DRAM_DQ[15]~16
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <VCC>
DRAM_CAS_N <= <VCC>
DRAM_RAS_N <= <VCC>
DRAM_CS_N <= <VCC>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <= FL_DQ[0]~0
FL_DQ[1] <= FL_DQ[1]~1
FL_DQ[2] <= FL_DQ[2]~2
FL_DQ[3] <= FL_DQ[3]~3
FL_DQ[4] <= FL_DQ[4]~4
FL_DQ[5] <= FL_DQ[5]~5
FL_DQ[6] <= FL_DQ[6]~6
FL_DQ[7] <= FL_DQ[7]~7
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <VCC>
FL_RST_N <= <GND>
FL_OE_N <= <VCC>
FL_CE_N <= <VCC>
SRAM_DQ[0] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[0]
SRAM_DQ[0] <= SRAM_DQ[0]~0
SRAM_DQ[1] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[1]
SRAM_DQ[1] <= SRAM_DQ[1]~1
SRAM_DQ[2] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[2]
SRAM_DQ[2] <= SRAM_DQ[2]~2
SRAM_DQ[3] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[3]
SRAM_DQ[3] <= SRAM_DQ[3]~3
SRAM_DQ[4] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[4]
SRAM_DQ[4] <= SRAM_DQ[4]~4
SRAM_DQ[5] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[5]
SRAM_DQ[5] <= SRAM_DQ[5]~5
SRAM_DQ[6] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[6]
SRAM_DQ[6] <= SRAM_DQ[6]~6
SRAM_DQ[7] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[7]
SRAM_DQ[7] <= SRAM_DQ[7]~7
SRAM_DQ[8] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[8]
SRAM_DQ[8] <= SRAM_DQ[8]~8
SRAM_DQ[9] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[9]
SRAM_DQ[9] <= SRAM_DQ[9]~9
SRAM_DQ[10] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[10]
SRAM_DQ[10] <= SRAM_DQ[10]~10
SRAM_DQ[11] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[11]
SRAM_DQ[11] <= SRAM_DQ[11]~11
SRAM_DQ[12] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[12]
SRAM_DQ[12] <= SRAM_DQ[12]~12
SRAM_DQ[13] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[13]
SRAM_DQ[13] <= SRAM_DQ[13]~13
SRAM_DQ[14] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[14]
SRAM_DQ[14] <= SRAM_DQ[14]~14
SRAM_DQ[15] <= nios_system:V1.SRAM_DQ_to_and_from_the_sram[15]
SRAM_DQ[15] <= SRAM_DQ[15]~15
SRAM_ADDR[0] <= nios_system:V1.SRAM_ADDR_from_the_sram[0]
SRAM_ADDR[1] <= nios_system:V1.SRAM_ADDR_from_the_sram[1]
SRAM_ADDR[2] <= nios_system:V1.SRAM_ADDR_from_the_sram[2]
SRAM_ADDR[3] <= nios_system:V1.SRAM_ADDR_from_the_sram[3]
SRAM_ADDR[4] <= nios_system:V1.SRAM_ADDR_from_the_sram[4]
SRAM_ADDR[5] <= nios_system:V1.SRAM_ADDR_from_the_sram[5]
SRAM_ADDR[6] <= nios_system:V1.SRAM_ADDR_from_the_sram[6]
SRAM_ADDR[7] <= nios_system:V1.SRAM_ADDR_from_the_sram[7]
SRAM_ADDR[8] <= nios_system:V1.SRAM_ADDR_from_the_sram[8]
SRAM_ADDR[9] <= nios_system:V1.SRAM_ADDR_from_the_sram[9]
SRAM_ADDR[10] <= nios_system:V1.SRAM_ADDR_from_the_sram[10]
SRAM_ADDR[11] <= nios_system:V1.SRAM_ADDR_from_the_sram[11]
SRAM_ADDR[12] <= nios_system:V1.SRAM_ADDR_from_the_sram[12]
SRAM_ADDR[13] <= nios_system:V1.SRAM_ADDR_from_the_sram[13]
SRAM_ADDR[14] <= nios_system:V1.SRAM_ADDR_from_the_sram[14]
SRAM_ADDR[15] <= nios_system:V1.SRAM_ADDR_from_the_sram[15]
SRAM_ADDR[16] <= nios_system:V1.SRAM_ADDR_from_the_sram[16]
SRAM_ADDR[17] <= nios_system:V1.SRAM_ADDR_from_the_sram[17]
SRAM_UB_N <= nios_system:V1.SRAM_UB_N_from_the_sram
SRAM_LB_N <= nios_system:V1.SRAM_LB_N_from_the_sram
SRAM_WE_N <= nios_system:V1.SRAM_WE_N_from_the_sram
SRAM_CE_N <= nios_system:V1.SRAM_CE_N_from_the_sram
SRAM_OE_N <= nios_system:V1.SRAM_OE_N_from_the_sram
OTG_DATA[0] <= OTG_DATA[0]~0
OTG_DATA[1] <= OTG_DATA[1]~1
OTG_DATA[2] <= OTG_DATA[2]~2
OTG_DATA[3] <= OTG_DATA[3]~3
OTG_DATA[4] <= OTG_DATA[4]~4
OTG_DATA[5] <= OTG_DATA[5]~5
OTG_DATA[6] <= OTG_DATA[6]~6
OTG_DATA[7] <= OTG_DATA[7]~7
OTG_DATA[8] <= OTG_DATA[8]~8
OTG_DATA[9] <= OTG_DATA[9]~9
OTG_DATA[10] <= OTG_DATA[10]~10
OTG_DATA[11] <= OTG_DATA[11]~11
OTG_DATA[12] <= OTG_DATA[12]~12
OTG_DATA[13] <= OTG_DATA[13]~13
OTG_DATA[14] <= OTG_DATA[14]~14
OTG_DATA[15] <= OTG_DATA[15]~15
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <VCC>
OTG_RD_N <= <VCC>
OTG_WR_N <= <VCC>
OTG_RST_N <= <VCC>
OTG_FSPEED <= <VCC>
OTG_LSPEED <= <VCC>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <VCC>
OTG_DACK1_N <= <VCC>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= <VCC>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <= LCD_DATA[0]~0
LCD_DATA[1] <= LCD_DATA[1]~1
LCD_DATA[2] <= LCD_DATA[2]~2
LCD_DATA[3] <= LCD_DATA[3]~3
LCD_DATA[4] <= LCD_DATA[4]~4
LCD_DATA[5] <= LCD_DATA[5]~5
LCD_DATA[6] <= LCD_DATA[6]~6
LCD_DATA[7] <= LCD_DATA[7]~7
SD_DAT <= SD_DAT~0
SD_DAT3 <= <VCC>
SD_CMD <= <VCC>
SD_CLK <= <VCC>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <= I2C_SDAT~0
I2C_SCLK <= <VCC>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= de2_vga_raster:V2.VGA_CLK
VGA_HS <= de2_vga_raster:V2.VGA_HS
VGA_VS <= de2_vga_raster:V2.VGA_VS
VGA_BLANK <= de2_vga_raster:V2.VGA_BLANK
VGA_SYNC <= de2_vga_raster:V2.VGA_SYNC
VGA_R[0] <= de2_vga_raster:V2.VGA_R[0]
VGA_R[1] <= de2_vga_raster:V2.VGA_R[1]
VGA_R[2] <= de2_vga_raster:V2.VGA_R[2]
VGA_R[3] <= de2_vga_raster:V2.VGA_R[3]
VGA_R[4] <= de2_vga_raster:V2.VGA_R[4]
VGA_R[5] <= de2_vga_raster:V2.VGA_R[5]
VGA_R[6] <= de2_vga_raster:V2.VGA_R[6]
VGA_R[7] <= de2_vga_raster:V2.VGA_R[7]
VGA_R[8] <= de2_vga_raster:V2.VGA_R[8]
VGA_R[9] <= de2_vga_raster:V2.VGA_R[9]
VGA_G[0] <= de2_vga_raster:V2.VGA_G[0]
VGA_G[1] <= de2_vga_raster:V2.VGA_G[1]
VGA_G[2] <= de2_vga_raster:V2.VGA_G[2]
VGA_G[3] <= de2_vga_raster:V2.VGA_G[3]
VGA_G[4] <= de2_vga_raster:V2.VGA_G[4]
VGA_G[5] <= de2_vga_raster:V2.VGA_G[5]
VGA_G[6] <= de2_vga_raster:V2.VGA_G[6]
VGA_G[7] <= de2_vga_raster:V2.VGA_G[7]
VGA_G[8] <= de2_vga_raster:V2.VGA_G[8]
VGA_G[9] <= de2_vga_raster:V2.VGA_G[9]
VGA_B[0] <= de2_vga_raster:V2.VGA_B[0]
VGA_B[1] <= de2_vga_raster:V2.VGA_B[1]
VGA_B[2] <= de2_vga_raster:V2.VGA_B[2]
VGA_B[3] <= de2_vga_raster:V2.VGA_B[3]
VGA_B[4] <= de2_vga_raster:V2.VGA_B[4]
VGA_B[5] <= de2_vga_raster:V2.VGA_B[5]
VGA_B[6] <= de2_vga_raster:V2.VGA_B[6]
VGA_B[7] <= de2_vga_raster:V2.VGA_B[7]
VGA_B[8] <= de2_vga_raster:V2.VGA_B[8]
VGA_B[9] <= de2_vga_raster:V2.VGA_B[9]
ENET_DATA[0] <= ENET_DATA[0]~0
ENET_DATA[1] <= ENET_DATA[1]~1
ENET_DATA[2] <= ENET_DATA[2]~2
ENET_DATA[3] <= ENET_DATA[3]~3
ENET_DATA[4] <= ENET_DATA[4]~4
ENET_DATA[5] <= ENET_DATA[5]~5
ENET_DATA[6] <= ENET_DATA[6]~6
ENET_DATA[7] <= ENET_DATA[7]~7
ENET_DATA[8] <= ENET_DATA[8]~8
ENET_DATA[9] <= ENET_DATA[9]~9
ENET_DATA[10] <= ENET_DATA[10]~10
ENET_DATA[11] <= ENET_DATA[11]~11
ENET_DATA[12] <= ENET_DATA[12]~12
ENET_DATA[13] <= ENET_DATA[13]~13
ENET_DATA[14] <= ENET_DATA[14]~14
ENET_DATA[15] <= ENET_DATA[15]~15
ENET_CMD <= <GND>
ENET_CS_N <= <VCC>
ENET_WR_N <= <VCC>
ENET_RD_N <= <VCC>
ENET_RST_N <= <VCC>
ENET_CLK <= <GND>
ENET_INT => ~NO_FANOUT~
AUD_ADCLRCK <= AUD_ADCLRCK~0
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <= AUD_DACLRCK~0
AUD_DACDAT <= <VCC>
AUD_BCLK <= AUD_BCLK~0
AUD_XCK <= <VCC>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0[0] <= GPIO_0[0]~0
GPIO_0[1] <= GPIO_0[1]~1
GPIO_0[2] <= GPIO_0[2]~2
GPIO_0[3] <= GPIO_0[3]~3
GPIO_0[4] <= GPIO_0[4]~4
GPIO_0[5] <= GPIO_0[5]~5
GPIO_0[6] <= GPIO_0[6]~6
GPIO_0[7] <= GPIO_0[7]~7
GPIO_0[8] <= GPIO_0[8]~8
GPIO_0[9] <= GPIO_0[9]~9
GPIO_0[10] <= GPIO_0[10]~10
GPIO_0[11] <= GPIO_0[11]~11
GPIO_0[12] <= GPIO_0[12]~12
GPIO_0[13] <= GPIO_0[13]~13
GPIO_0[14] <= GPIO_0[14]~14
GPIO_0[15] <= GPIO_0[15]~15
GPIO_0[16] <= GPIO_0[16]~16
GPIO_0[17] <= GPIO_0[17]~17
GPIO_0[18] <= GPIO_0[18]~18
GPIO_0[19] <= GPIO_0[19]~19
GPIO_0[20] <= GPIO_0[20]~20
GPIO_0[21] <= GPIO_0[21]~21
GPIO_0[22] <= GPIO_0[22]~22
GPIO_0[23] <= GPIO_0[23]~23
GPIO_0[24] <= GPIO_0[24]~24
GPIO_0[25] <= GPIO_0[25]~25
GPIO_0[26] <= GPIO_0[26]~26
GPIO_0[27] <= GPIO_0[27]~27
GPIO_0[28] <= GPIO_0[28]~28
GPIO_0[29] <= GPIO_0[29]~29
GPIO_0[30] <= GPIO_0[30]~30
GPIO_0[31] <= GPIO_0[31]~31
GPIO_0[32] <= GPIO_0[32]~32
GPIO_0[33] <= GPIO_0[33]~33
GPIO_0[34] <= GPIO_0[34]~34
GPIO_0[35] <= GPIO_0[35]~35
GPIO_1[0] <= GPIO_1[0]~22
GPIO_1[1] <= GPIO_1[1]~21
GPIO_1[2] <= GPIO_1[2]~20
GPIO_1[3] <= GPIO_1[3]~19
GPIO_1[4] <= GPIO_1[4]~18
GPIO_1[5] <= GPIO_1[5]~17
GPIO_1[6] <= GPIO_1[6]~16
GPIO_1[7] <= GPIO_1[7]~15
GPIO_1[8] <= GPIO_1[8]~14
GPIO_1[9] <= GPIO_1[9]~13
GPIO_1[10] <= GPIO_1[10]~12
GPIO_1[11] <= GPIO_1[11]~11
GPIO_1[12] <= GPIO_1[12]~10
GPIO_1[13] <= GPIO_1[13]~9
GPIO_1[14] <= GPIO_1[14]~8
GPIO_1[15] <= GPIO_1[15]~7
GPIO_1[16] <= GPIO_1[16]~6
GPIO_1[17] <= GPIO_1[17]~5
GPIO_1[18] <= GPIO_1[18]~4
GPIO_1[19] <= GPIO_1[19]~3
GPIO_1[20] <= GPIO_1[20]~2
GPIO_1[21] <= GPIO_1[21]~1
GPIO_1[22] <= GPIO_1[22]~0
GPIO_1[23] <= GPIO_1[23]~23
GPIO_1[24] <= GPIO_1[24]~24
GPIO_1[25] <= GPIO_1[25]~25
GPIO_1[26] <= GPIO_1[26]~26
GPIO_1[27] <= GPIO_1[27]~27
GPIO_1[28] <= GPIO_1[28]~28
GPIO_1[29] <= GPIO_1[29]~29
GPIO_1[30] <= GPIO_1[30]~30
GPIO_1[31] <= GPIO_1[31]~31
GPIO_1[32] <= GPIO_1[32]~32
GPIO_1[33] <= GPIO_1[33]~33
GPIO_1[34] <= GPIO_1[34]~34
GPIO_1[35] <= GPIO_1[35]~35


|lab3|nios_system:V1
clk => nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch.clk
clk => vga:the_vga.clk
clk => vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0.clk
clk => sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0.clk
clk => jtag_uart:the_jtag_uart.clk
clk => jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave.clk
clk => cpu:the_cpu.jtag_debug_module_clk
clk => cpu:the_cpu.clk
clk => cpu_instruction_master_arbitrator:the_cpu_instruction_master.clk
clk => cpu_data_master_arbitrator:the_cpu_data_master.clk
clk => cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module.clk
reset_n => reset_n_sources~0.IN1
SRAM_ADDR_from_the_sram[0] <= sram:the_sram.SRAM_ADDR[0]
SRAM_ADDR_from_the_sram[1] <= sram:the_sram.SRAM_ADDR[1]
SRAM_ADDR_from_the_sram[2] <= sram:the_sram.SRAM_ADDR[2]
SRAM_ADDR_from_the_sram[3] <= sram:the_sram.SRAM_ADDR[3]
SRAM_ADDR_from_the_sram[4] <= sram:the_sram.SRAM_ADDR[4]
SRAM_ADDR_from_the_sram[5] <= sram:the_sram.SRAM_ADDR[5]
SRAM_ADDR_from_the_sram[6] <= sram:the_sram.SRAM_ADDR[6]
SRAM_ADDR_from_the_sram[7] <= sram:the_sram.SRAM_ADDR[7]
SRAM_ADDR_from_the_sram[8] <= sram:the_sram.SRAM_ADDR[8]
SRAM_ADDR_from_the_sram[9] <= sram:the_sram.SRAM_ADDR[9]
SRAM_ADDR_from_the_sram[10] <= sram:the_sram.SRAM_ADDR[10]
SRAM_ADDR_from_the_sram[11] <= sram:the_sram.SRAM_ADDR[11]
SRAM_ADDR_from_the_sram[12] <= sram:the_sram.SRAM_ADDR[12]
SRAM_ADDR_from_the_sram[13] <= sram:the_sram.SRAM_ADDR[13]
SRAM_ADDR_from_the_sram[14] <= sram:the_sram.SRAM_ADDR[14]
SRAM_ADDR_from_the_sram[15] <= sram:the_sram.SRAM_ADDR[15]
SRAM_ADDR_from_the_sram[16] <= sram:the_sram.SRAM_ADDR[16]
SRAM_ADDR_from_the_sram[17] <= sram:the_sram.SRAM_ADDR[17]
SRAM_CE_N_from_the_sram <= sram:the_sram.SRAM_CE_N
SRAM_DQ_to_and_from_the_sram[0] <= sram:the_sram.SRAM_DQ[0]
SRAM_DQ_to_and_from_the_sram[1] <= sram:the_sram.SRAM_DQ[1]
SRAM_DQ_to_and_from_the_sram[2] <= sram:the_sram.SRAM_DQ[2]
SRAM_DQ_to_and_from_the_sram[3] <= sram:the_sram.SRAM_DQ[3]
SRAM_DQ_to_and_from_the_sram[4] <= sram:the_sram.SRAM_DQ[4]
SRAM_DQ_to_and_from_the_sram[5] <= sram:the_sram.SRAM_DQ[5]
SRAM_DQ_to_and_from_the_sram[6] <= sram:the_sram.SRAM_DQ[6]
SRAM_DQ_to_and_from_the_sram[7] <= sram:the_sram.SRAM_DQ[7]
SRAM_DQ_to_and_from_the_sram[8] <= sram:the_sram.SRAM_DQ[8]
SRAM_DQ_to_and_from_the_sram[9] <= sram:the_sram.SRAM_DQ[9]
SRAM_DQ_to_and_from_the_sram[10] <= sram:the_sram.SRAM_DQ[10]
SRAM_DQ_to_and_from_the_sram[11] <= sram:the_sram.SRAM_DQ[11]
SRAM_DQ_to_and_from_the_sram[12] <= sram:the_sram.SRAM_DQ[12]
SRAM_DQ_to_and_from_the_sram[13] <= sram:the_sram.SRAM_DQ[13]
SRAM_DQ_to_and_from_the_sram[14] <= sram:the_sram.SRAM_DQ[14]
SRAM_DQ_to_and_from_the_sram[15] <= sram:the_sram.SRAM_DQ[15]
SRAM_LB_N_from_the_sram <= sram:the_sram.SRAM_LB_N
SRAM_OE_N_from_the_sram <= sram:the_sram.SRAM_OE_N
SRAM_UB_N_from_the_sram <= sram:the_sram.SRAM_UB_N
SRAM_WE_N_from_the_sram <= sram:the_sram.SRAM_WE_N
center_x_from_the_vga[0] <= vga:the_vga.center_x[0]
center_x_from_the_vga[1] <= vga:the_vga.center_x[1]
center_x_from_the_vga[2] <= vga:the_vga.center_x[2]
center_x_from_the_vga[3] <= vga:the_vga.center_x[3]
center_x_from_the_vga[4] <= vga:the_vga.center_x[4]
center_x_from_the_vga[5] <= vga:the_vga.center_x[5]
center_x_from_the_vga[6] <= vga:the_vga.center_x[6]
center_x_from_the_vga[7] <= vga:the_vga.center_x[7]
center_x_from_the_vga[8] <= vga:the_vga.center_x[8]
center_x_from_the_vga[9] <= vga:the_vga.center_x[9]
center_y_from_the_vga[0] <= vga:the_vga.center_y[0]
center_y_from_the_vga[1] <= vga:the_vga.center_y[1]
center_y_from_the_vga[2] <= vga:the_vga.center_y[2]
center_y_from_the_vga[3] <= vga:the_vga.center_y[3]
center_y_from_the_vga[4] <= vga:the_vga.center_y[4]
center_y_from_the_vga[5] <= vga:the_vga.center_y[5]
center_y_from_the_vga[6] <= vga:the_vga.center_y[6]
center_y_from_the_vga[7] <= vga:the_vga.center_y[7]
center_y_from_the_vga[8] <= vga:the_vga.center_y[8]
center_y_from_the_vga[9] <= vga:the_vga.center_y[9]


|lab3|nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN41
cpu_data_master_address_to_slave[12] => Equal0.IN40
cpu_data_master_address_to_slave[13] => Equal0.IN39
cpu_data_master_address_to_slave[14] => Equal0.IN38
cpu_data_master_address_to_slave[15] => Equal0.IN37
cpu_data_master_address_to_slave[16] => Equal0.IN36
cpu_data_master_address_to_slave[17] => Equal0.IN35
cpu_data_master_address_to_slave[18] => Equal0.IN34
cpu_data_master_address_to_slave[19] => Equal0.IN33
cpu_data_master_address_to_slave[20] => Equal0.IN32
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAIN
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_data_master_write => cpu_jtag_debug_module_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN0
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN41
cpu_instruction_master_address_to_slave[12] => Equal1.IN40
cpu_instruction_master_address_to_slave[13] => Equal1.IN39
cpu_instruction_master_address_to_slave[14] => Equal1.IN38
cpu_instruction_master_address_to_slave[15] => Equal1.IN37
cpu_instruction_master_address_to_slave[16] => Equal1.IN36
cpu_instruction_master_address_to_slave[17] => Equal1.IN35
cpu_instruction_master_address_to_slave[18] => Equal1.IN34
cpu_instruction_master_address_to_slave[19] => Equal1.IN33
cpu_instruction_master_address_to_slave[20] => Equal1.IN32
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~0.IN0
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= <GND>
cpu_data_master_requests_cpu_jtag_debug_module <= internal_cpu_data_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= <GND>
cpu_instruction_master_requests_cpu_jtag_debug_module <= internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_data_master_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master
clk => internal_cpu_data_master_waitrequest.CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[0].CLK
clk => internal_cpu_data_master_no_byte_enables_and_last_term.CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => internal_cpu_data_master_dbs_address[1].CLK
clk => internal_cpu_data_master_dbs_address[0].CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_byteenable_sram_avalon_slave_0[0] => WideOr0.IN1
cpu_data_master_byteenable_sram_avalon_slave_0[1] => WideOr0.IN0
cpu_data_master_debugaccess => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_0~1.IN1
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_sram_avalon_slave_0 => pre_dbs_count_enable~6.IN1
cpu_data_master_granted_sram_avalon_slave_0 => pre_dbs_count_enable~3.IN1
cpu_data_master_granted_sram_avalon_slave_0 => r_0~22.IN1
cpu_data_master_granted_vga_avalon_slave_0 => ~NO_FANOUT~
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~6.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~9.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~12.IN0
cpu_data_master_qualified_request_sram_avalon_slave_0 => r_0~19.IN1
cpu_data_master_qualified_request_sram_avalon_slave_0 => r_0~28.IN1
cpu_data_master_qualified_request_sram_avalon_slave_0 => r_0~24.IN1
cpu_data_master_qualified_request_sram_avalon_slave_0 => r_0~22.IN0
cpu_data_master_qualified_request_vga_avalon_slave_0 => r_0~32.IN1
cpu_data_master_qualified_request_vga_avalon_slave_0 => r_0~37.IN1
cpu_data_master_qualified_request_vga_avalon_slave_0 => r_0~34.IN1
cpu_data_master_read => r_0~35.IN0
cpu_data_master_read => r_0~25.IN1
cpu_data_master_read => r_0~4.IN0
cpu_data_master_read => pre_dbs_count_enable~3.IN0
cpu_data_master_read => r_0~11.IN0
cpu_data_master_read => r_0~34.IN0
cpu_data_master_read => r_0~24.IN0
cpu_data_master_read => r_0~3.IN0
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_sram_avalon_slave_0 => ~NO_FANOUT~
cpu_data_master_read_data_valid_vga_avalon_slave_0 => ~NO_FANOUT~
cpu_data_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~31.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~30.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~29.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~28.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~27.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~26.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~25.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~24.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~23.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~22.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~21.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~20.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~19.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~18.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~17.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~16.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~15.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~14.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~13.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~12.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~11.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~10.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~9.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~8.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~7.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~6.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~5.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~4.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~3.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~2.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~1.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~0.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[0].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[1].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[2].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[3].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[4].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[5].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[6].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[7].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[8].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[9].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[10].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[11].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[12].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[13].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[14].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[15].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[16].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[17].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[18].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[19].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[20].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[21].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[22].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[23].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[24].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[25].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[26].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[27].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[28].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[29].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[30].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[31].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_0~9.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~63.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~62.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~61.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~60.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~59.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~58.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~57.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~56.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~55.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~54.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~53.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~52.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~51.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~50.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~49.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~48.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~47.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~46.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~45.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~44.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~43.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~42.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~41.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~40.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~39.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~38.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~37.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~36.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~35.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~34.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~33.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~32.IN1
cpu_data_master_requests_sram_avalon_slave_0 => dbs_count_enable~0.IN1
cpu_data_master_requests_sram_avalon_slave_0 => pre_dbs_count_enable~0.IN1
cpu_data_master_requests_sram_avalon_slave_0 => r_0~20.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~127.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~126.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~125.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~124.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~123.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~122.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~121.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~120.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~119.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~118.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~117.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~116.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~115.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~114.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~113.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~112.IN0
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~111.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~110.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~109.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~108.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~107.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~106.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~105.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~104.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~103.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~102.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~101.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~100.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~99.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~98.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~97.IN1
cpu_data_master_requests_sram_avalon_slave_0 => cpu_data_master_readdata~96.IN1
cpu_data_master_requests_sram_avalon_slave_0 => Add0.IN2
cpu_data_master_requests_vga_avalon_slave_0 => r_0~32.IN0
cpu_data_master_write => r_0~38.IN0
cpu_data_master_write => r_0~29.IN1
cpu_data_master_write => r_0~7.IN0
cpu_data_master_write => dbs_count_enable~1.IN0
cpu_data_master_write => pre_dbs_count_enable~6.IN0
cpu_data_master_write => pre_dbs_count_enable~1.IN0
cpu_data_master_write => last_dbs_term_and_run~0.IN0
cpu_data_master_write => r_0~17.IN0
cpu_data_master_write => r_0~11.IN1
cpu_data_master_write => r_0~37.IN0
cpu_data_master_write => r_0~28.IN0
cpu_data_master_write => r_0~6.IN0
cpu_data_master_writedata[0] => A_WE_StdLogicVector~16.DATAA
cpu_data_master_writedata[1] => A_WE_StdLogicVector~15.DATAA
cpu_data_master_writedata[2] => A_WE_StdLogicVector~14.DATAA
cpu_data_master_writedata[3] => A_WE_StdLogicVector~13.DATAA
cpu_data_master_writedata[4] => A_WE_StdLogicVector~12.DATAA
cpu_data_master_writedata[5] => A_WE_StdLogicVector~11.DATAA
cpu_data_master_writedata[6] => A_WE_StdLogicVector~10.DATAA
cpu_data_master_writedata[7] => A_WE_StdLogicVector~9.DATAA
cpu_data_master_writedata[8] => A_WE_StdLogicVector~8.DATAA
cpu_data_master_writedata[9] => A_WE_StdLogicVector~7.DATAA
cpu_data_master_writedata[10] => A_WE_StdLogicVector~6.DATAA
cpu_data_master_writedata[11] => A_WE_StdLogicVector~5.DATAA
cpu_data_master_writedata[12] => A_WE_StdLogicVector~4.DATAA
cpu_data_master_writedata[13] => A_WE_StdLogicVector~3.DATAA
cpu_data_master_writedata[14] => A_WE_StdLogicVector~2.DATAA
cpu_data_master_writedata[15] => A_WE_StdLogicVector~1.DATAA
cpu_data_master_writedata[16] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_writedata[17] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_writedata[18] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_writedata[19] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_writedata[20] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_writedata[21] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_writedata[22] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_writedata[23] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_writedata[24] => A_WE_StdLogicVector~8.DATAB
cpu_data_master_writedata[25] => A_WE_StdLogicVector~7.DATAB
cpu_data_master_writedata[26] => A_WE_StdLogicVector~6.DATAB
cpu_data_master_writedata[27] => A_WE_StdLogicVector~5.DATAB
cpu_data_master_writedata[28] => A_WE_StdLogicVector~4.DATAB
cpu_data_master_writedata[29] => A_WE_StdLogicVector~3.DATAB
cpu_data_master_writedata[30] => A_WE_StdLogicVector~2.DATAB
cpu_data_master_writedata[31] => A_WE_StdLogicVector~1.DATAB
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata~0.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata~31.IN1
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_sram_avalon_slave_0_end_xfer => pre_dbs_count_enable~4.IN1
d1_vga_avalon_slave_0_end_xfer => ~NO_FANOUT~
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata[0].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata[1].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata[2].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata[3].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata[4].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata[5].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata[6].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata[7].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata[8].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata[9].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata[10].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata[11].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata[12].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata[13].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata[14].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata[15].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata[16].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata[17].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata[18].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata[19].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata[20].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata[21].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata[22].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata[23].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata[24].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata[25].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata[26].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata[27].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata[28].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata[29].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata[30].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata[31].IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_0~13.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_data_master_no_byte_enables_and_last_term.ACLR
reset_n => internal_cpu_data_master_waitrequest.PRESET
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[0].ACLR
sram_avalon_slave_0_readdata_from_sa[0] => cpu_data_master_readdata~112.IN1
sram_avalon_slave_0_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sram_avalon_slave_0_readdata_from_sa[1] => cpu_data_master_readdata~113.IN1
sram_avalon_slave_0_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sram_avalon_slave_0_readdata_from_sa[2] => cpu_data_master_readdata~114.IN1
sram_avalon_slave_0_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sram_avalon_slave_0_readdata_from_sa[3] => cpu_data_master_readdata~115.IN1
sram_avalon_slave_0_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sram_avalon_slave_0_readdata_from_sa[4] => cpu_data_master_readdata~116.IN1
sram_avalon_slave_0_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sram_avalon_slave_0_readdata_from_sa[5] => cpu_data_master_readdata~117.IN1
sram_avalon_slave_0_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sram_avalon_slave_0_readdata_from_sa[6] => cpu_data_master_readdata~118.IN1
sram_avalon_slave_0_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sram_avalon_slave_0_readdata_from_sa[7] => cpu_data_master_readdata~119.IN1
sram_avalon_slave_0_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sram_avalon_slave_0_readdata_from_sa[8] => cpu_data_master_readdata~120.IN1
sram_avalon_slave_0_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sram_avalon_slave_0_readdata_from_sa[9] => cpu_data_master_readdata~121.IN1
sram_avalon_slave_0_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sram_avalon_slave_0_readdata_from_sa[10] => cpu_data_master_readdata~122.IN1
sram_avalon_slave_0_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sram_avalon_slave_0_readdata_from_sa[11] => cpu_data_master_readdata~123.IN1
sram_avalon_slave_0_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sram_avalon_slave_0_readdata_from_sa[12] => cpu_data_master_readdata~124.IN1
sram_avalon_slave_0_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sram_avalon_slave_0_readdata_from_sa[13] => cpu_data_master_readdata~125.IN1
sram_avalon_slave_0_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sram_avalon_slave_0_readdata_from_sa[14] => cpu_data_master_readdata~126.IN1
sram_avalon_slave_0_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sram_avalon_slave_0_readdata_from_sa[15] => cpu_data_master_readdata~127.IN1
sram_avalon_slave_0_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[0] <= internal_cpu_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[1] <= internal_cpu_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[0] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[1] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[2] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[3] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[4] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[5] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[6] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[7] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[8] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[9] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[10] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[11] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[12] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[13] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[14] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[15] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= <GND>
cpu_data_master_irq[2] <= <GND>
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_no_byte_enables_and_last_term <= internal_cpu_data_master_no_byte_enables_and_last_term.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata~128.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata~129.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata~130.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata~131.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata~132.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata~133.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata~134.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata~135.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata~136.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata~137.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata~138.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata~139.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata~140.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata~141.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata~142.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata~143.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata~144.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata~145.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata~146.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata~147.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata~148.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata~149.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata~150.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata~151.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata~152.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata~153.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata~154.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata~155.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata~156.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata~157.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata~158.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata~159.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= internal_cpu_data_master_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => dbs_16_reg_segment_0[15].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => internal_cpu_instruction_master_dbs_address[1].CLK
clk => internal_cpu_instruction_master_dbs_address[0].CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0~1.IN1
cpu_instruction_master_granted_sram_avalon_slave_0 => pre_dbs_count_enable~0.IN0
cpu_instruction_master_granted_sram_avalon_slave_0 => r_0~9.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN0
cpu_instruction_master_qualified_request_sram_avalon_slave_0 => r_0~7.IN1
cpu_instruction_master_qualified_request_sram_avalon_slave_0 => r_0~11.IN1
cpu_instruction_master_qualified_request_sram_avalon_slave_0 => r_0~9.IN1
cpu_instruction_master_read => r_0~13.IN0
cpu_instruction_master_read => r_0~4.IN0
cpu_instruction_master_read => pre_dbs_count_enable~0.IN1
cpu_instruction_master_read => r_0~11.IN0
cpu_instruction_master_read => r_0~3.IN0
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_sram_avalon_slave_0 => ~NO_FANOUT~
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~31.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~30.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~29.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~28.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~27.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~26.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~25.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~24.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~23.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~22.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~21.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~20.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~19.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~18.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~17.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~16.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~15.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~14.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~13.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~12.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~11.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~10.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~9.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~8.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~7.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~6.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~5.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~4.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~3.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~2.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~1.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~0.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => r_0~7.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~63.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~62.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~61.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~60.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~59.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~58.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~57.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~56.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~55.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~54.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~53.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~52.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~51.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~50.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~49.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~48.IN0
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~47.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~46.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~45.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~44.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~43.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~42.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~41.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~40.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~39.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~38.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~37.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~36.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~35.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~34.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~33.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => cpu_instruction_master_readdata~32.IN1
cpu_instruction_master_requests_sram_avalon_slave_0 => Add0.IN2
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata~0.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata~31.IN1
d1_cpu_jtag_debug_module_end_xfer => r_0~4.IN1
d1_sram_avalon_slave_0_end_xfer => r_0~12.IN1
d1_sram_avalon_slave_0_end_xfer => pre_dbs_count_enable.IN1
reset_n => internal_cpu_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_instruction_master_dbs_address[1].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[0].ACLR
sram_avalon_slave_0_readdata_from_sa[0] => cpu_instruction_master_readdata~48.IN1
sram_avalon_slave_0_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sram_avalon_slave_0_readdata_from_sa[1] => cpu_instruction_master_readdata~49.IN1
sram_avalon_slave_0_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sram_avalon_slave_0_readdata_from_sa[2] => cpu_instruction_master_readdata~50.IN1
sram_avalon_slave_0_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sram_avalon_slave_0_readdata_from_sa[3] => cpu_instruction_master_readdata~51.IN1
sram_avalon_slave_0_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sram_avalon_slave_0_readdata_from_sa[4] => cpu_instruction_master_readdata~52.IN1
sram_avalon_slave_0_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sram_avalon_slave_0_readdata_from_sa[5] => cpu_instruction_master_readdata~53.IN1
sram_avalon_slave_0_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sram_avalon_slave_0_readdata_from_sa[6] => cpu_instruction_master_readdata~54.IN1
sram_avalon_slave_0_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sram_avalon_slave_0_readdata_from_sa[7] => cpu_instruction_master_readdata~55.IN1
sram_avalon_slave_0_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sram_avalon_slave_0_readdata_from_sa[8] => cpu_instruction_master_readdata~56.IN1
sram_avalon_slave_0_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sram_avalon_slave_0_readdata_from_sa[9] => cpu_instruction_master_readdata~57.IN1
sram_avalon_slave_0_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sram_avalon_slave_0_readdata_from_sa[10] => cpu_instruction_master_readdata~58.IN1
sram_avalon_slave_0_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sram_avalon_slave_0_readdata_from_sa[11] => cpu_instruction_master_readdata~59.IN1
sram_avalon_slave_0_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sram_avalon_slave_0_readdata_from_sa[12] => cpu_instruction_master_readdata~60.IN1
sram_avalon_slave_0_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sram_avalon_slave_0_readdata_from_sa[13] => cpu_instruction_master_readdata~61.IN1
sram_avalon_slave_0_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sram_avalon_slave_0_readdata_from_sa[14] => cpu_instruction_master_readdata~62.IN1
sram_avalon_slave_0_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sram_avalon_slave_0_readdata_from_sa[15] => cpu_instruction_master_readdata~63.IN1
sram_avalon_slave_0_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[0] <= internal_cpu_instruction_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[1] <= internal_cpu_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata~64.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata~65.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata~66.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata~67.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata~68.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata~69.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata~70.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata~71.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata~72.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata~73.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata~74.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata~75.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata~76.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata~77.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata~78.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata~79.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata~80.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata~81.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata~82.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata~83.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata~84.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata~85.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata~86.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata~87.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata~88.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata~89.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata~90.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata~91.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata~92.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata~93.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata~94.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata~95.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu
clk => cpu_rf_module:cpu_rf.clock1
clk => cpu_rf_module:cpu_rf.clock0
clk => F_pc[18].CLK
clk => F_pc[17].CLK
clk => F_pc[16].CLK
clk => F_pc[15].CLK
clk => F_pc[14].CLK
clk => F_pc[13].CLK
clk => F_pc[12].CLK
clk => F_pc[11].CLK
clk => F_pc[10].CLK
clk => F_pc[9].CLK
clk => F_pc[8].CLK
clk => F_pc[7].CLK
clk => F_pc[6].CLK
clk => F_pc[5].CLK
clk => F_pc[4].CLK
clk => F_pc[3].CLK
clk => F_pc[2].CLK
clk => F_pc[1].CLK
clk => F_pc[0].CLK
clk => internal_i_read.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => hbreak_pending.CLK
clk => D_iw[31].CLK
clk => D_iw[30].CLK
clk => D_iw[29].CLK
clk => D_iw[28].CLK
clk => D_iw[27].CLK
clk => D_iw[26].CLK
clk => D_iw[25].CLK
clk => D_iw[24].CLK
clk => D_iw[23].CLK
clk => D_iw[22].CLK
clk => D_iw[21].CLK
clk => D_iw[20].CLK
clk => D_iw[19].CLK
clk => D_iw[18].CLK
clk => D_iw[17].CLK
clk => D_iw[16].CLK
clk => D_iw[15].CLK
clk => D_iw[14].CLK
clk => D_iw[13].CLK
clk => D_iw[12].CLK
clk => D_iw[11].CLK
clk => D_iw[10].CLK
clk => D_iw[9].CLK
clk => D_iw[8].CLK
clk => D_iw[7].CLK
clk => D_iw[6].CLK
clk => D_iw[5].CLK
clk => D_iw[4].CLK
clk => D_iw[3].CLK
clk => D_iw[2].CLK
clk => D_iw[1].CLK
clk => D_iw[0].CLK
clk => D_valid.CLK
clk => R_valid.CLK
clk => R_wr_dst_reg.CLK
clk => R_dst_regnum[4].CLK
clk => R_dst_regnum[3].CLK
clk => R_dst_regnum[2].CLK
clk => R_dst_regnum[1].CLK
clk => R_dst_regnum[0].CLK
clk => R_logic_op[1].CLK
clk => R_logic_op[0].CLK
clk => R_compare_op[1].CLK
clk => R_compare_op[0].CLK
clk => R_src2_use_imm.CLK
clk => E_valid.CLK
clk => E_new_inst.CLK
clk => E_src1[31].CLK
clk => E_src1[30].CLK
clk => E_src1[29].CLK
clk => E_src1[28].CLK
clk => E_src1[27].CLK
clk => E_src1[26].CLK
clk => E_src1[25].CLK
clk => E_src1[24].CLK
clk => E_src1[23].CLK
clk => E_src1[22].CLK
clk => E_src1[21].CLK
clk => E_src1[20].CLK
clk => E_src1[19].CLK
clk => E_src1[18].CLK
clk => E_src1[17].CLK
clk => E_src1[16].CLK
clk => E_src1[15].CLK
clk => E_src1[14].CLK
clk => E_src1[13].CLK
clk => E_src1[12].CLK
clk => E_src1[11].CLK
clk => E_src1[10].CLK
clk => E_src1[9].CLK
clk => E_src1[8].CLK
clk => E_src1[7].CLK
clk => E_src1[6].CLK
clk => E_src1[5].CLK
clk => E_src1[4].CLK
clk => E_src1[3].CLK
clk => E_src1[2].CLK
clk => E_src1[1].CLK
clk => E_src1[0].CLK
clk => E_src2[31].CLK
clk => E_src2[30].CLK
clk => E_src2[29].CLK
clk => E_src2[28].CLK
clk => E_src2[27].CLK
clk => E_src2[26].CLK
clk => E_src2[25].CLK
clk => E_src2[24].CLK
clk => E_src2[23].CLK
clk => E_src2[22].CLK
clk => E_src2[21].CLK
clk => E_src2[20].CLK
clk => E_src2[19].CLK
clk => E_src2[18].CLK
clk => E_src2[17].CLK
clk => E_src2[16].CLK
clk => E_src2[15].CLK
clk => E_src2[14].CLK
clk => E_src2[13].CLK
clk => E_src2[12].CLK
clk => E_src2[11].CLK
clk => E_src2[10].CLK
clk => E_src2[9].CLK
clk => E_src2[8].CLK
clk => E_src2[7].CLK
clk => E_src2[6].CLK
clk => E_src2[5].CLK
clk => E_src2[4].CLK
clk => E_src2[3].CLK
clk => E_src2[2].CLK
clk => E_src2[1].CLK
clk => E_src2[0].CLK
clk => E_invert_arith_src_msb.CLK
clk => E_alu_sub.CLK
clk => E_shift_rot_result[31].CLK
clk => E_shift_rot_result[30].CLK
clk => E_shift_rot_result[29].CLK
clk => E_shift_rot_result[28].CLK
clk => E_shift_rot_result[27].CLK
clk => E_shift_rot_result[26].CLK
clk => E_shift_rot_result[25].CLK
clk => E_shift_rot_result[24].CLK
clk => E_shift_rot_result[23].CLK
clk => E_shift_rot_result[22].CLK
clk => E_shift_rot_result[21].CLK
clk => E_shift_rot_result[20].CLK
clk => E_shift_rot_result[19].CLK
clk => E_shift_rot_result[18].CLK
clk => E_shift_rot_result[17].CLK
clk => E_shift_rot_result[16].CLK
clk => E_shift_rot_result[15].CLK
clk => E_shift_rot_result[14].CLK
clk => E_shift_rot_result[13].CLK
clk => E_shift_rot_result[12].CLK
clk => E_shift_rot_result[11].CLK
clk => E_shift_rot_result[10].CLK
clk => E_shift_rot_result[9].CLK
clk => E_shift_rot_result[8].CLK
clk => E_shift_rot_result[7].CLK
clk => E_shift_rot_result[6].CLK
clk => E_shift_rot_result[5].CLK
clk => E_shift_rot_result[4].CLK
clk => E_shift_rot_result[3].CLK
clk => E_shift_rot_result[2].CLK
clk => E_shift_rot_result[1].CLK
clk => E_shift_rot_result[0].CLK
clk => E_shift_rot_cnt[4].CLK
clk => E_shift_rot_cnt[3].CLK
clk => E_shift_rot_cnt[2].CLK
clk => E_shift_rot_cnt[1].CLK
clk => E_shift_rot_cnt[0].CLK
clk => internal_d_read.CLK
clk => d_writedata[31]~reg0.CLK
clk => d_writedata[30]~reg0.CLK
clk => d_writedata[29]~reg0.CLK
clk => d_writedata[28]~reg0.CLK
clk => d_writedata[27]~reg0.CLK
clk => d_writedata[26]~reg0.CLK
clk => d_writedata[25]~reg0.CLK
clk => d_writedata[24]~reg0.CLK
clk => d_writedata[23]~reg0.CLK
clk => d_writedata[22]~reg0.CLK
clk => d_writedata[21]~reg0.CLK
clk => d_writedata[20]~reg0.CLK
clk => d_writedata[19]~reg0.CLK
clk => d_writedata[18]~reg0.CLK
clk => d_writedata[17]~reg0.CLK
clk => d_writedata[16]~reg0.CLK
clk => d_writedata[15]~reg0.CLK
clk => d_writedata[14]~reg0.CLK
clk => d_writedata[13]~reg0.CLK
clk => d_writedata[12]~reg0.CLK
clk => d_writedata[11]~reg0.CLK
clk => d_writedata[10]~reg0.CLK
clk => d_writedata[9]~reg0.CLK
clk => d_writedata[8]~reg0.CLK
clk => d_writedata[7]~reg0.CLK
clk => d_writedata[6]~reg0.CLK
clk => d_writedata[5]~reg0.CLK
clk => d_writedata[4]~reg0.CLK
clk => d_writedata[3]~reg0.CLK
clk => d_writedata[2]~reg0.CLK
clk => d_writedata[1]~reg0.CLK
clk => d_writedata[0]~reg0.CLK
clk => internal_d_byteenable[3].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[0].CLK
clk => av_ld_align_cycle[1].CLK
clk => av_ld_align_cycle[0].CLK
clk => av_ld_waiting_for_data.CLK
clk => av_ld_aligning_data.CLK
clk => av_ld_byte0_data[7].CLK
clk => av_ld_byte0_data[6].CLK
clk => av_ld_byte0_data[5].CLK
clk => av_ld_byte0_data[4].CLK
clk => av_ld_byte0_data[3].CLK
clk => av_ld_byte0_data[2].CLK
clk => av_ld_byte0_data[1].CLK
clk => av_ld_byte0_data[0].CLK
clk => av_ld_byte1_data[7].CLK
clk => av_ld_byte1_data[6].CLK
clk => av_ld_byte1_data[5].CLK
clk => av_ld_byte1_data[4].CLK
clk => av_ld_byte1_data[3].CLK
clk => av_ld_byte1_data[2].CLK
clk => av_ld_byte1_data[1].CLK
clk => av_ld_byte1_data[0].CLK
clk => av_ld_byte2_data[7].CLK
clk => av_ld_byte2_data[6].CLK
clk => av_ld_byte2_data[5].CLK
clk => av_ld_byte2_data[4].CLK
clk => av_ld_byte2_data[3].CLK
clk => av_ld_byte2_data[2].CLK
clk => av_ld_byte2_data[1].CLK
clk => av_ld_byte2_data[0].CLK
clk => av_ld_byte3_data[7].CLK
clk => av_ld_byte3_data[6].CLK
clk => av_ld_byte3_data[5].CLK
clk => av_ld_byte3_data[4].CLK
clk => av_ld_byte3_data[3].CLK
clk => av_ld_byte3_data[2].CLK
clk => av_ld_byte3_data[1].CLK
clk => av_ld_byte3_data[0].CLK
clk => W_valid.CLK
clk => W_control_rd_data[1].CLK
clk => W_control_rd_data[0].CLK
clk => W_cmp_result.CLK
clk => W_alu_result[31].CLK
clk => W_alu_result[30].CLK
clk => W_alu_result[29].CLK
clk => W_alu_result[28].CLK
clk => W_alu_result[27].CLK
clk => W_alu_result[26].CLK
clk => W_alu_result[25].CLK
clk => W_alu_result[24].CLK
clk => W_alu_result[23].CLK
clk => W_alu_result[22].CLK
clk => W_alu_result[21].CLK
clk => W_alu_result[20].CLK
clk => W_alu_result[19].CLK
clk => W_alu_result[18].CLK
clk => W_alu_result[17].CLK
clk => W_alu_result[16].CLK
clk => W_alu_result[15].CLK
clk => W_alu_result[14].CLK
clk => W_alu_result[13].CLK
clk => W_alu_result[12].CLK
clk => W_alu_result[11].CLK
clk => W_alu_result[10].CLK
clk => W_alu_result[9].CLK
clk => W_alu_result[8].CLK
clk => W_alu_result[7].CLK
clk => W_alu_result[6].CLK
clk => W_alu_result[5].CLK
clk => W_alu_result[4].CLK
clk => W_alu_result[3].CLK
clk => W_alu_result[2].CLK
clk => W_alu_result[1].CLK
clk => W_alu_result[0].CLK
clk => W_status_reg_pie.CLK
clk => W_estatus_reg.CLK
clk => W_bstatus_reg.CLK
clk => W_ienable_reg[31].CLK
clk => W_ienable_reg[30].CLK
clk => W_ienable_reg[29].CLK
clk => W_ienable_reg[28].CLK
clk => W_ienable_reg[27].CLK
clk => W_ienable_reg[26].CLK
clk => W_ienable_reg[25].CLK
clk => W_ienable_reg[24].CLK
clk => W_ienable_reg[23].CLK
clk => W_ienable_reg[22].CLK
clk => W_ienable_reg[21].CLK
clk => W_ienable_reg[20].CLK
clk => W_ienable_reg[19].CLK
clk => W_ienable_reg[18].CLK
clk => W_ienable_reg[17].CLK
clk => W_ienable_reg[16].CLK
clk => W_ienable_reg[15].CLK
clk => W_ienable_reg[14].CLK
clk => W_ienable_reg[13].CLK
clk => W_ienable_reg[12].CLK
clk => W_ienable_reg[11].CLK
clk => W_ienable_reg[10].CLK
clk => W_ienable_reg[9].CLK
clk => W_ienable_reg[8].CLK
clk => W_ienable_reg[7].CLK
clk => W_ienable_reg[6].CLK
clk => W_ienable_reg[5].CLK
clk => W_ienable_reg[4].CLK
clk => W_ienable_reg[3].CLK
clk => W_ienable_reg[2].CLK
clk => W_ienable_reg[1].CLK
clk => W_ienable_reg[0].CLK
clk => W_ipending_reg[31].CLK
clk => W_ipending_reg[30].CLK
clk => W_ipending_reg[29].CLK
clk => W_ipending_reg[28].CLK
clk => W_ipending_reg[27].CLK
clk => W_ipending_reg[26].CLK
clk => W_ipending_reg[25].CLK
clk => W_ipending_reg[24].CLK
clk => W_ipending_reg[23].CLK
clk => W_ipending_reg[22].CLK
clk => W_ipending_reg[21].CLK
clk => W_ipending_reg[20].CLK
clk => W_ipending_reg[19].CLK
clk => W_ipending_reg[18].CLK
clk => W_ipending_reg[17].CLK
clk => W_ipending_reg[16].CLK
clk => W_ipending_reg[15].CLK
clk => W_ipending_reg[14].CLK
clk => W_ipending_reg[13].CLK
clk => W_ipending_reg[12].CLK
clk => W_ipending_reg[11].CLK
clk => W_ipending_reg[10].CLK
clk => W_ipending_reg[9].CLK
clk => W_ipending_reg[8].CLK
clk => W_ipending_reg[7].CLK
clk => W_ipending_reg[6].CLK
clk => W_ipending_reg[5].CLK
clk => W_ipending_reg[4].CLK
clk => W_ipending_reg[3].CLK
clk => W_ipending_reg[2].CLK
clk => W_ipending_reg[1].CLK
clk => W_ipending_reg[0].CLK
clk => hbreak_enabled.CLK
clk => R_ctrl_br.CLK
clk => R_ctrl_jmp_direct.CLK
clk => R_ctrl_exception.CLK
clk => R_ctrl_break.CLK
clk => R_ctrl_uncond_cti.CLK
clk => R_ctrl_hi_imm.CLK
clk => R_ctrl_unsigned_lo_imm.CLK
clk => R_ctrl_force_src2_zero.CLK
clk => R_ctrl_retaddr.CLK
clk => R_ctrl_dst_data_sel_cmp.CLK
clk => R_ctrl_dst_data_sel_logic_result.CLK
clk => R_ctrl_wrctl_inst.CLK
clk => R_ctrl_rdctl_inst.CLK
clk => R_ctrl_ld.CLK
clk => R_ctrl_ld_signed.CLK
clk => R_ctrl_ld_non_io.CLK
clk => R_ctrl_st.CLK
clk => R_ctrl_shift_rot.CLK
clk => R_ctrl_rot_right.CLK
clk => R_ctrl_shift_logical.CLK
clk => R_ctrl_shift_rot_right.CLK
clk => cpu_test_bench:the_cpu_test_bench.clk
d_irq[0] => W_ipending_reg_nxt~0.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => A_WE_StdLogicVector~366.DATAA
d_readdata[1] => A_WE_StdLogicVector~365.DATAA
d_readdata[2] => A_WE_StdLogicVector~364.DATAA
d_readdata[3] => A_WE_StdLogicVector~363.DATAA
d_readdata[4] => A_WE_StdLogicVector~362.DATAA
d_readdata[5] => A_WE_StdLogicVector~361.DATAA
d_readdata[6] => A_WE_StdLogicVector~360.DATAA
d_readdata[7] => A_WE_StdLogicVector~359.DATAA
d_readdata[8] => A_WE_StdLogicVector~374.DATAA
d_readdata[9] => A_WE_StdLogicVector~373.DATAA
d_readdata[10] => A_WE_StdLogicVector~372.DATAA
d_readdata[11] => A_WE_StdLogicVector~371.DATAA
d_readdata[12] => A_WE_StdLogicVector~370.DATAA
d_readdata[13] => A_WE_StdLogicVector~369.DATAA
d_readdata[14] => A_WE_StdLogicVector~368.DATAA
d_readdata[15] => A_WE_StdLogicVector~367.DATAA
d_readdata[16] => A_WE_StdLogicVector~382.DATAA
d_readdata[17] => A_WE_StdLogicVector~381.DATAA
d_readdata[18] => A_WE_StdLogicVector~380.DATAA
d_readdata[19] => A_WE_StdLogicVector~379.DATAA
d_readdata[20] => A_WE_StdLogicVector~378.DATAA
d_readdata[21] => A_WE_StdLogicVector~377.DATAA
d_readdata[22] => A_WE_StdLogicVector~376.DATAA
d_readdata[23] => A_WE_StdLogicVector~375.DATAA
d_readdata[24] => A_WE_StdLogicVector~390.DATAA
d_readdata[25] => A_WE_StdLogicVector~389.DATAA
d_readdata[26] => A_WE_StdLogicVector~388.DATAA
d_readdata[27] => A_WE_StdLogicVector~387.DATAA
d_readdata[28] => A_WE_StdLogicVector~386.DATAA
d_readdata[29] => A_WE_StdLogicVector~385.DATAA
d_readdata[30] => A_WE_StdLogicVector~384.DATAA
d_readdata[31] => A_WE_StdLogicVector~383.DATAA
d_waitrequest => cpu_nios2_oci:the_cpu_nios2_oci.d_waitrequest
d_waitrequest => d_write_nxt~1.IN1
d_waitrequest => d_read_nxt~1.IN1
d_waitrequest => av_ld_getting_data.IN1
i_readdata[0] => cpu_test_bench:the_cpu_test_bench.i_readdata[0]
i_readdata[0] => A_WE_StdLogicVector~70.DATAA
i_readdata[1] => cpu_test_bench:the_cpu_test_bench.i_readdata[1]
i_readdata[1] => A_WE_StdLogicVector~69.DATAA
i_readdata[2] => cpu_test_bench:the_cpu_test_bench.i_readdata[2]
i_readdata[2] => A_WE_StdLogicVector~68.DATAA
i_readdata[3] => cpu_test_bench:the_cpu_test_bench.i_readdata[3]
i_readdata[3] => A_WE_StdLogicVector~67.DATAA
i_readdata[4] => cpu_test_bench:the_cpu_test_bench.i_readdata[4]
i_readdata[4] => A_WE_StdLogicVector~66.DATAA
i_readdata[5] => cpu_test_bench:the_cpu_test_bench.i_readdata[5]
i_readdata[5] => A_WE_StdLogicVector~65.DATAA
i_readdata[6] => cpu_test_bench:the_cpu_test_bench.i_readdata[6]
i_readdata[6] => A_WE_StdLogicVector~64.DATAA
i_readdata[7] => cpu_test_bench:the_cpu_test_bench.i_readdata[7]
i_readdata[7] => A_WE_StdLogicVector~63.DATAA
i_readdata[8] => cpu_test_bench:the_cpu_test_bench.i_readdata[8]
i_readdata[8] => A_WE_StdLogicVector~62.DATAA
i_readdata[9] => cpu_test_bench:the_cpu_test_bench.i_readdata[9]
i_readdata[9] => A_WE_StdLogicVector~61.DATAA
i_readdata[10] => cpu_test_bench:the_cpu_test_bench.i_readdata[10]
i_readdata[10] => A_WE_StdLogicVector~60.DATAA
i_readdata[11] => cpu_test_bench:the_cpu_test_bench.i_readdata[11]
i_readdata[11] => A_WE_StdLogicVector~59.DATAA
i_readdata[12] => cpu_test_bench:the_cpu_test_bench.i_readdata[12]
i_readdata[12] => A_WE_StdLogicVector~58.DATAA
i_readdata[13] => cpu_test_bench:the_cpu_test_bench.i_readdata[13]
i_readdata[13] => A_WE_StdLogicVector~57.DATAA
i_readdata[14] => cpu_test_bench:the_cpu_test_bench.i_readdata[14]
i_readdata[14] => A_WE_StdLogicVector~56.DATAA
i_readdata[15] => cpu_test_bench:the_cpu_test_bench.i_readdata[15]
i_readdata[15] => A_WE_StdLogicVector~55.DATAA
i_readdata[16] => cpu_test_bench:the_cpu_test_bench.i_readdata[16]
i_readdata[16] => A_WE_StdLogicVector~54.DATAA
i_readdata[17] => cpu_test_bench:the_cpu_test_bench.i_readdata[17]
i_readdata[17] => A_WE_StdLogicVector~53.DATAA
i_readdata[18] => cpu_test_bench:the_cpu_test_bench.i_readdata[18]
i_readdata[18] => A_WE_StdLogicVector~52.DATAA
i_readdata[19] => cpu_test_bench:the_cpu_test_bench.i_readdata[19]
i_readdata[19] => A_WE_StdLogicVector~51.DATAA
i_readdata[20] => cpu_test_bench:the_cpu_test_bench.i_readdata[20]
i_readdata[20] => A_WE_StdLogicVector~50.DATAA
i_readdata[21] => cpu_test_bench:the_cpu_test_bench.i_readdata[21]
i_readdata[21] => A_WE_StdLogicVector~49.DATAA
i_readdata[22] => cpu_test_bench:the_cpu_test_bench.i_readdata[22]
i_readdata[22] => A_WE_StdLogicVector~48.DATAA
i_readdata[23] => cpu_test_bench:the_cpu_test_bench.i_readdata[23]
i_readdata[23] => A_WE_StdLogicVector~47.DATAA
i_readdata[24] => cpu_test_bench:the_cpu_test_bench.i_readdata[24]
i_readdata[24] => A_WE_StdLogicVector~46.DATAA
i_readdata[25] => cpu_test_bench:the_cpu_test_bench.i_readdata[25]
i_readdata[25] => A_WE_StdLogicVector~45.DATAA
i_readdata[26] => cpu_test_bench:the_cpu_test_bench.i_readdata[26]
i_readdata[26] => A_WE_StdLogicVector~44.DATAA
i_readdata[27] => cpu_test_bench:the_cpu_test_bench.i_readdata[27]
i_readdata[27] => A_WE_StdLogicVector~43.DATAA
i_readdata[28] => cpu_test_bench:the_cpu_test_bench.i_readdata[28]
i_readdata[28] => A_WE_StdLogicVector~42.DATAA
i_readdata[29] => cpu_test_bench:the_cpu_test_bench.i_readdata[29]
i_readdata[29] => A_WE_StdLogicVector~41.DATAA
i_readdata[30] => cpu_test_bench:the_cpu_test_bench.i_readdata[30]
i_readdata[30] => A_WE_StdLogicVector~40.DATAA
i_readdata[31] => cpu_test_bench:the_cpu_test_bench.i_readdata[31]
i_readdata[31] => A_WE_StdLogicVector~39.DATAA
i_waitrequest => cpu_test_bench:the_cpu_test_bench.i_waitrequest
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => F_valid.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_reset => cpu_nios2_oci:the_cpu_nios2_oci.reset
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => W_rf_wren_a.IN0
reset_n => R_ctrl_shift_rot_right.ACLR
reset_n => R_ctrl_shift_logical.ACLR
reset_n => R_ctrl_rot_right.ACLR
reset_n => R_ctrl_shift_rot.ACLR
reset_n => R_ctrl_st.ACLR
reset_n => R_ctrl_ld_non_io.ACLR
reset_n => R_ctrl_ld_signed.ACLR
reset_n => R_ctrl_ld.ACLR
reset_n => R_ctrl_rdctl_inst.ACLR
reset_n => R_ctrl_wrctl_inst.ACLR
reset_n => R_ctrl_dst_data_sel_logic_result.ACLR
reset_n => R_ctrl_dst_data_sel_cmp.ACLR
reset_n => R_ctrl_retaddr.ACLR
reset_n => R_ctrl_force_src2_zero.ACLR
reset_n => R_ctrl_unsigned_lo_imm.ACLR
reset_n => R_ctrl_hi_imm.ACLR
reset_n => R_ctrl_uncond_cti.ACLR
reset_n => R_ctrl_break.ACLR
reset_n => R_ctrl_exception.ACLR
reset_n => R_ctrl_jmp_direct.ACLR
reset_n => R_ctrl_br.ACLR
reset_n => hbreak_enabled.PRESET
reset_n => W_ipending_reg[0].ACLR
reset_n => W_ipending_reg[1].ACLR
reset_n => W_ipending_reg[2].ACLR
reset_n => W_ipending_reg[3].ACLR
reset_n => W_ipending_reg[4].ACLR
reset_n => W_ipending_reg[5].ACLR
reset_n => W_ipending_reg[6].ACLR
reset_n => W_ipending_reg[7].ACLR
reset_n => W_ipending_reg[8].ACLR
reset_n => W_ipending_reg[9].ACLR
reset_n => W_ipending_reg[10].ACLR
reset_n => W_ipending_reg[11].ACLR
reset_n => W_ipending_reg[12].ACLR
reset_n => W_ipending_reg[13].ACLR
reset_n => W_ipending_reg[14].ACLR
reset_n => W_ipending_reg[15].ACLR
reset_n => W_ipending_reg[16].ACLR
reset_n => W_ipending_reg[17].ACLR
reset_n => W_ipending_reg[18].ACLR
reset_n => W_ipending_reg[19].ACLR
reset_n => W_ipending_reg[20].ACLR
reset_n => W_ipending_reg[21].ACLR
reset_n => W_ipending_reg[22].ACLR
reset_n => W_ipending_reg[23].ACLR
reset_n => W_ipending_reg[24].ACLR
reset_n => W_ipending_reg[25].ACLR
reset_n => W_ipending_reg[26].ACLR
reset_n => W_ipending_reg[27].ACLR
reset_n => W_ipending_reg[28].ACLR
reset_n => W_ipending_reg[29].ACLR
reset_n => W_ipending_reg[30].ACLR
reset_n => W_ipending_reg[31].ACLR
reset_n => W_ienable_reg[0].ACLR
reset_n => W_ienable_reg[1].ACLR
reset_n => W_ienable_reg[2].ACLR
reset_n => W_ienable_reg[3].ACLR
reset_n => W_ienable_reg[4].ACLR
reset_n => W_ienable_reg[5].ACLR
reset_n => W_ienable_reg[6].ACLR
reset_n => W_ienable_reg[7].ACLR
reset_n => W_ienable_reg[8].ACLR
reset_n => W_ienable_reg[9].ACLR
reset_n => W_ienable_reg[10].ACLR
reset_n => W_ienable_reg[11].ACLR
reset_n => W_ienable_reg[12].ACLR
reset_n => W_ienable_reg[13].ACLR
reset_n => W_ienable_reg[14].ACLR
reset_n => W_ienable_reg[15].ACLR
reset_n => W_ienable_reg[16].ACLR
reset_n => W_ienable_reg[17].ACLR
reset_n => W_ienable_reg[18].ACLR
reset_n => W_ienable_reg[19].ACLR
reset_n => W_ienable_reg[20].ACLR
reset_n => W_ienable_reg[21].ACLR
reset_n => W_ienable_reg[22].ACLR
reset_n => W_ienable_reg[23].ACLR
reset_n => W_ienable_reg[24].ACLR
reset_n => W_ienable_reg[25].ACLR
reset_n => W_ienable_reg[26].ACLR
reset_n => W_ienable_reg[27].ACLR
reset_n => W_ienable_reg[28].ACLR
reset_n => W_ienable_reg[29].ACLR
reset_n => W_ienable_reg[30].ACLR
reset_n => W_ienable_reg[31].ACLR
reset_n => W_bstatus_reg.ACLR
reset_n => W_estatus_reg.ACLR
reset_n => W_status_reg_pie.ACLR
reset_n => W_cmp_result.ACLR
reset_n => W_control_rd_data[0].ACLR
reset_n => W_control_rd_data[1].ACLR
reset_n => W_valid.ACLR
reset_n => av_ld_byte3_data[0].ACLR
reset_n => av_ld_byte3_data[1].ACLR
reset_n => av_ld_byte3_data[2].ACLR
reset_n => av_ld_byte3_data[3].ACLR
reset_n => av_ld_byte3_data[4].ACLR
reset_n => av_ld_byte3_data[5].ACLR
reset_n => av_ld_byte3_data[6].ACLR
reset_n => av_ld_byte3_data[7].ACLR
reset_n => av_ld_byte2_data[0].ACLR
reset_n => av_ld_byte2_data[1].ACLR
reset_n => av_ld_byte2_data[2].ACLR
reset_n => av_ld_byte2_data[3].ACLR
reset_n => av_ld_byte2_data[4].ACLR
reset_n => av_ld_byte2_data[5].ACLR
reset_n => av_ld_byte2_data[6].ACLR
reset_n => av_ld_byte2_data[7].ACLR
reset_n => av_ld_byte1_data[0].ACLR
reset_n => av_ld_byte1_data[1].ACLR
reset_n => av_ld_byte1_data[2].ACLR
reset_n => av_ld_byte1_data[3].ACLR
reset_n => av_ld_byte1_data[4].ACLR
reset_n => av_ld_byte1_data[5].ACLR
reset_n => av_ld_byte1_data[6].ACLR
reset_n => av_ld_byte1_data[7].ACLR
reset_n => av_ld_byte0_data[0].ACLR
reset_n => av_ld_byte0_data[1].ACLR
reset_n => av_ld_byte0_data[2].ACLR
reset_n => av_ld_byte0_data[3].ACLR
reset_n => av_ld_byte0_data[4].ACLR
reset_n => av_ld_byte0_data[5].ACLR
reset_n => av_ld_byte0_data[6].ACLR
reset_n => av_ld_byte0_data[7].ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => av_ld_waiting_for_data.ACLR
reset_n => av_ld_align_cycle[0].ACLR
reset_n => av_ld_align_cycle[1].ACLR
reset_n => E_shift_rot_cnt[0].ACLR
reset_n => E_shift_rot_cnt[1].ACLR
reset_n => E_shift_rot_cnt[2].ACLR
reset_n => E_shift_rot_cnt[3].ACLR
reset_n => E_shift_rot_cnt[4].ACLR
reset_n => E_shift_rot_result[0].ACLR
reset_n => E_shift_rot_result[1].ACLR
reset_n => E_shift_rot_result[2].ACLR
reset_n => E_shift_rot_result[3].ACLR
reset_n => E_shift_rot_result[4].ACLR
reset_n => E_shift_rot_result[5].ACLR
reset_n => E_shift_rot_result[6].ACLR
reset_n => E_shift_rot_result[7].ACLR
reset_n => E_shift_rot_result[8].ACLR
reset_n => E_shift_rot_result[9].ACLR
reset_n => E_shift_rot_result[10].ACLR
reset_n => E_shift_rot_result[11].ACLR
reset_n => E_shift_rot_result[12].ACLR
reset_n => E_shift_rot_result[13].ACLR
reset_n => E_shift_rot_result[14].ACLR
reset_n => E_shift_rot_result[15].ACLR
reset_n => E_shift_rot_result[16].ACLR
reset_n => E_shift_rot_result[17].ACLR
reset_n => E_shift_rot_result[18].ACLR
reset_n => E_shift_rot_result[19].ACLR
reset_n => E_shift_rot_result[20].ACLR
reset_n => E_shift_rot_result[21].ACLR
reset_n => E_shift_rot_result[22].ACLR
reset_n => E_shift_rot_result[23].ACLR
reset_n => E_shift_rot_result[24].ACLR
reset_n => E_shift_rot_result[25].ACLR
reset_n => E_shift_rot_result[26].ACLR
reset_n => E_shift_rot_result[27].ACLR
reset_n => E_shift_rot_result[28].ACLR
reset_n => E_shift_rot_result[29].ACLR
reset_n => E_shift_rot_result[30].ACLR
reset_n => E_shift_rot_result[31].ACLR
reset_n => E_alu_sub.ACLR
reset_n => E_invert_arith_src_msb.ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_new_inst.ACLR
reset_n => E_valid.ACLR
reset_n => R_src2_use_imm.ACLR
reset_n => R_compare_op[0].ACLR
reset_n => R_compare_op[1].ACLR
reset_n => R_logic_op[0].ACLR
reset_n => R_logic_op[1].ACLR
reset_n => R_dst_regnum[0].ACLR
reset_n => R_dst_regnum[1].ACLR
reset_n => R_dst_regnum[2].ACLR
reset_n => R_dst_regnum[3].ACLR
reset_n => R_dst_regnum[4].ACLR
reset_n => R_wr_dst_reg.ACLR
reset_n => R_valid.ACLR
reset_n => D_valid.ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => hbreak_pending.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].PRESET
reset_n => F_pc[18].ACLR
reset_n => internal_i_read.PRESET
reset_n => d_writedata[0]~reg0.ACLR
reset_n => d_writedata[1]~reg0.ACLR
reset_n => d_writedata[2]~reg0.ACLR
reset_n => d_writedata[3]~reg0.ACLR
reset_n => d_writedata[4]~reg0.ACLR
reset_n => d_writedata[5]~reg0.ACLR
reset_n => d_writedata[6]~reg0.ACLR
reset_n => d_writedata[7]~reg0.ACLR
reset_n => d_writedata[8]~reg0.ACLR
reset_n => d_writedata[9]~reg0.ACLR
reset_n => d_writedata[10]~reg0.ACLR
reset_n => d_writedata[11]~reg0.ACLR
reset_n => d_writedata[12]~reg0.ACLR
reset_n => d_writedata[13]~reg0.ACLR
reset_n => d_writedata[14]~reg0.ACLR
reset_n => d_writedata[15]~reg0.ACLR
reset_n => d_writedata[16]~reg0.ACLR
reset_n => d_writedata[17]~reg0.ACLR
reset_n => d_writedata[18]~reg0.ACLR
reset_n => d_writedata[19]~reg0.ACLR
reset_n => d_writedata[20]~reg0.ACLR
reset_n => d_writedata[21]~reg0.ACLR
reset_n => d_writedata[22]~reg0.ACLR
reset_n => d_writedata[23]~reg0.ACLR
reset_n => d_writedata[24]~reg0.ACLR
reset_n => d_writedata[25]~reg0.ACLR
reset_n => d_writedata[26]~reg0.ACLR
reset_n => d_writedata[27]~reg0.ACLR
reset_n => d_writedata[28]~reg0.ACLR
reset_n => d_writedata[29]~reg0.ACLR
reset_n => d_writedata[30]~reg0.ACLR
reset_n => d_writedata[31]~reg0.ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => W_alu_result[31].ACLR
reset_n => W_alu_result[30].ACLR
reset_n => W_alu_result[29].ACLR
reset_n => W_alu_result[28].ACLR
reset_n => W_alu_result[27].ACLR
reset_n => W_alu_result[26].ACLR
reset_n => W_alu_result[25].ACLR
reset_n => W_alu_result[24].ACLR
reset_n => W_alu_result[23].ACLR
reset_n => W_alu_result[22].ACLR
reset_n => W_alu_result[21].ACLR
reset_n => W_alu_result[20].ACLR
reset_n => W_alu_result[19].ACLR
reset_n => W_alu_result[18].ACLR
reset_n => W_alu_result[17].ACLR
reset_n => W_alu_result[16].ACLR
reset_n => W_alu_result[15].ACLR
reset_n => W_alu_result[14].ACLR
reset_n => W_alu_result[13].ACLR
reset_n => W_alu_result[12].ACLR
reset_n => W_alu_result[11].ACLR
reset_n => W_alu_result[10].ACLR
reset_n => W_alu_result[9].ACLR
reset_n => W_alu_result[8].ACLR
reset_n => W_alu_result[7].ACLR
reset_n => W_alu_result[6].ACLR
reset_n => W_alu_result[5].ACLR
reset_n => W_alu_result[4].ACLR
reset_n => W_alu_result[3].ACLR
reset_n => W_alu_result[2].ACLR
reset_n => W_alu_result[1].ACLR
reset_n => W_alu_result[0].ACLR
d_address[0] <= W_alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= W_alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= W_alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= W_alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= W_alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= W_alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= W_alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= W_alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= W_alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= W_alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= W_alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= W_alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= W_alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= W_alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= W_alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= W_alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= W_alu_result[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= W_alu_result[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= W_alu_result[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= W_alu_result[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= W_alu_result[20].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= internal_d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= internal_d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= internal_d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= internal_d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= cpu_test_bench:the_cpu_test_bench.d_write
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= internal_i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= internal_i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= internal_i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= internal_i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= internal_i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= internal_i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= internal_i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= internal_i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= internal_i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= internal_i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= internal_i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= internal_i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= internal_i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= internal_i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= internal_i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= internal_i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= internal_i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= internal_i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= internal_i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|lab3|nios_system:V1|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_pcb[20] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_mem_baddr[20] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => internal_d_write1.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => internal_d_write1.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => internal_d_write1.ACLR
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write1.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|lab3|nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram
wren_a => altsyncram_ig22:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ig22:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ig22:auto_generated.data_a[0]
data_a[1] => altsyncram_ig22:auto_generated.data_a[1]
data_a[2] => altsyncram_ig22:auto_generated.data_a[2]
data_a[3] => altsyncram_ig22:auto_generated.data_a[3]
data_a[4] => altsyncram_ig22:auto_generated.data_a[4]
data_a[5] => altsyncram_ig22:auto_generated.data_a[5]
data_a[6] => altsyncram_ig22:auto_generated.data_a[6]
data_a[7] => altsyncram_ig22:auto_generated.data_a[7]
data_a[8] => altsyncram_ig22:auto_generated.data_a[8]
data_a[9] => altsyncram_ig22:auto_generated.data_a[9]
data_a[10] => altsyncram_ig22:auto_generated.data_a[10]
data_a[11] => altsyncram_ig22:auto_generated.data_a[11]
data_a[12] => altsyncram_ig22:auto_generated.data_a[12]
data_a[13] => altsyncram_ig22:auto_generated.data_a[13]
data_a[14] => altsyncram_ig22:auto_generated.data_a[14]
data_a[15] => altsyncram_ig22:auto_generated.data_a[15]
data_a[16] => altsyncram_ig22:auto_generated.data_a[16]
data_a[17] => altsyncram_ig22:auto_generated.data_a[17]
data_a[18] => altsyncram_ig22:auto_generated.data_a[18]
data_a[19] => altsyncram_ig22:auto_generated.data_a[19]
data_a[20] => altsyncram_ig22:auto_generated.data_a[20]
data_a[21] => altsyncram_ig22:auto_generated.data_a[21]
data_a[22] => altsyncram_ig22:auto_generated.data_a[22]
data_a[23] => altsyncram_ig22:auto_generated.data_a[23]
data_a[24] => altsyncram_ig22:auto_generated.data_a[24]
data_a[25] => altsyncram_ig22:auto_generated.data_a[25]
data_a[26] => altsyncram_ig22:auto_generated.data_a[26]
data_a[27] => altsyncram_ig22:auto_generated.data_a[27]
data_a[28] => altsyncram_ig22:auto_generated.data_a[28]
data_a[29] => altsyncram_ig22:auto_generated.data_a[29]
data_a[30] => altsyncram_ig22:auto_generated.data_a[30]
data_a[31] => altsyncram_ig22:auto_generated.data_a[31]
data_b[0] => altsyncram_ig22:auto_generated.data_b[0]
data_b[1] => altsyncram_ig22:auto_generated.data_b[1]
data_b[2] => altsyncram_ig22:auto_generated.data_b[2]
data_b[3] => altsyncram_ig22:auto_generated.data_b[3]
data_b[4] => altsyncram_ig22:auto_generated.data_b[4]
data_b[5] => altsyncram_ig22:auto_generated.data_b[5]
data_b[6] => altsyncram_ig22:auto_generated.data_b[6]
data_b[7] => altsyncram_ig22:auto_generated.data_b[7]
data_b[8] => altsyncram_ig22:auto_generated.data_b[8]
data_b[9] => altsyncram_ig22:auto_generated.data_b[9]
data_b[10] => altsyncram_ig22:auto_generated.data_b[10]
data_b[11] => altsyncram_ig22:auto_generated.data_b[11]
data_b[12] => altsyncram_ig22:auto_generated.data_b[12]
data_b[13] => altsyncram_ig22:auto_generated.data_b[13]
data_b[14] => altsyncram_ig22:auto_generated.data_b[14]
data_b[15] => altsyncram_ig22:auto_generated.data_b[15]
data_b[16] => altsyncram_ig22:auto_generated.data_b[16]
data_b[17] => altsyncram_ig22:auto_generated.data_b[17]
data_b[18] => altsyncram_ig22:auto_generated.data_b[18]
data_b[19] => altsyncram_ig22:auto_generated.data_b[19]
data_b[20] => altsyncram_ig22:auto_generated.data_b[20]
data_b[21] => altsyncram_ig22:auto_generated.data_b[21]
data_b[22] => altsyncram_ig22:auto_generated.data_b[22]
data_b[23] => altsyncram_ig22:auto_generated.data_b[23]
data_b[24] => altsyncram_ig22:auto_generated.data_b[24]
data_b[25] => altsyncram_ig22:auto_generated.data_b[25]
data_b[26] => altsyncram_ig22:auto_generated.data_b[26]
data_b[27] => altsyncram_ig22:auto_generated.data_b[27]
data_b[28] => altsyncram_ig22:auto_generated.data_b[28]
data_b[29] => altsyncram_ig22:auto_generated.data_b[29]
data_b[30] => altsyncram_ig22:auto_generated.data_b[30]
data_b[31] => altsyncram_ig22:auto_generated.data_b[31]
address_a[0] => altsyncram_ig22:auto_generated.address_a[0]
address_a[1] => altsyncram_ig22:auto_generated.address_a[1]
address_a[2] => altsyncram_ig22:auto_generated.address_a[2]
address_a[3] => altsyncram_ig22:auto_generated.address_a[3]
address_a[4] => altsyncram_ig22:auto_generated.address_a[4]
address_b[0] => altsyncram_ig22:auto_generated.address_b[0]
address_b[1] => altsyncram_ig22:auto_generated.address_b[1]
address_b[2] => altsyncram_ig22:auto_generated.address_b[2]
address_b[3] => altsyncram_ig22:auto_generated.address_b[3]
address_b[4] => altsyncram_ig22:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ig22:auto_generated.clock0
clock1 => altsyncram_ig22:auto_generated.clock1
clocken0 => altsyncram_ig22:auto_generated.clocken0
clocken1 => altsyncram_ig22:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ig22:auto_generated.q_a[0]
q_a[1] <= altsyncram_ig22:auto_generated.q_a[1]
q_a[2] <= altsyncram_ig22:auto_generated.q_a[2]
q_a[3] <= altsyncram_ig22:auto_generated.q_a[3]
q_a[4] <= altsyncram_ig22:auto_generated.q_a[4]
q_a[5] <= altsyncram_ig22:auto_generated.q_a[5]
q_a[6] <= altsyncram_ig22:auto_generated.q_a[6]
q_a[7] <= altsyncram_ig22:auto_generated.q_a[7]
q_a[8] <= altsyncram_ig22:auto_generated.q_a[8]
q_a[9] <= altsyncram_ig22:auto_generated.q_a[9]
q_a[10] <= altsyncram_ig22:auto_generated.q_a[10]
q_a[11] <= altsyncram_ig22:auto_generated.q_a[11]
q_a[12] <= altsyncram_ig22:auto_generated.q_a[12]
q_a[13] <= altsyncram_ig22:auto_generated.q_a[13]
q_a[14] <= altsyncram_ig22:auto_generated.q_a[14]
q_a[15] <= altsyncram_ig22:auto_generated.q_a[15]
q_a[16] <= altsyncram_ig22:auto_generated.q_a[16]
q_a[17] <= altsyncram_ig22:auto_generated.q_a[17]
q_a[18] <= altsyncram_ig22:auto_generated.q_a[18]
q_a[19] <= altsyncram_ig22:auto_generated.q_a[19]
q_a[20] <= altsyncram_ig22:auto_generated.q_a[20]
q_a[21] <= altsyncram_ig22:auto_generated.q_a[21]
q_a[22] <= altsyncram_ig22:auto_generated.q_a[22]
q_a[23] <= altsyncram_ig22:auto_generated.q_a[23]
q_a[24] <= altsyncram_ig22:auto_generated.q_a[24]
q_a[25] <= altsyncram_ig22:auto_generated.q_a[25]
q_a[26] <= altsyncram_ig22:auto_generated.q_a[26]
q_a[27] <= altsyncram_ig22:auto_generated.q_a[27]
q_a[28] <= altsyncram_ig22:auto_generated.q_a[28]
q_a[29] <= altsyncram_ig22:auto_generated.q_a[29]
q_a[30] <= altsyncram_ig22:auto_generated.q_a[30]
q_a[31] <= altsyncram_ig22:auto_generated.q_a[31]
q_b[0] <= altsyncram_ig22:auto_generated.q_b[0]
q_b[1] <= altsyncram_ig22:auto_generated.q_b[1]
q_b[2] <= altsyncram_ig22:auto_generated.q_b[2]
q_b[3] <= altsyncram_ig22:auto_generated.q_b[3]
q_b[4] <= altsyncram_ig22:auto_generated.q_b[4]
q_b[5] <= altsyncram_ig22:auto_generated.q_b[5]
q_b[6] <= altsyncram_ig22:auto_generated.q_b[6]
q_b[7] <= altsyncram_ig22:auto_generated.q_b[7]
q_b[8] <= altsyncram_ig22:auto_generated.q_b[8]
q_b[9] <= altsyncram_ig22:auto_generated.q_b[9]
q_b[10] <= altsyncram_ig22:auto_generated.q_b[10]
q_b[11] <= altsyncram_ig22:auto_generated.q_b[11]
q_b[12] <= altsyncram_ig22:auto_generated.q_b[12]
q_b[13] <= altsyncram_ig22:auto_generated.q_b[13]
q_b[14] <= altsyncram_ig22:auto_generated.q_b[14]
q_b[15] <= altsyncram_ig22:auto_generated.q_b[15]
q_b[16] <= altsyncram_ig22:auto_generated.q_b[16]
q_b[17] <= altsyncram_ig22:auto_generated.q_b[17]
q_b[18] <= altsyncram_ig22:auto_generated.q_b[18]
q_b[19] <= altsyncram_ig22:auto_generated.q_b[19]
q_b[20] <= altsyncram_ig22:auto_generated.q_b[20]
q_b[21] <= altsyncram_ig22:auto_generated.q_b[21]
q_b[22] <= altsyncram_ig22:auto_generated.q_b[22]
q_b[23] <= altsyncram_ig22:auto_generated.q_b[23]
q_b[24] <= altsyncram_ig22:auto_generated.q_b[24]
q_b[25] <= altsyncram_ig22:auto_generated.q_b[25]
q_b[26] <= altsyncram_ig22:auto_generated.q_b[26]
q_b[27] <= altsyncram_ig22:auto_generated.q_b[27]
q_b[28] <= altsyncram_ig22:auto_generated.q_b[28]
q_b[29] <= altsyncram_ig22:auto_generated.q_b[29]
q_b[30] <= altsyncram_ig22:auto_generated.q_b[30]
q_b[31] <= altsyncram_ig22:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_valid
E_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[0]
E_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[1]
E_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[2]
E_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[3]
E_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[4]
E_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[5]
E_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[6]
E_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[7]
E_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[8]
E_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[9]
E_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[10]
E_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[11]
E_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[12]
E_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[13]
E_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[14]
E_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[15]
E_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[16]
E_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[17]
E_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[18]
E_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[19]
E_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[20]
E_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[21]
E_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[22]
E_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[23]
E_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[24]
E_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[25]
E_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[26]
E_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[27]
E_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[28]
E_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[29]
E_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[30]
E_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[31]
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[18]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => A_WE_StdLogicVector~31.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~30.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~29.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~28.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~27.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~26.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~25.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~24.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~23.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~22.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~21.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~20.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~19.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~18.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~17.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~16.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~15.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~14.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~13.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~12.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~11.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~10.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~9.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~8.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~7.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~6.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~5.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~4.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~3.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~2.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~1.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~0.OUTPUTSELECT
av_ld_data_aligned_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[0]
av_ld_data_aligned_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[1]
av_ld_data_aligned_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[2]
av_ld_data_aligned_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[3]
av_ld_data_aligned_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[4]
av_ld_data_aligned_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[5]
av_ld_data_aligned_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[6]
av_ld_data_aligned_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[7]
av_ld_data_aligned_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[8]
av_ld_data_aligned_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[9]
av_ld_data_aligned_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[10]
av_ld_data_aligned_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[11]
av_ld_data_aligned_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[12]
av_ld_data_aligned_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[13]
av_ld_data_aligned_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[14]
av_ld_data_aligned_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[15]
av_ld_data_aligned_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[16]
av_ld_data_aligned_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[17]
av_ld_data_aligned_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[18]
av_ld_data_aligned_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[19]
av_ld_data_aligned_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[20]
av_ld_data_aligned_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[21]
av_ld_data_aligned_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[22]
av_ld_data_aligned_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[23]
av_ld_data_aligned_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[24]
av_ld_data_aligned_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[25]
av_ld_data_aligned_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[26]
av_ld_data_aligned_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[27]
av_ld_data_aligned_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[28]
av_ld_data_aligned_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[29]
av_ld_data_aligned_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[30]
av_ld_data_aligned_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[31]
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
d_address[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[0]
d_address[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[1]
d_address[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[2]
d_address[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[3]
d_address[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[4]
d_address[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[5]
d_address[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[6]
d_address[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[7]
d_address[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[8]
d_address[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[9]
d_address[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[10]
d_address[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[11]
d_address[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[12]
d_address[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[13]
d_address[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[14]
d_address[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[15]
d_address[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[16]
d_address[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[17]
d_address[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[18]
d_address[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[19]
d_address[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[20]
d_read => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_read
d_waitrequest => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_waitrequest
d_write => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_write
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.resetrequest


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => internal_resetlatch.CLK
clk => internal_monitor_ready.CLK
clk => internal_monitor_error.CLK
clk => internal_monitor_go.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => process0~0.IN0
hbreak_enabled => process0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector~2.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector~3.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector~0.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => A_WE_StdLogic~2.OUTPUTSELECT
jdo[24] => A_WE_StdLogicVector~4.OUTPUTSELECT
jdo[25] => A_WE_StdLogic~1.OUTPUTSELECT
jdo[25] => A_WE_StdLogic~0.OUTPUTSELECT
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => probepresent.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => A_WE_StdLogic~4.OUTPUTSELECT
ocireg_mrs => A_WE_StdLogic~3.OUTPUTSELECT
reset => internal_resetlatch~0.OUTPUTSELECT
reset => jtag_break~1.OUTPUTSELECT
st_ready_test_idle => internal_monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => internal_monitor_go~2.OUTPUTSELECT
take_action_ocimem_a => internal_monitor_error~1.OUTPUTSELECT
take_action_ocimem_a => internal_monitor_ready~1.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch~1.OUTPUTSELECT
take_action_ocimem_a => jtag_break~2.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => internal_monitor_go~1.OUTPUTSELECT
take_action_ocireg => internal_monitor_error~0.OUTPUTSELECT
take_action_ocireg => internal_monitor_ready~0.OUTPUTSELECT
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input9.IN1
begintransfer => avalon.IN1
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input9~0.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
clk => MonWr.CLK
clk => MonRd.CLK
clk => MonRd1.CLK
clk => MonAReg[10].CLK
clk => MonAReg[9].CLK
clk => MonAReg[8].CLK
clk => MonAReg[7].CLK
clk => MonAReg[6].CLK
clk => MonAReg[5].CLK
clk => MonAReg[4].CLK
clk => MonAReg[3].CLK
clk => MonAReg[2].CLK
clk => internal_MonDReg[31].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[0].CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
debugaccess => module_input9~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg~63.DATAB
jdo[4] => internal_MonDReg~62.DATAB
jdo[5] => internal_MonDReg~61.DATAB
jdo[6] => internal_MonDReg~60.DATAB
jdo[7] => internal_MonDReg~59.DATAB
jdo[8] => internal_MonDReg~58.DATAB
jdo[9] => internal_MonDReg~57.DATAB
jdo[10] => internal_MonDReg~56.DATAB
jdo[11] => internal_MonDReg~55.DATAB
jdo[12] => internal_MonDReg~54.DATAB
jdo[13] => internal_MonDReg~53.DATAB
jdo[14] => internal_MonDReg~52.DATAB
jdo[15] => internal_MonDReg~51.DATAB
jdo[16] => internal_MonDReg~50.DATAB
jdo[17] => MonAReg~9.DATAB
jdo[17] => internal_MonDReg~49.DATAB
jdo[18] => internal_MonDReg~48.DATAB
jdo[19] => internal_MonDReg~47.DATAB
jdo[20] => internal_MonDReg~46.DATAB
jdo[21] => internal_MonDReg~45.DATAB
jdo[22] => internal_MonDReg~44.DATAB
jdo[23] => internal_MonDReg~43.DATAB
jdo[24] => internal_MonDReg~42.DATAB
jdo[25] => internal_MonDReg~41.DATAB
jdo[26] => internal_MonDReg~40.DATAB
jdo[26] => MonAReg~17.DATAB
jdo[27] => internal_MonDReg~39.DATAB
jdo[27] => MonAReg~16.DATAB
jdo[28] => internal_MonDReg~38.DATAB
jdo[28] => MonAReg~15.DATAB
jdo[29] => internal_MonDReg~37.DATAB
jdo[29] => MonAReg~14.DATAB
jdo[30] => internal_MonDReg~36.DATAB
jdo[30] => MonAReg~13.DATAB
jdo[31] => internal_MonDReg~35.DATAB
jdo[31] => MonAReg~12.DATAB
jdo[32] => internal_MonDReg~34.DATAB
jdo[32] => MonAReg~11.DATAB
jdo[33] => internal_MonDReg~33.DATAB
jdo[33] => MonAReg~10.DATAB
jdo[34] => internal_MonDReg~32.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[0].ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~95.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~94.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~93.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~92.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~91.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~90.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~89.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~88.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~87.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~86.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~85.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~84.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~83.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~82.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~81.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~80.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~79.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~78.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~77.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~76.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~75.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~74.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~73.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~72.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~71.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~70.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~69.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~68.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~67.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~66.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~65.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~64.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_a => MonAReg~16.OUTPUTSELECT
take_action_ocimem_a => MonAReg~15.OUTPUTSELECT
take_action_ocimem_a => MonAReg~14.OUTPUTSELECT
take_action_ocimem_a => MonAReg~13.OUTPUTSELECT
take_action_ocimem_a => MonAReg~12.OUTPUTSELECT
take_action_ocimem_a => MonAReg~11.OUTPUTSELECT
take_action_ocimem_a => MonAReg~10.OUTPUTSELECT
take_action_ocimem_a => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~63.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~62.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~61.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~60.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~59.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~58.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~57.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~56.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~55.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~54.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~53.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~52.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~51.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~50.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~49.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~48.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~47.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~46.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~45.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~44.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~43.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~42.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~41.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~40.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~39.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~38.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~37.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~36.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~35.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~34.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~33.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~32.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_action_ocimem_b => MonAReg~7.OUTPUTSELECT
take_action_ocimem_b => MonAReg~6.OUTPUTSELECT
take_action_ocimem_b => MonAReg~5.OUTPUTSELECT
take_action_ocimem_b => MonAReg~4.OUTPUTSELECT
take_action_ocimem_b => MonAReg~3.OUTPUTSELECT
take_action_ocimem_b => MonAReg~2.OUTPUTSELECT
take_action_ocimem_b => MonAReg~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~0.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input9~0.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[31]


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_t072:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t072:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t072:auto_generated.data_a[0]
data_a[1] => altsyncram_t072:auto_generated.data_a[1]
data_a[2] => altsyncram_t072:auto_generated.data_a[2]
data_a[3] => altsyncram_t072:auto_generated.data_a[3]
data_a[4] => altsyncram_t072:auto_generated.data_a[4]
data_a[5] => altsyncram_t072:auto_generated.data_a[5]
data_a[6] => altsyncram_t072:auto_generated.data_a[6]
data_a[7] => altsyncram_t072:auto_generated.data_a[7]
data_a[8] => altsyncram_t072:auto_generated.data_a[8]
data_a[9] => altsyncram_t072:auto_generated.data_a[9]
data_a[10] => altsyncram_t072:auto_generated.data_a[10]
data_a[11] => altsyncram_t072:auto_generated.data_a[11]
data_a[12] => altsyncram_t072:auto_generated.data_a[12]
data_a[13] => altsyncram_t072:auto_generated.data_a[13]
data_a[14] => altsyncram_t072:auto_generated.data_a[14]
data_a[15] => altsyncram_t072:auto_generated.data_a[15]
data_a[16] => altsyncram_t072:auto_generated.data_a[16]
data_a[17] => altsyncram_t072:auto_generated.data_a[17]
data_a[18] => altsyncram_t072:auto_generated.data_a[18]
data_a[19] => altsyncram_t072:auto_generated.data_a[19]
data_a[20] => altsyncram_t072:auto_generated.data_a[20]
data_a[21] => altsyncram_t072:auto_generated.data_a[21]
data_a[22] => altsyncram_t072:auto_generated.data_a[22]
data_a[23] => altsyncram_t072:auto_generated.data_a[23]
data_a[24] => altsyncram_t072:auto_generated.data_a[24]
data_a[25] => altsyncram_t072:auto_generated.data_a[25]
data_a[26] => altsyncram_t072:auto_generated.data_a[26]
data_a[27] => altsyncram_t072:auto_generated.data_a[27]
data_a[28] => altsyncram_t072:auto_generated.data_a[28]
data_a[29] => altsyncram_t072:auto_generated.data_a[29]
data_a[30] => altsyncram_t072:auto_generated.data_a[30]
data_a[31] => altsyncram_t072:auto_generated.data_a[31]
data_b[0] => altsyncram_t072:auto_generated.data_b[0]
data_b[1] => altsyncram_t072:auto_generated.data_b[1]
data_b[2] => altsyncram_t072:auto_generated.data_b[2]
data_b[3] => altsyncram_t072:auto_generated.data_b[3]
data_b[4] => altsyncram_t072:auto_generated.data_b[4]
data_b[5] => altsyncram_t072:auto_generated.data_b[5]
data_b[6] => altsyncram_t072:auto_generated.data_b[6]
data_b[7] => altsyncram_t072:auto_generated.data_b[7]
data_b[8] => altsyncram_t072:auto_generated.data_b[8]
data_b[9] => altsyncram_t072:auto_generated.data_b[9]
data_b[10] => altsyncram_t072:auto_generated.data_b[10]
data_b[11] => altsyncram_t072:auto_generated.data_b[11]
data_b[12] => altsyncram_t072:auto_generated.data_b[12]
data_b[13] => altsyncram_t072:auto_generated.data_b[13]
data_b[14] => altsyncram_t072:auto_generated.data_b[14]
data_b[15] => altsyncram_t072:auto_generated.data_b[15]
data_b[16] => altsyncram_t072:auto_generated.data_b[16]
data_b[17] => altsyncram_t072:auto_generated.data_b[17]
data_b[18] => altsyncram_t072:auto_generated.data_b[18]
data_b[19] => altsyncram_t072:auto_generated.data_b[19]
data_b[20] => altsyncram_t072:auto_generated.data_b[20]
data_b[21] => altsyncram_t072:auto_generated.data_b[21]
data_b[22] => altsyncram_t072:auto_generated.data_b[22]
data_b[23] => altsyncram_t072:auto_generated.data_b[23]
data_b[24] => altsyncram_t072:auto_generated.data_b[24]
data_b[25] => altsyncram_t072:auto_generated.data_b[25]
data_b[26] => altsyncram_t072:auto_generated.data_b[26]
data_b[27] => altsyncram_t072:auto_generated.data_b[27]
data_b[28] => altsyncram_t072:auto_generated.data_b[28]
data_b[29] => altsyncram_t072:auto_generated.data_b[29]
data_b[30] => altsyncram_t072:auto_generated.data_b[30]
data_b[31] => altsyncram_t072:auto_generated.data_b[31]
address_a[0] => altsyncram_t072:auto_generated.address_a[0]
address_a[1] => altsyncram_t072:auto_generated.address_a[1]
address_a[2] => altsyncram_t072:auto_generated.address_a[2]
address_a[3] => altsyncram_t072:auto_generated.address_a[3]
address_a[4] => altsyncram_t072:auto_generated.address_a[4]
address_a[5] => altsyncram_t072:auto_generated.address_a[5]
address_a[6] => altsyncram_t072:auto_generated.address_a[6]
address_a[7] => altsyncram_t072:auto_generated.address_a[7]
address_b[0] => altsyncram_t072:auto_generated.address_b[0]
address_b[1] => altsyncram_t072:auto_generated.address_b[1]
address_b[2] => altsyncram_t072:auto_generated.address_b[2]
address_b[3] => altsyncram_t072:auto_generated.address_b[3]
address_b[4] => altsyncram_t072:auto_generated.address_b[4]
address_b[5] => altsyncram_t072:auto_generated.address_b[5]
address_b[6] => altsyncram_t072:auto_generated.address_b[6]
address_b[7] => altsyncram_t072:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t072:auto_generated.clock0
clock1 => altsyncram_t072:auto_generated.clock1
clocken0 => altsyncram_t072:auto_generated.clocken0
clocken1 => altsyncram_t072:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t072:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t072:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t072:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t072:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t072:auto_generated.q_a[0]
q_a[1] <= altsyncram_t072:auto_generated.q_a[1]
q_a[2] <= altsyncram_t072:auto_generated.q_a[2]
q_a[3] <= altsyncram_t072:auto_generated.q_a[3]
q_a[4] <= altsyncram_t072:auto_generated.q_a[4]
q_a[5] <= altsyncram_t072:auto_generated.q_a[5]
q_a[6] <= altsyncram_t072:auto_generated.q_a[6]
q_a[7] <= altsyncram_t072:auto_generated.q_a[7]
q_a[8] <= altsyncram_t072:auto_generated.q_a[8]
q_a[9] <= altsyncram_t072:auto_generated.q_a[9]
q_a[10] <= altsyncram_t072:auto_generated.q_a[10]
q_a[11] <= altsyncram_t072:auto_generated.q_a[11]
q_a[12] <= altsyncram_t072:auto_generated.q_a[12]
q_a[13] <= altsyncram_t072:auto_generated.q_a[13]
q_a[14] <= altsyncram_t072:auto_generated.q_a[14]
q_a[15] <= altsyncram_t072:auto_generated.q_a[15]
q_a[16] <= altsyncram_t072:auto_generated.q_a[16]
q_a[17] <= altsyncram_t072:auto_generated.q_a[17]
q_a[18] <= altsyncram_t072:auto_generated.q_a[18]
q_a[19] <= altsyncram_t072:auto_generated.q_a[19]
q_a[20] <= altsyncram_t072:auto_generated.q_a[20]
q_a[21] <= altsyncram_t072:auto_generated.q_a[21]
q_a[22] <= altsyncram_t072:auto_generated.q_a[22]
q_a[23] <= altsyncram_t072:auto_generated.q_a[23]
q_a[24] <= altsyncram_t072:auto_generated.q_a[24]
q_a[25] <= altsyncram_t072:auto_generated.q_a[25]
q_a[26] <= altsyncram_t072:auto_generated.q_a[26]
q_a[27] <= altsyncram_t072:auto_generated.q_a[27]
q_a[28] <= altsyncram_t072:auto_generated.q_a[28]
q_a[29] <= altsyncram_t072:auto_generated.q_a[29]
q_a[30] <= altsyncram_t072:auto_generated.q_a[30]
q_a[31] <= altsyncram_t072:auto_generated.q_a[31]
q_b[0] <= altsyncram_t072:auto_generated.q_b[0]
q_b[1] <= altsyncram_t072:auto_generated.q_b[1]
q_b[2] <= altsyncram_t072:auto_generated.q_b[2]
q_b[3] <= altsyncram_t072:auto_generated.q_b[3]
q_b[4] <= altsyncram_t072:auto_generated.q_b[4]
q_b[5] <= altsyncram_t072:auto_generated.q_b[5]
q_b[6] <= altsyncram_t072:auto_generated.q_b[6]
q_b[7] <= altsyncram_t072:auto_generated.q_b[7]
q_b[8] <= altsyncram_t072:auto_generated.q_b[8]
q_b[9] <= altsyncram_t072:auto_generated.q_b[9]
q_b[10] <= altsyncram_t072:auto_generated.q_b[10]
q_b[11] <= altsyncram_t072:auto_generated.q_b[11]
q_b[12] <= altsyncram_t072:auto_generated.q_b[12]
q_b[13] <= altsyncram_t072:auto_generated.q_b[13]
q_b[14] <= altsyncram_t072:auto_generated.q_b[14]
q_b[15] <= altsyncram_t072:auto_generated.q_b[15]
q_b[16] <= altsyncram_t072:auto_generated.q_b[16]
q_b[17] <= altsyncram_t072:auto_generated.q_b[17]
q_b[18] <= altsyncram_t072:auto_generated.q_b[18]
q_b[19] <= altsyncram_t072:auto_generated.q_b[19]
q_b[20] <= altsyncram_t072:auto_generated.q_b[20]
q_b[21] <= altsyncram_t072:auto_generated.q_b[21]
q_b[22] <= altsyncram_t072:auto_generated.q_b[22]
q_b[23] <= altsyncram_t072:auto_generated.q_b[23]
q_b[24] <= altsyncram_t072:auto_generated.q_b[24]
q_b[25] <= altsyncram_t072:auto_generated.q_b[25]
q_b[26] <= altsyncram_t072:auto_generated.q_b[26]
q_b[27] <= altsyncram_t072:auto_generated.q_b[27]
q_b[28] <= altsyncram_t072:auto_generated.q_b[28]
q_b[29] <= altsyncram_t072:auto_generated.q_b[29]
q_b[30] <= altsyncram_t072:auto_generated.q_b[30]
q_b[31] <= altsyncram_t072:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal1.IN17
address[0] => Equal0.IN17
address[1] => Equal1.IN16
address[1] => Equal0.IN16
address[2] => Equal1.IN15
address[2] => Equal0.IN15
address[3] => Equal1.IN14
address[3] => Equal0.IN14
address[4] => Equal1.IN13
address[4] => Equal0.IN13
address[5] => Equal1.IN12
address[5] => Equal0.IN12
address[6] => Equal1.IN11
address[6] => Equal0.IN11
address[7] => Equal1.IN10
address[7] => Equal0.IN10
address[8] => Equal1.IN9
address[8] => Equal0.IN9
chipselect => write_strobe~0.IN0
clk => internal_oci_single_step_mode1.CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[0].CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector~63.DATAB
monitor_go => A_WE_StdLogicVector~61.DATAB
monitor_ready => A_WE_StdLogicVector~62.DATAB
reset_n => internal_oci_single_step_mode1.ACLR
reset_n => internal_oci_ienable1[31].PRESET
reset_n => internal_oci_ienable1[30].PRESET
reset_n => internal_oci_ienable1[29].PRESET
reset_n => internal_oci_ienable1[28].PRESET
reset_n => internal_oci_ienable1[27].PRESET
reset_n => internal_oci_ienable1[26].PRESET
reset_n => internal_oci_ienable1[25].PRESET
reset_n => internal_oci_ienable1[24].PRESET
reset_n => internal_oci_ienable1[23].PRESET
reset_n => internal_oci_ienable1[22].PRESET
reset_n => internal_oci_ienable1[21].PRESET
reset_n => internal_oci_ienable1[20].PRESET
reset_n => internal_oci_ienable1[19].PRESET
reset_n => internal_oci_ienable1[18].PRESET
reset_n => internal_oci_ienable1[17].PRESET
reset_n => internal_oci_ienable1[16].PRESET
reset_n => internal_oci_ienable1[15].PRESET
reset_n => internal_oci_ienable1[14].PRESET
reset_n => internal_oci_ienable1[13].PRESET
reset_n => internal_oci_ienable1[12].PRESET
reset_n => internal_oci_ienable1[11].PRESET
reset_n => internal_oci_ienable1[10].PRESET
reset_n => internal_oci_ienable1[9].PRESET
reset_n => internal_oci_ienable1[8].PRESET
reset_n => internal_oci_ienable1[7].PRESET
reset_n => internal_oci_ienable1[6].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[0].PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk_hit2_latch~reg0.CLK
clk => dbrk_hit3_latch~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => process3~0.IN0
dbrk_goto1 => process3~2.IN0
dbrk_hit0 => ~NO_FANOUT~
dbrk_hit1 => ~NO_FANOUT~
dbrk_hit2 => ~NO_FANOUT~
dbrk_hit3 => ~NO_FANOUT~
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => process3~0.IN1
xbrk_goto1 => process3~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= dbrk0~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[1] <= dbrk0~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[2] <= dbrk0~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[3] <= dbrk0~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[4] <= dbrk0~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[5] <= dbrk0~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[6] <= dbrk0~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[7] <= dbrk0~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[8] <= dbrk0~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[9] <= dbrk0~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[10] <= dbrk0~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[11] <= dbrk0~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[12] <= dbrk0~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[13] <= dbrk0~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[14] <= dbrk0~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[15] <= dbrk0~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[16] <= dbrk0~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[17] <= dbrk0~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[18] <= dbrk0~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[19] <= dbrk0~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[20] <= dbrk0~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[21] <= dbrk0~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[22] <= dbrk0~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[23] <= dbrk0~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[24] <= dbrk0~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[25] <= dbrk0~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[26] <= dbrk0~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[27] <= dbrk0~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[28] <= dbrk0~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[29] <= dbrk0~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[30] <= dbrk0~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[31] <= dbrk0~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[32] <= dbrk0~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[33] <= dbrk0~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[34] <= dbrk0~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[35] <= dbrk0~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[36] <= dbrk0~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[37] <= dbrk0~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[38] <= dbrk0~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[39] <= dbrk0~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[40] <= dbrk0~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[41] <= dbrk0~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[42] <= dbrk0~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[43] <= dbrk0~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[44] <= dbrk0~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[45] <= dbrk0~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[46] <= dbrk0~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[47] <= dbrk0~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[48] <= dbrk0~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[49] <= dbrk0~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[50] <= dbrk0~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[51] <= dbrk0~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[52] <= dbrk0~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[53] <= dbrk0~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[54] <= dbrk0~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[55] <= dbrk0~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[56] <= dbrk0~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[57] <= dbrk0~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[58] <= dbrk0~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[59] <= dbrk0~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[60] <= dbrk0~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[61] <= dbrk0~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[62] <= dbrk0~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[63] <= dbrk0~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[64] <= dbrk0~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[65] <= dbrk0~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[66] <= dbrk0~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[67] <= dbrk0~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[68] <= dbrk0~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[69] <= dbrk0~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[70] <= dbrk0~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[71] <= dbrk0~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[72] <= dbrk0~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[73] <= dbrk0~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[74] <= dbrk0~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[75] <= dbrk0~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[76] <= dbrk0~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[77] <= dbrk0~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[0] <= dbrk1~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[1] <= dbrk1~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[2] <= dbrk1~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[3] <= dbrk1~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[4] <= dbrk1~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[5] <= dbrk1~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[6] <= dbrk1~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[7] <= dbrk1~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[8] <= dbrk1~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[9] <= dbrk1~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[10] <= dbrk1~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[11] <= dbrk1~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[12] <= dbrk1~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[13] <= dbrk1~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[14] <= dbrk1~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[15] <= dbrk1~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[16] <= dbrk1~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[17] <= dbrk1~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[18] <= dbrk1~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[19] <= dbrk1~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[20] <= dbrk1~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[21] <= dbrk1~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[22] <= dbrk1~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[23] <= dbrk1~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[24] <= dbrk1~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[25] <= dbrk1~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[26] <= dbrk1~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[27] <= dbrk1~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[28] <= dbrk1~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[29] <= dbrk1~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[30] <= dbrk1~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[31] <= dbrk1~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[32] <= dbrk1~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[33] <= dbrk1~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[34] <= dbrk1~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[35] <= dbrk1~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[36] <= dbrk1~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[37] <= dbrk1~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[38] <= dbrk1~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[39] <= dbrk1~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[40] <= dbrk1~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[41] <= dbrk1~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[42] <= dbrk1~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[43] <= dbrk1~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[44] <= dbrk1~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[45] <= dbrk1~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[46] <= dbrk1~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[47] <= dbrk1~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[48] <= dbrk1~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[49] <= dbrk1~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[50] <= dbrk1~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[51] <= dbrk1~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[52] <= dbrk1~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[53] <= dbrk1~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[54] <= dbrk1~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[55] <= dbrk1~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[56] <= dbrk1~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[57] <= dbrk1~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[58] <= dbrk1~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[59] <= dbrk1~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[60] <= dbrk1~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[61] <= dbrk1~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[62] <= dbrk1~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[63] <= dbrk1~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[64] <= dbrk1~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[65] <= dbrk1~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[66] <= dbrk1~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[67] <= dbrk1~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[68] <= dbrk1~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[69] <= dbrk1~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[70] <= dbrk1~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[71] <= dbrk1~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[72] <= dbrk1~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[73] <= dbrk1~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[74] <= dbrk1~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[75] <= dbrk1~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[76] <= dbrk1~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[77] <= dbrk1~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[0] <= dbrk2~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[1] <= dbrk2~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[2] <= dbrk2~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[3] <= dbrk2~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[4] <= dbrk2~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[5] <= dbrk2~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[6] <= dbrk2~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[7] <= dbrk2~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[8] <= dbrk2~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[9] <= dbrk2~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[10] <= dbrk2~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[11] <= dbrk2~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[12] <= dbrk2~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[13] <= dbrk2~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[14] <= dbrk2~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[15] <= dbrk2~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[16] <= dbrk2~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[17] <= dbrk2~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[18] <= dbrk2~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[19] <= dbrk2~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[20] <= dbrk2~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[21] <= dbrk2~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[22] <= dbrk2~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[23] <= dbrk2~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[24] <= dbrk2~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[25] <= dbrk2~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[26] <= dbrk2~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[27] <= dbrk2~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[28] <= dbrk2~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[29] <= dbrk2~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[30] <= dbrk2~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[31] <= dbrk2~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[32] <= dbrk2~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[33] <= dbrk2~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[34] <= dbrk2~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[35] <= dbrk2~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[36] <= dbrk2~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[37] <= dbrk2~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[38] <= dbrk2~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[39] <= dbrk2~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[40] <= dbrk2~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[41] <= dbrk2~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[42] <= dbrk2~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[43] <= dbrk2~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[44] <= dbrk2~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[45] <= dbrk2~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[46] <= dbrk2~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[47] <= dbrk2~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[48] <= dbrk2~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[49] <= dbrk2~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[50] <= dbrk2~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[51] <= dbrk2~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[52] <= dbrk2~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[53] <= dbrk2~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[54] <= dbrk2~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[55] <= dbrk2~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[56] <= dbrk2~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[57] <= dbrk2~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[58] <= dbrk2~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[59] <= dbrk2~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[60] <= dbrk2~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[61] <= dbrk2~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[62] <= dbrk2~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[63] <= dbrk2~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[64] <= dbrk2~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[65] <= dbrk2~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[66] <= dbrk2~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[67] <= dbrk2~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[68] <= dbrk2~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[69] <= dbrk2~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[70] <= dbrk2~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[71] <= dbrk2~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[72] <= dbrk2~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[73] <= dbrk2~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[74] <= dbrk2~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[75] <= dbrk2~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[76] <= dbrk2~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[77] <= dbrk2~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[0] <= dbrk3~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[1] <= dbrk3~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[2] <= dbrk3~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[3] <= dbrk3~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[4] <= dbrk3~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[5] <= dbrk3~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[6] <= dbrk3~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[7] <= dbrk3~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[8] <= dbrk3~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[9] <= dbrk3~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[10] <= dbrk3~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[11] <= dbrk3~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[12] <= dbrk3~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[13] <= dbrk3~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[14] <= dbrk3~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[15] <= dbrk3~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[16] <= dbrk3~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[17] <= dbrk3~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[18] <= dbrk3~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[19] <= dbrk3~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[20] <= dbrk3~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[21] <= dbrk3~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[22] <= dbrk3~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[23] <= dbrk3~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[24] <= dbrk3~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[25] <= dbrk3~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[26] <= dbrk3~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[27] <= dbrk3~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[28] <= dbrk3~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[29] <= dbrk3~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[30] <= dbrk3~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[31] <= dbrk3~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[32] <= dbrk3~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[33] <= dbrk3~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[34] <= dbrk3~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[35] <= dbrk3~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[36] <= dbrk3~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[37] <= dbrk3~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[38] <= dbrk3~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[39] <= dbrk3~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[40] <= dbrk3~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[41] <= dbrk3~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[42] <= dbrk3~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[43] <= dbrk3~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[44] <= dbrk3~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[45] <= dbrk3~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[46] <= dbrk3~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[47] <= dbrk3~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[48] <= dbrk3~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[49] <= dbrk3~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[50] <= dbrk3~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[51] <= dbrk3~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[52] <= dbrk3~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[53] <= dbrk3~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[54] <= dbrk3~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[55] <= dbrk3~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[56] <= dbrk3~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[57] <= dbrk3~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[58] <= dbrk3~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[59] <= dbrk3~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[60] <= dbrk3~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[61] <= dbrk3~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[62] <= dbrk3~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[63] <= dbrk3~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[64] <= dbrk3~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[65] <= dbrk3~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[66] <= dbrk3~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[67] <= dbrk3~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[68] <= dbrk3~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[69] <= dbrk3~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[70] <= dbrk3~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[71] <= dbrk3~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[72] <= dbrk3~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[73] <= dbrk3~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[74] <= dbrk3~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[75] <= dbrk3~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[76] <= dbrk3~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[77] <= dbrk3~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= dbrk_hit2_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3_latch <= dbrk_hit3_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= xbrk0~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[1] <= xbrk0~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[2] <= xbrk0~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[3] <= xbrk0~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[4] <= xbrk0~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[5] <= xbrk0~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[6] <= xbrk0~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[7] <= xbrk0~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[8] <= xbrk0~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[9] <= xbrk0~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[10] <= xbrk0~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[11] <= xbrk0~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[12] <= xbrk0~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[13] <= xbrk0~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[14] <= xbrk0~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[15] <= xbrk0~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[16] <= xbrk0~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[17] <= xbrk0~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[18] <= xbrk0~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[19] <= xbrk0~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[20] <= xbrk0~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[0] <= xbrk1~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[1] <= xbrk1~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[2] <= xbrk1~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[3] <= xbrk1~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[4] <= xbrk1~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[5] <= xbrk1~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[6] <= xbrk1~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[7] <= xbrk1~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[8] <= xbrk1~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[9] <= xbrk1~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[10] <= xbrk1~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[11] <= xbrk1~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[12] <= xbrk1~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[13] <= xbrk1~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[14] <= xbrk1~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[15] <= xbrk1~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[16] <= xbrk1~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[17] <= xbrk1~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[18] <= xbrk1~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[19] <= xbrk1~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[20] <= xbrk1~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[0] <= xbrk2~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[1] <= xbrk2~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[2] <= xbrk2~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[3] <= xbrk2~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[4] <= xbrk2~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[5] <= xbrk2~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[6] <= xbrk2~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[7] <= xbrk2~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[8] <= xbrk2~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[9] <= xbrk2~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[10] <= xbrk2~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[11] <= xbrk2~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[12] <= xbrk2~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[13] <= xbrk2~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[14] <= xbrk2~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[15] <= xbrk2~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[16] <= xbrk2~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[17] <= xbrk2~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[18] <= xbrk2~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[19] <= xbrk2~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[20] <= xbrk2~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[0] <= xbrk3~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[1] <= xbrk3~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[2] <= xbrk3~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[3] <= xbrk3~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[4] <= xbrk3~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[5] <= xbrk3~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[6] <= xbrk3~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[7] <= xbrk3~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[8] <= xbrk3~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[9] <= xbrk3~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[10] <= xbrk3~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[11] <= xbrk3~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[12] <= xbrk3~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[13] <= xbrk3~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[14] <= xbrk3~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[15] <= xbrk3~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[16] <= xbrk3~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[17] <= xbrk3~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[18] <= xbrk3~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[19] <= xbrk3~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[20] <= xbrk3~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_valid => xbrk_hit0.ENA
D_valid => xbrk_hit1.ENA
D_valid => xbrk_hit2.ENA
D_valid => xbrk_hit3.ENA
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
clk => xbrk_hit0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit2.CLK
clk => xbrk_hit3.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_hit3.ACLR
reset_n => xbrk_hit2.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => xbrk3_armed~0.IN0
trigger_state_0 => xbrk2_armed~0.IN0
trigger_state_0 => xbrk1_armed~0.IN0
trigger_state_0 => xbrk0_armed~0.IN0
trigger_state_1 => xbrk3_armed~1.IN0
trigger_state_1 => xbrk2_armed~1.IN0
trigger_state_1 => xbrk1_armed~1.IN0
trigger_state_1 => xbrk0_armed~1.IN0
xbrk0[0] => ~NO_FANOUT~
xbrk0[1] => ~NO_FANOUT~
xbrk0[2] => ~NO_FANOUT~
xbrk0[3] => ~NO_FANOUT~
xbrk0[4] => ~NO_FANOUT~
xbrk0[5] => ~NO_FANOUT~
xbrk0[6] => ~NO_FANOUT~
xbrk0[7] => ~NO_FANOUT~
xbrk0[8] => ~NO_FANOUT~
xbrk0[9] => ~NO_FANOUT~
xbrk0[10] => ~NO_FANOUT~
xbrk0[11] => ~NO_FANOUT~
xbrk0[12] => ~NO_FANOUT~
xbrk0[13] => ~NO_FANOUT~
xbrk0[14] => ~NO_FANOUT~
xbrk0[15] => ~NO_FANOUT~
xbrk0[16] => ~NO_FANOUT~
xbrk0[17] => ~NO_FANOUT~
xbrk0[18] => ~NO_FANOUT~
xbrk0[19] => ~NO_FANOUT~
xbrk0[20] => ~NO_FANOUT~
xbrk1[0] => ~NO_FANOUT~
xbrk1[1] => ~NO_FANOUT~
xbrk1[2] => ~NO_FANOUT~
xbrk1[3] => ~NO_FANOUT~
xbrk1[4] => ~NO_FANOUT~
xbrk1[5] => ~NO_FANOUT~
xbrk1[6] => ~NO_FANOUT~
xbrk1[7] => ~NO_FANOUT~
xbrk1[8] => ~NO_FANOUT~
xbrk1[9] => ~NO_FANOUT~
xbrk1[10] => ~NO_FANOUT~
xbrk1[11] => ~NO_FANOUT~
xbrk1[12] => ~NO_FANOUT~
xbrk1[13] => ~NO_FANOUT~
xbrk1[14] => ~NO_FANOUT~
xbrk1[15] => ~NO_FANOUT~
xbrk1[16] => ~NO_FANOUT~
xbrk1[17] => ~NO_FANOUT~
xbrk1[18] => ~NO_FANOUT~
xbrk1[19] => ~NO_FANOUT~
xbrk1[20] => ~NO_FANOUT~
xbrk2[0] => ~NO_FANOUT~
xbrk2[1] => ~NO_FANOUT~
xbrk2[2] => ~NO_FANOUT~
xbrk2[3] => ~NO_FANOUT~
xbrk2[4] => ~NO_FANOUT~
xbrk2[5] => ~NO_FANOUT~
xbrk2[6] => ~NO_FANOUT~
xbrk2[7] => ~NO_FANOUT~
xbrk2[8] => ~NO_FANOUT~
xbrk2[9] => ~NO_FANOUT~
xbrk2[10] => ~NO_FANOUT~
xbrk2[11] => ~NO_FANOUT~
xbrk2[12] => ~NO_FANOUT~
xbrk2[13] => ~NO_FANOUT~
xbrk2[14] => ~NO_FANOUT~
xbrk2[15] => ~NO_FANOUT~
xbrk2[16] => ~NO_FANOUT~
xbrk2[17] => ~NO_FANOUT~
xbrk2[18] => ~NO_FANOUT~
xbrk2[19] => ~NO_FANOUT~
xbrk2[20] => ~NO_FANOUT~
xbrk3[0] => ~NO_FANOUT~
xbrk3[1] => ~NO_FANOUT~
xbrk3[2] => ~NO_FANOUT~
xbrk3[3] => ~NO_FANOUT~
xbrk3[4] => ~NO_FANOUT~
xbrk3[5] => ~NO_FANOUT~
xbrk3[6] => ~NO_FANOUT~
xbrk3[7] => ~NO_FANOUT~
xbrk3[8] => ~NO_FANOUT~
xbrk3[9] => ~NO_FANOUT~
xbrk3[10] => ~NO_FANOUT~
xbrk3[11] => ~NO_FANOUT~
xbrk3[12] => ~NO_FANOUT~
xbrk3[13] => ~NO_FANOUT~
xbrk3[14] => ~NO_FANOUT~
xbrk3[15] => ~NO_FANOUT~
xbrk3[16] => ~NO_FANOUT~
xbrk3[17] => ~NO_FANOUT~
xbrk3[18] => ~NO_FANOUT~
xbrk3[19] => ~NO_FANOUT~
xbrk3[20] => ~NO_FANOUT~
xbrk_ctrl0[0] => xbrk_break_hit~1.IN1
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => xbrk0_armed~0.IN1
xbrk_ctrl0[5] => xbrk0_armed~1.IN1
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => xbrk_break_hit~3.IN1
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => xbrk1_armed~0.IN1
xbrk_ctrl1[5] => xbrk1_armed~1.IN1
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => xbrk_break_hit~6.IN1
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => xbrk2_armed~0.IN1
xbrk_ctrl2[5] => xbrk2_armed~1.IN1
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => xbrk_break_hit~9.IN1
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => xbrk3_armed~0.IN1
xbrk_ctrl3[5] => xbrk3_armed~1.IN1
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= <GND>
xbrk_goto1 <= <GND>
xbrk_traceoff <= <GND>
xbrk_traceon <= <GND>
xbrk_trigout <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
E_st_data[0] => dbrk_data[0].DATAB
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => dbrk_data[1].DATAB
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => dbrk_data[2].DATAB
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => dbrk_data[3].DATAB
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => dbrk_data[4].DATAB
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => dbrk_data[5].DATAB
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => dbrk_data[6].DATAB
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => dbrk_data[7].DATAB
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => dbrk_data[8].DATAB
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => dbrk_data[9].DATAB
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => dbrk_data[10].DATAB
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => dbrk_data[11].DATAB
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => dbrk_data[12].DATAB
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => dbrk_data[13].DATAB
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => dbrk_data[14].DATAB
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => dbrk_data[15].DATAB
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => dbrk_data[16].DATAB
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => dbrk_data[17].DATAB
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => dbrk_data[18].DATAB
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => dbrk_data[19].DATAB
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => dbrk_data[20].DATAB
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => dbrk_data[21].DATAB
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => dbrk_data[22].DATAB
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => dbrk_data[23].DATAB
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => dbrk_data[24].DATAB
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => dbrk_data[25].DATAB
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => dbrk_data[26].DATAB
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => dbrk_data[27].DATAB
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => dbrk_data[28].DATAB
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => dbrk_data[29].DATAB
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => dbrk_data[30].DATAB
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => dbrk_data[31].DATAB
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => dbrk_data[0].DATAA
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => dbrk_data[1].DATAA
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => dbrk_data[2].DATAA
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => dbrk_data[3].DATAA
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => dbrk_data[4].DATAA
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => dbrk_data[5].DATAA
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => dbrk_data[6].DATAA
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => dbrk_data[7].DATAA
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => dbrk_data[8].DATAA
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => dbrk_data[9].DATAA
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => dbrk_data[10].DATAA
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => dbrk_data[11].DATAA
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => dbrk_data[12].DATAA
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => dbrk_data[13].DATAA
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => dbrk_data[14].DATAA
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => dbrk_data[15].DATAA
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => dbrk_data[16].DATAA
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => dbrk_data[17].DATAA
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => dbrk_data[18].DATAA
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => dbrk_data[19].DATAA
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => dbrk_data[20].DATAA
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => dbrk_data[21].DATAA
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => dbrk_data[22].DATAA
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => dbrk_data[23].DATAA
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => dbrk_data[24].DATAA
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => dbrk_data[25].DATAA
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => dbrk_data[26].DATAA
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => dbrk_data[27].DATAA
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => dbrk_data[28].DATAA
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => dbrk_data[29].DATAA
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => dbrk_data[30].DATAA
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => dbrk_data[31].DATAA
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => internal_dbrk_break.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[0]
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[0]
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[1]
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[1]
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[2]
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[2]
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[3]
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[3]
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[4]
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[4]
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[5]
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[5]
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[6]
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[6]
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[7]
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[7]
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[8]
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[8]
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[9]
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[9]
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[10]
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[10]
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[11]
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[11]
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[12]
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[12]
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[13]
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[13]
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[14]
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[14]
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[15]
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[15]
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[16]
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[16]
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[17]
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[17]
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[18]
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[18]
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[19]
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[19]
d_address[19] => cpu_d_address[19].DATAIN
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[20]
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[20]
d_address[20] => cpu_d_address[20].DATAIN
d_read => cpu_d_read_valid.IN1
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_waitrequest => cpu_d_read_valid.IN0
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.write
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.write
d_write => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.write
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.write
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.write
d_write => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.write
d_write => dbrk_data[0].OUTPUTSELECT
d_write => dbrk_data[1].OUTPUTSELECT
d_write => dbrk_data[2].OUTPUTSELECT
d_write => dbrk_data[3].OUTPUTSELECT
d_write => dbrk_data[4].OUTPUTSELECT
d_write => dbrk_data[5].OUTPUTSELECT
d_write => dbrk_data[6].OUTPUTSELECT
d_write => dbrk_data[7].OUTPUTSELECT
d_write => dbrk_data[8].OUTPUTSELECT
d_write => dbrk_data[9].OUTPUTSELECT
d_write => dbrk_data[10].OUTPUTSELECT
d_write => dbrk_data[11].OUTPUTSELECT
d_write => dbrk_data[12].OUTPUTSELECT
d_write => dbrk_data[13].OUTPUTSELECT
d_write => dbrk_data[14].OUTPUTSELECT
d_write => dbrk_data[15].OUTPUTSELECT
d_write => dbrk_data[16].OUTPUTSELECT
d_write => dbrk_data[17].OUTPUTSELECT
d_write => dbrk_data[18].OUTPUTSELECT
d_write => dbrk_data[19].OUTPUTSELECT
d_write => dbrk_data[20].OUTPUTSELECT
d_write => dbrk_data[21].OUTPUTSELECT
d_write => dbrk_data[22].OUTPUTSELECT
d_write => dbrk_data[23].OUTPUTSELECT
d_write => dbrk_data[24].OUTPUTSELECT
d_write => dbrk_data[25].OUTPUTSELECT
d_write => dbrk_data[26].OUTPUTSELECT
d_write => dbrk_data[27].OUTPUTSELECT
d_write => dbrk_data[28].OUTPUTSELECT
d_write => dbrk_data[29].OUTPUTSELECT
d_write => dbrk_data[30].OUTPUTSELECT
d_write => dbrk_data[31].OUTPUTSELECT
d_write => cpu_d_write.DATAIN
dbrk0[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[0]
dbrk0[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[0]
dbrk0[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[1]
dbrk0[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[1]
dbrk0[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[2]
dbrk0[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[2]
dbrk0[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[3]
dbrk0[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[3]
dbrk0[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[4]
dbrk0[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[4]
dbrk0[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[5]
dbrk0[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[5]
dbrk0[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[6]
dbrk0[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[6]
dbrk0[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[7]
dbrk0[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[7]
dbrk0[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[8]
dbrk0[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[8]
dbrk0[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[9]
dbrk0[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[9]
dbrk0[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[10]
dbrk0[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[10]
dbrk0[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[11]
dbrk0[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[11]
dbrk0[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[12]
dbrk0[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[12]
dbrk0[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[13]
dbrk0[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[13]
dbrk0[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[14]
dbrk0[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[14]
dbrk0[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[15]
dbrk0[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[15]
dbrk0[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[16]
dbrk0[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[16]
dbrk0[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[17]
dbrk0[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[17]
dbrk0[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[18]
dbrk0[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[18]
dbrk0[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[19]
dbrk0[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[19]
dbrk0[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[20]
dbrk0[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[20]
dbrk0[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[21]
dbrk0[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[21]
dbrk0[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[22]
dbrk0[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[22]
dbrk0[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[23]
dbrk0[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[23]
dbrk0[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[24]
dbrk0[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[24]
dbrk0[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[25]
dbrk0[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[25]
dbrk0[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[26]
dbrk0[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[26]
dbrk0[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[27]
dbrk0[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[27]
dbrk0[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[28]
dbrk0[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[28]
dbrk0[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[29]
dbrk0[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[29]
dbrk0[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[30]
dbrk0[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[30]
dbrk0[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[31]
dbrk0[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[31]
dbrk0[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[32]
dbrk0[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[32]
dbrk0[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[33]
dbrk0[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[33]
dbrk0[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[34]
dbrk0[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[34]
dbrk0[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[35]
dbrk0[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[35]
dbrk0[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[36]
dbrk0[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[36]
dbrk0[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[37]
dbrk0[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[37]
dbrk0[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[38]
dbrk0[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[38]
dbrk0[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[39]
dbrk0[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[39]
dbrk0[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[40]
dbrk0[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[40]
dbrk0[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[41]
dbrk0[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[41]
dbrk0[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[42]
dbrk0[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[42]
dbrk0[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[43]
dbrk0[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[43]
dbrk0[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[44]
dbrk0[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[44]
dbrk0[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[45]
dbrk0[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[45]
dbrk0[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[46]
dbrk0[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[46]
dbrk0[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[47]
dbrk0[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[47]
dbrk0[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[48]
dbrk0[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[48]
dbrk0[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[49]
dbrk0[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[49]
dbrk0[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[50]
dbrk0[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[50]
dbrk0[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[51]
dbrk0[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[51]
dbrk0[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[52]
dbrk0[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[52]
dbrk0[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[53]
dbrk0[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[53]
dbrk0[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[54]
dbrk0[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[54]
dbrk0[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[55]
dbrk0[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[55]
dbrk0[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[56]
dbrk0[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[56]
dbrk0[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[57]
dbrk0[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[57]
dbrk0[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[58]
dbrk0[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[58]
dbrk0[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[59]
dbrk0[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[59]
dbrk0[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[60]
dbrk0[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[60]
dbrk0[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[61]
dbrk0[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[61]
dbrk0[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[62]
dbrk0[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[62]
dbrk0[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[63]
dbrk0[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[63]
dbrk0[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[64]
dbrk0[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[64]
dbrk0[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[65]
dbrk0[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[65]
dbrk0[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[66]
dbrk0[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[66]
dbrk0[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[67]
dbrk0[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[67]
dbrk0[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[68]
dbrk0[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[68]
dbrk0[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[69]
dbrk0[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[69]
dbrk0[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[70]
dbrk0[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[70]
dbrk0[71] => ~NO_FANOUT~
dbrk0[72] => ~NO_FANOUT~
dbrk0[73] => ~NO_FANOUT~
dbrk0[74] => ~NO_FANOUT~
dbrk0[75] => ~NO_FANOUT~
dbrk0[76] => ~NO_FANOUT~
dbrk0[77] => ~NO_FANOUT~
dbrk1[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[0]
dbrk1[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[0]
dbrk1[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[1]
dbrk1[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[1]
dbrk1[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[2]
dbrk1[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[2]
dbrk1[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[3]
dbrk1[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[3]
dbrk1[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[4]
dbrk1[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[4]
dbrk1[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[5]
dbrk1[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[5]
dbrk1[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[6]
dbrk1[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[6]
dbrk1[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[7]
dbrk1[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[7]
dbrk1[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[8]
dbrk1[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[8]
dbrk1[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[9]
dbrk1[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[9]
dbrk1[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[10]
dbrk1[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[10]
dbrk1[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[11]
dbrk1[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[11]
dbrk1[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[12]
dbrk1[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[12]
dbrk1[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[13]
dbrk1[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[13]
dbrk1[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[14]
dbrk1[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[14]
dbrk1[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[15]
dbrk1[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[15]
dbrk1[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[16]
dbrk1[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[16]
dbrk1[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[17]
dbrk1[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[17]
dbrk1[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[18]
dbrk1[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[18]
dbrk1[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[19]
dbrk1[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[19]
dbrk1[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[20]
dbrk1[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[20]
dbrk1[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[21]
dbrk1[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[21]
dbrk1[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[22]
dbrk1[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[22]
dbrk1[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[23]
dbrk1[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[23]
dbrk1[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[24]
dbrk1[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[24]
dbrk1[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[25]
dbrk1[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[25]
dbrk1[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[26]
dbrk1[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[26]
dbrk1[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[27]
dbrk1[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[27]
dbrk1[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[28]
dbrk1[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[28]
dbrk1[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[29]
dbrk1[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[29]
dbrk1[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[30]
dbrk1[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[30]
dbrk1[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[31]
dbrk1[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[31]
dbrk1[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[32]
dbrk1[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[32]
dbrk1[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[33]
dbrk1[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[33]
dbrk1[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[34]
dbrk1[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[34]
dbrk1[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[35]
dbrk1[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[35]
dbrk1[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[36]
dbrk1[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[36]
dbrk1[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[37]
dbrk1[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[37]
dbrk1[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[38]
dbrk1[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[38]
dbrk1[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[39]
dbrk1[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[39]
dbrk1[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[40]
dbrk1[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[40]
dbrk1[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[41]
dbrk1[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[41]
dbrk1[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[42]
dbrk1[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[42]
dbrk1[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[43]
dbrk1[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[43]
dbrk1[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[44]
dbrk1[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[44]
dbrk1[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[45]
dbrk1[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[45]
dbrk1[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[46]
dbrk1[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[46]
dbrk1[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[47]
dbrk1[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[47]
dbrk1[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[48]
dbrk1[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[48]
dbrk1[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[49]
dbrk1[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[49]
dbrk1[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[50]
dbrk1[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[50]
dbrk1[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[51]
dbrk1[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[51]
dbrk1[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[52]
dbrk1[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[52]
dbrk1[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[53]
dbrk1[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[53]
dbrk1[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[54]
dbrk1[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[54]
dbrk1[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[55]
dbrk1[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[55]
dbrk1[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[56]
dbrk1[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[56]
dbrk1[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[57]
dbrk1[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[57]
dbrk1[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[58]
dbrk1[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[58]
dbrk1[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[59]
dbrk1[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[59]
dbrk1[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[60]
dbrk1[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[60]
dbrk1[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[61]
dbrk1[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[61]
dbrk1[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[62]
dbrk1[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[62]
dbrk1[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[63]
dbrk1[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[63]
dbrk1[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[64]
dbrk1[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[64]
dbrk1[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[65]
dbrk1[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[65]
dbrk1[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[66]
dbrk1[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[66]
dbrk1[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[67]
dbrk1[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[67]
dbrk1[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[68]
dbrk1[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[68]
dbrk1[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[69]
dbrk1[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[69]
dbrk1[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[70]
dbrk1[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[70]
dbrk1[71] => ~NO_FANOUT~
dbrk1[72] => ~NO_FANOUT~
dbrk1[73] => ~NO_FANOUT~
dbrk1[74] => ~NO_FANOUT~
dbrk1[75] => ~NO_FANOUT~
dbrk1[76] => ~NO_FANOUT~
dbrk1[77] => ~NO_FANOUT~
dbrk2[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[0]
dbrk2[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[0]
dbrk2[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[1]
dbrk2[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[1]
dbrk2[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[2]
dbrk2[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[2]
dbrk2[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[3]
dbrk2[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[3]
dbrk2[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[4]
dbrk2[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[4]
dbrk2[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[5]
dbrk2[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[5]
dbrk2[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[6]
dbrk2[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[6]
dbrk2[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[7]
dbrk2[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[7]
dbrk2[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[8]
dbrk2[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[8]
dbrk2[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[9]
dbrk2[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[9]
dbrk2[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[10]
dbrk2[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[10]
dbrk2[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[11]
dbrk2[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[11]
dbrk2[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[12]
dbrk2[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[12]
dbrk2[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[13]
dbrk2[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[13]
dbrk2[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[14]
dbrk2[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[14]
dbrk2[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[15]
dbrk2[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[15]
dbrk2[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[16]
dbrk2[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[16]
dbrk2[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[17]
dbrk2[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[17]
dbrk2[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[18]
dbrk2[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[18]
dbrk2[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[19]
dbrk2[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[19]
dbrk2[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[20]
dbrk2[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[20]
dbrk2[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[21]
dbrk2[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[21]
dbrk2[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[22]
dbrk2[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[22]
dbrk2[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[23]
dbrk2[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[23]
dbrk2[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[24]
dbrk2[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[24]
dbrk2[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[25]
dbrk2[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[25]
dbrk2[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[26]
dbrk2[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[26]
dbrk2[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[27]
dbrk2[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[27]
dbrk2[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[28]
dbrk2[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[28]
dbrk2[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[29]
dbrk2[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[29]
dbrk2[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[30]
dbrk2[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[30]
dbrk2[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[31]
dbrk2[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[31]
dbrk2[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[32]
dbrk2[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[32]
dbrk2[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[33]
dbrk2[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[33]
dbrk2[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[34]
dbrk2[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[34]
dbrk2[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[35]
dbrk2[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[35]
dbrk2[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[36]
dbrk2[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[36]
dbrk2[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[37]
dbrk2[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[37]
dbrk2[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[38]
dbrk2[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[38]
dbrk2[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[39]
dbrk2[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[39]
dbrk2[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[40]
dbrk2[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[40]
dbrk2[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[41]
dbrk2[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[41]
dbrk2[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[42]
dbrk2[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[42]
dbrk2[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[43]
dbrk2[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[43]
dbrk2[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[44]
dbrk2[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[44]
dbrk2[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[45]
dbrk2[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[45]
dbrk2[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[46]
dbrk2[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[46]
dbrk2[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[47]
dbrk2[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[47]
dbrk2[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[48]
dbrk2[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[48]
dbrk2[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[49]
dbrk2[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[49]
dbrk2[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[50]
dbrk2[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[50]
dbrk2[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[51]
dbrk2[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[51]
dbrk2[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[52]
dbrk2[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[52]
dbrk2[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[53]
dbrk2[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[53]
dbrk2[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[54]
dbrk2[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[54]
dbrk2[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[55]
dbrk2[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[55]
dbrk2[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[56]
dbrk2[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[56]
dbrk2[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[57]
dbrk2[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[57]
dbrk2[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[58]
dbrk2[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[58]
dbrk2[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[59]
dbrk2[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[59]
dbrk2[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[60]
dbrk2[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[60]
dbrk2[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[61]
dbrk2[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[61]
dbrk2[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[62]
dbrk2[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[62]
dbrk2[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[63]
dbrk2[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[63]
dbrk2[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[64]
dbrk2[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[64]
dbrk2[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[65]
dbrk2[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[65]
dbrk2[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[66]
dbrk2[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[66]
dbrk2[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[67]
dbrk2[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[67]
dbrk2[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[68]
dbrk2[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[68]
dbrk2[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[69]
dbrk2[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[69]
dbrk2[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[70]
dbrk2[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[70]
dbrk2[71] => ~NO_FANOUT~
dbrk2[72] => ~NO_FANOUT~
dbrk2[73] => ~NO_FANOUT~
dbrk2[74] => ~NO_FANOUT~
dbrk2[75] => ~NO_FANOUT~
dbrk2[76] => ~NO_FANOUT~
dbrk2[77] => ~NO_FANOUT~
dbrk3[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[0]
dbrk3[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[0]
dbrk3[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[1]
dbrk3[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[1]
dbrk3[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[2]
dbrk3[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[2]
dbrk3[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[3]
dbrk3[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[3]
dbrk3[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[4]
dbrk3[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[4]
dbrk3[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[5]
dbrk3[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[5]
dbrk3[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[6]
dbrk3[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[6]
dbrk3[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[7]
dbrk3[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[7]
dbrk3[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[8]
dbrk3[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[8]
dbrk3[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[9]
dbrk3[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[9]
dbrk3[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[10]
dbrk3[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[10]
dbrk3[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[11]
dbrk3[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[11]
dbrk3[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[12]
dbrk3[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[12]
dbrk3[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[13]
dbrk3[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[13]
dbrk3[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[14]
dbrk3[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[14]
dbrk3[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[15]
dbrk3[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[15]
dbrk3[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[16]
dbrk3[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[16]
dbrk3[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[17]
dbrk3[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[17]
dbrk3[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[18]
dbrk3[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[18]
dbrk3[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[19]
dbrk3[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[19]
dbrk3[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[20]
dbrk3[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[20]
dbrk3[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[21]
dbrk3[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[21]
dbrk3[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[22]
dbrk3[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[22]
dbrk3[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[23]
dbrk3[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[23]
dbrk3[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[24]
dbrk3[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[24]
dbrk3[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[25]
dbrk3[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[25]
dbrk3[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[26]
dbrk3[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[26]
dbrk3[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[27]
dbrk3[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[27]
dbrk3[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[28]
dbrk3[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[28]
dbrk3[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[29]
dbrk3[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[29]
dbrk3[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[30]
dbrk3[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[30]
dbrk3[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[31]
dbrk3[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[31]
dbrk3[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[32]
dbrk3[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[32]
dbrk3[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[33]
dbrk3[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[33]
dbrk3[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[34]
dbrk3[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[34]
dbrk3[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[35]
dbrk3[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[35]
dbrk3[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[36]
dbrk3[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[36]
dbrk3[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[37]
dbrk3[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[37]
dbrk3[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[38]
dbrk3[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[38]
dbrk3[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[39]
dbrk3[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[39]
dbrk3[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[40]
dbrk3[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[40]
dbrk3[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[41]
dbrk3[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[41]
dbrk3[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[42]
dbrk3[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[42]
dbrk3[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[43]
dbrk3[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[43]
dbrk3[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[44]
dbrk3[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[44]
dbrk3[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[45]
dbrk3[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[45]
dbrk3[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[46]
dbrk3[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[46]
dbrk3[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[47]
dbrk3[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[47]
dbrk3[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[48]
dbrk3[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[48]
dbrk3[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[49]
dbrk3[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[49]
dbrk3[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[50]
dbrk3[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[50]
dbrk3[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[51]
dbrk3[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[51]
dbrk3[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[52]
dbrk3[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[52]
dbrk3[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[53]
dbrk3[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[53]
dbrk3[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[54]
dbrk3[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[54]
dbrk3[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[55]
dbrk3[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[55]
dbrk3[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[56]
dbrk3[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[56]
dbrk3[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[57]
dbrk3[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[57]
dbrk3[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[58]
dbrk3[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[58]
dbrk3[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[59]
dbrk3[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[59]
dbrk3[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[60]
dbrk3[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[60]
dbrk3[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[61]
dbrk3[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[61]
dbrk3[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[62]
dbrk3[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[62]
dbrk3[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[63]
dbrk3[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[63]
dbrk3[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[64]
dbrk3[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[64]
dbrk3[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[65]
dbrk3[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[65]
dbrk3[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[66]
dbrk3[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[66]
dbrk3[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[67]
dbrk3[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[67]
dbrk3[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[68]
dbrk3[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[68]
dbrk3[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[69]
dbrk3[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[69]
dbrk3[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[70]
dbrk3[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[70]
dbrk3[71] => ~NO_FANOUT~
dbrk3[72] => ~NO_FANOUT~
dbrk3[73] => ~NO_FANOUT~
dbrk3[74] => ~NO_FANOUT~
dbrk3[75] => ~NO_FANOUT~
dbrk3[76] => ~NO_FANOUT~
dbrk3[77] => ~NO_FANOUT~
debugack => A_WE_StdLogic~0.DATAB
reset_n => internal_dbrk_break.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= <GND>
dbrk_hit1 <= <GND>
dbrk_hit2 <= <GND>
dbrk_hit3 <= <GND>
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan1.IN21
addr[0] => LessThan0.IN21
addr[1] => LessThan1.IN20
addr[1] => LessThan0.IN20
addr[2] => LessThan1.IN19
addr[2] => LessThan0.IN19
addr[3] => LessThan1.IN18
addr[3] => LessThan0.IN18
addr[4] => LessThan1.IN17
addr[4] => LessThan0.IN17
addr[5] => LessThan1.IN16
addr[5] => LessThan0.IN16
addr[6] => LessThan1.IN15
addr[6] => LessThan0.IN15
addr[7] => LessThan1.IN14
addr[7] => LessThan0.IN14
addr[8] => LessThan1.IN13
addr[8] => LessThan0.IN13
addr[9] => LessThan1.IN12
addr[9] => LessThan0.IN12
addr[10] => LessThan1.IN11
addr[10] => LessThan0.IN11
addr[11] => LessThan1.IN10
addr[11] => LessThan0.IN10
addr[12] => LessThan1.IN9
addr[12] => LessThan0.IN9
addr[13] => LessThan1.IN8
addr[13] => LessThan0.IN8
addr[14] => LessThan1.IN7
addr[14] => LessThan0.IN7
addr[15] => LessThan1.IN6
addr[15] => LessThan0.IN6
addr[16] => LessThan1.IN5
addr[16] => LessThan0.IN5
addr[17] => LessThan1.IN4
addr[17] => LessThan0.IN4
addr[18] => LessThan1.IN3
addr[18] => LessThan0.IN3
addr[19] => LessThan1.IN2
addr[19] => LessThan0.IN2
addr[20] => LessThan1.IN1
addr[20] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN42
dbrka[1] => LessThan0.IN41
dbrka[2] => LessThan0.IN40
dbrka[3] => LessThan0.IN39
dbrka[4] => LessThan0.IN38
dbrka[5] => LessThan0.IN37
dbrka[6] => LessThan0.IN36
dbrka[7] => LessThan0.IN35
dbrka[8] => LessThan0.IN34
dbrka[9] => LessThan0.IN33
dbrka[10] => LessThan0.IN32
dbrka[11] => LessThan0.IN31
dbrka[12] => LessThan0.IN30
dbrka[13] => LessThan0.IN29
dbrka[14] => LessThan0.IN28
dbrka[15] => LessThan0.IN27
dbrka[16] => LessThan0.IN26
dbrka[17] => LessThan0.IN25
dbrka[18] => LessThan0.IN24
dbrka[19] => LessThan0.IN23
dbrka[20] => LessThan0.IN22
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN42
dbrkb[1] => LessThan1.IN41
dbrkb[2] => LessThan1.IN40
dbrkb[3] => LessThan1.IN39
dbrkb[4] => LessThan1.IN38
dbrkb[5] => LessThan1.IN37
dbrkb[6] => LessThan1.IN36
dbrkb[7] => LessThan1.IN35
dbrkb[8] => LessThan1.IN34
dbrkb[9] => LessThan1.IN33
dbrkb[10] => LessThan1.IN32
dbrkb[11] => LessThan1.IN31
dbrkb[12] => LessThan1.IN30
dbrkb[13] => LessThan1.IN29
dbrkb[14] => LessThan1.IN28
dbrkb[15] => LessThan1.IN27
dbrkb[16] => LessThan1.IN26
dbrkb[17] => LessThan1.IN25
dbrkb[18] => LessThan1.IN24
dbrkb[19] => LessThan1.IN23
dbrkb[20] => LessThan1.IN22
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN20
addr[1] => Equal0.IN19
addr[2] => Equal0.IN18
addr[3] => Equal0.IN17
addr[4] => Equal0.IN16
addr[5] => Equal0.IN15
addr[6] => Equal0.IN14
addr[7] => Equal0.IN13
addr[8] => Equal0.IN12
addr[9] => Equal0.IN11
addr[10] => Equal0.IN10
addr[11] => Equal0.IN9
addr[12] => Equal0.IN8
addr[13] => Equal0.IN7
addr[14] => Equal0.IN6
addr[15] => Equal0.IN5
addr[16] => Equal0.IN4
addr[17] => Equal0.IN3
addr[18] => Equal0.IN2
addr[19] => Equal0.IN1
addr[20] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN41
dbrk[1] => Equal0.IN40
dbrk[2] => Equal0.IN39
dbrk[3] => Equal0.IN38
dbrk[4] => Equal0.IN37
dbrk[5] => Equal0.IN36
dbrk[6] => Equal0.IN35
dbrk[7] => Equal0.IN34
dbrk[8] => Equal0.IN33
dbrk[9] => Equal0.IN32
dbrk[10] => Equal0.IN31
dbrk[11] => Equal0.IN30
dbrk[12] => Equal0.IN29
dbrk[13] => Equal0.IN28
dbrk[14] => Equal0.IN27
dbrk[15] => Equal0.IN26
dbrk[16] => Equal0.IN25
dbrk[17] => Equal0.IN24
dbrk[18] => Equal0.IN23
dbrk[19] => Equal0.IN22
dbrk[20] => Equal0.IN21
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN20
addr[1] => Equal0.IN19
addr[2] => Equal0.IN18
addr[3] => Equal0.IN17
addr[4] => Equal0.IN16
addr[5] => Equal0.IN15
addr[6] => Equal0.IN14
addr[7] => Equal0.IN13
addr[8] => Equal0.IN12
addr[9] => Equal0.IN11
addr[10] => Equal0.IN10
addr[11] => Equal0.IN9
addr[12] => Equal0.IN8
addr[13] => Equal0.IN7
addr[14] => Equal0.IN6
addr[15] => Equal0.IN5
addr[16] => Equal0.IN4
addr[17] => Equal0.IN3
addr[18] => Equal0.IN2
addr[19] => Equal0.IN1
addr[20] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN41
dbrk[1] => Equal0.IN40
dbrk[2] => Equal0.IN39
dbrk[3] => Equal0.IN38
dbrk[4] => Equal0.IN37
dbrk[5] => Equal0.IN36
dbrk[6] => Equal0.IN35
dbrk[7] => Equal0.IN34
dbrk[8] => Equal0.IN33
dbrk[9] => Equal0.IN32
dbrk[10] => Equal0.IN31
dbrk[11] => Equal0.IN30
dbrk[12] => Equal0.IN29
dbrk[13] => Equal0.IN28
dbrk[14] => Equal0.IN27
dbrk[15] => Equal0.IN26
dbrk[16] => Equal0.IN25
dbrk[17] => Equal0.IN24
dbrk[18] => Equal0.IN23
dbrk[19] => Equal0.IN22
dbrk[20] => Equal0.IN21
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired
addr[0] => LessThan1.IN21
addr[0] => LessThan0.IN21
addr[1] => LessThan1.IN20
addr[1] => LessThan0.IN20
addr[2] => LessThan1.IN19
addr[2] => LessThan0.IN19
addr[3] => LessThan1.IN18
addr[3] => LessThan0.IN18
addr[4] => LessThan1.IN17
addr[4] => LessThan0.IN17
addr[5] => LessThan1.IN16
addr[5] => LessThan0.IN16
addr[6] => LessThan1.IN15
addr[6] => LessThan0.IN15
addr[7] => LessThan1.IN14
addr[7] => LessThan0.IN14
addr[8] => LessThan1.IN13
addr[8] => LessThan0.IN13
addr[9] => LessThan1.IN12
addr[9] => LessThan0.IN12
addr[10] => LessThan1.IN11
addr[10] => LessThan0.IN11
addr[11] => LessThan1.IN10
addr[11] => LessThan0.IN10
addr[12] => LessThan1.IN9
addr[12] => LessThan0.IN9
addr[13] => LessThan1.IN8
addr[13] => LessThan0.IN8
addr[14] => LessThan1.IN7
addr[14] => LessThan0.IN7
addr[15] => LessThan1.IN6
addr[15] => LessThan0.IN6
addr[16] => LessThan1.IN5
addr[16] => LessThan0.IN5
addr[17] => LessThan1.IN4
addr[17] => LessThan0.IN4
addr[18] => LessThan1.IN3
addr[18] => LessThan0.IN3
addr[19] => LessThan1.IN2
addr[19] => LessThan0.IN2
addr[20] => LessThan1.IN1
addr[20] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN42
dbrka[1] => LessThan0.IN41
dbrka[2] => LessThan0.IN40
dbrka[3] => LessThan0.IN39
dbrka[4] => LessThan0.IN38
dbrka[5] => LessThan0.IN37
dbrka[6] => LessThan0.IN36
dbrka[7] => LessThan0.IN35
dbrka[8] => LessThan0.IN34
dbrka[9] => LessThan0.IN33
dbrka[10] => LessThan0.IN32
dbrka[11] => LessThan0.IN31
dbrka[12] => LessThan0.IN30
dbrka[13] => LessThan0.IN29
dbrka[14] => LessThan0.IN28
dbrka[15] => LessThan0.IN27
dbrka[16] => LessThan0.IN26
dbrka[17] => LessThan0.IN25
dbrka[18] => LessThan0.IN24
dbrka[19] => LessThan0.IN23
dbrka[20] => LessThan0.IN22
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN42
dbrkb[1] => LessThan1.IN41
dbrkb[2] => LessThan1.IN40
dbrkb[3] => LessThan1.IN39
dbrkb[4] => LessThan1.IN38
dbrkb[5] => LessThan1.IN37
dbrkb[6] => LessThan1.IN36
dbrkb[7] => LessThan1.IN35
dbrkb[8] => LessThan1.IN34
dbrkb[9] => LessThan1.IN33
dbrkb[10] => LessThan1.IN32
dbrkb[11] => LessThan1.IN31
dbrkb[12] => LessThan1.IN30
dbrkb[13] => LessThan1.IN29
dbrkb[14] => LessThan1.IN28
dbrkb[15] => LessThan1.IN27
dbrkb[16] => LessThan1.IN26
dbrkb[17] => LessThan1.IN25
dbrkb[18] => LessThan1.IN24
dbrkb[19] => LessThan1.IN23
dbrkb[20] => LessThan1.IN22
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single
addr[0] => Equal0.IN20
addr[1] => Equal0.IN19
addr[2] => Equal0.IN18
addr[3] => Equal0.IN17
addr[4] => Equal0.IN16
addr[5] => Equal0.IN15
addr[6] => Equal0.IN14
addr[7] => Equal0.IN13
addr[8] => Equal0.IN12
addr[9] => Equal0.IN11
addr[10] => Equal0.IN10
addr[11] => Equal0.IN9
addr[12] => Equal0.IN8
addr[13] => Equal0.IN7
addr[14] => Equal0.IN6
addr[15] => Equal0.IN5
addr[16] => Equal0.IN4
addr[17] => Equal0.IN3
addr[18] => Equal0.IN2
addr[19] => Equal0.IN1
addr[20] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN41
dbrk[1] => Equal0.IN40
dbrk[2] => Equal0.IN39
dbrk[3] => Equal0.IN38
dbrk[4] => Equal0.IN37
dbrk[5] => Equal0.IN36
dbrk[6] => Equal0.IN35
dbrk[7] => Equal0.IN34
dbrk[8] => Equal0.IN33
dbrk[9] => Equal0.IN32
dbrk[10] => Equal0.IN31
dbrk[11] => Equal0.IN30
dbrk[12] => Equal0.IN29
dbrk[13] => Equal0.IN28
dbrk[14] => Equal0.IN27
dbrk[15] => Equal0.IN26
dbrk[16] => Equal0.IN25
dbrk[17] => Equal0.IN24
dbrk[18] => Equal0.IN23
dbrk[19] => Equal0.IN22
dbrk[20] => Equal0.IN21
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single
addr[0] => Equal0.IN20
addr[1] => Equal0.IN19
addr[2] => Equal0.IN18
addr[3] => Equal0.IN17
addr[4] => Equal0.IN16
addr[5] => Equal0.IN15
addr[6] => Equal0.IN14
addr[7] => Equal0.IN13
addr[8] => Equal0.IN12
addr[9] => Equal0.IN11
addr[10] => Equal0.IN10
addr[11] => Equal0.IN9
addr[12] => Equal0.IN8
addr[13] => Equal0.IN7
addr[14] => Equal0.IN6
addr[15] => Equal0.IN5
addr[16] => Equal0.IN4
addr[17] => Equal0.IN3
addr[18] => Equal0.IN2
addr[19] => Equal0.IN1
addr[20] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN41
dbrk[1] => Equal0.IN40
dbrk[2] => Equal0.IN39
dbrk[3] => Equal0.IN38
dbrk[4] => Equal0.IN37
dbrk[5] => Equal0.IN36
dbrk[6] => Equal0.IN35
dbrk[7] => Equal0.IN34
dbrk[8] => Equal0.IN33
dbrk[9] => Equal0.IN32
dbrk[10] => Equal0.IN31
dbrk[11] => Equal0.IN30
dbrk[12] => Equal0.IN29
dbrk[13] => Equal0.IN28
dbrk[14] => Equal0.IN27
dbrk[15] => Equal0.IN26
dbrk[16] => Equal0.IN25
dbrk[17] => Equal0.IN24
dbrk[18] => Equal0.IN23
dbrk[19] => Equal0.IN22
dbrk[20] => Equal0.IN21
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => atm[0]~reg0.DATAIN
cpu_d_address[1] => atm[1]~reg0.DATAIN
cpu_d_address[2] => atm[2]~reg0.DATAIN
cpu_d_address[3] => atm[3]~reg0.DATAIN
cpu_d_address[4] => atm[4]~reg0.DATAIN
cpu_d_address[5] => atm[5]~reg0.DATAIN
cpu_d_address[6] => atm[6]~reg0.DATAIN
cpu_d_address[7] => atm[7]~reg0.DATAIN
cpu_d_address[8] => atm[8]~reg0.DATAIN
cpu_d_address[9] => atm[9]~reg0.DATAIN
cpu_d_address[10] => atm[10]~reg0.DATAIN
cpu_d_address[11] => atm[11]~reg0.DATAIN
cpu_d_address[12] => atm[12]~reg0.DATAIN
cpu_d_address[13] => atm[13]~reg0.DATAIN
cpu_d_address[14] => atm[14]~reg0.DATAIN
cpu_d_address[15] => atm[15]~reg0.DATAIN
cpu_d_address[16] => atm[16]~reg0.DATAIN
cpu_d_address[17] => atm[17]~reg0.DATAIN
cpu_d_address[18] => atm[18]~reg0.DATAIN
cpu_d_address[19] => atm[19]~reg0.DATAIN
cpu_d_address[20] => atm[20]~reg0.DATAIN
cpu_d_read => process0~2.IN1
cpu_d_readdata[0] => dtm~32.DATAA
cpu_d_readdata[1] => dtm~31.DATAA
cpu_d_readdata[2] => dtm~30.DATAA
cpu_d_readdata[3] => dtm~29.DATAA
cpu_d_readdata[4] => dtm~28.DATAA
cpu_d_readdata[5] => dtm~27.DATAA
cpu_d_readdata[6] => dtm~26.DATAA
cpu_d_readdata[7] => dtm~25.DATAA
cpu_d_readdata[8] => dtm~24.DATAA
cpu_d_readdata[9] => dtm~23.DATAA
cpu_d_readdata[10] => dtm~22.DATAA
cpu_d_readdata[11] => dtm~21.DATAA
cpu_d_readdata[12] => dtm~20.DATAA
cpu_d_readdata[13] => dtm~19.DATAA
cpu_d_readdata[14] => dtm~18.DATAA
cpu_d_readdata[15] => dtm~17.DATAA
cpu_d_readdata[16] => dtm~16.DATAA
cpu_d_readdata[17] => dtm~15.DATAA
cpu_d_readdata[18] => dtm~14.DATAA
cpu_d_readdata[19] => dtm~13.DATAA
cpu_d_readdata[20] => dtm~12.DATAA
cpu_d_readdata[21] => dtm~11.DATAA
cpu_d_readdata[22] => dtm~10.DATAA
cpu_d_readdata[23] => dtm~9.DATAA
cpu_d_readdata[24] => dtm~8.DATAA
cpu_d_readdata[25] => dtm~7.DATAA
cpu_d_readdata[26] => dtm~6.DATAA
cpu_d_readdata[27] => dtm~5.DATAA
cpu_d_readdata[28] => dtm~4.DATAA
cpu_d_readdata[29] => dtm~3.DATAA
cpu_d_readdata[30] => dtm~2.DATAA
cpu_d_readdata[31] => dtm~1.DATAA
cpu_d_wait => process0~0.IN0
cpu_d_wait => process0~2.IN0
cpu_d_write => process0~0.IN1
cpu_d_writedata[0] => dtm~32.DATAB
cpu_d_writedata[1] => dtm~31.DATAB
cpu_d_writedata[2] => dtm~30.DATAB
cpu_d_writedata[3] => dtm~29.DATAB
cpu_d_writedata[4] => dtm~28.DATAB
cpu_d_writedata[5] => dtm~27.DATAB
cpu_d_writedata[6] => dtm~26.DATAB
cpu_d_writedata[7] => dtm~25.DATAB
cpu_d_writedata[8] => dtm~24.DATAB
cpu_d_writedata[9] => dtm~23.DATAB
cpu_d_writedata[10] => dtm~22.DATAB
cpu_d_writedata[11] => dtm~21.DATAB
cpu_d_writedata[12] => dtm~20.DATAB
cpu_d_writedata[13] => dtm~19.DATAB
cpu_d_writedata[14] => dtm~18.DATAB
cpu_d_writedata[15] => dtm~17.DATAB
cpu_d_writedata[16] => dtm~16.DATAB
cpu_d_writedata[17] => dtm~15.DATAB
cpu_d_writedata[18] => dtm~14.DATAB
cpu_d_writedata[19] => dtm~13.DATAB
cpu_d_writedata[20] => dtm~12.DATAB
cpu_d_writedata[21] => dtm~11.DATAB
cpu_d_writedata[22] => dtm~10.DATAB
cpu_d_writedata[23] => dtm~9.DATAB
cpu_d_writedata[24] => dtm~8.DATAB
cpu_d_writedata[25] => dtm~7.DATAB
cpu_d_writedata[26] => dtm~6.DATAB
cpu_d_writedata[27] => dtm~5.DATAB
cpu_d_writedata[28] => dtm~4.DATAB
cpu_d_writedata[29] => dtm~3.DATAB
cpu_d_writedata[30] => dtm~2.DATAB
cpu_d_writedata[31] => dtm~1.DATAB
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux1.IN5
ctrl[6] => Mux0.IN9
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux1.IN4
ctrl[7] => Mux0.IN8
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN3
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN2
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN1
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN0
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux1.IN9
atm_valid => Mux0.IN9
dtm_valid => Mux1.IN10
dtm_valid => Mux0.IN10
itm_valid => Mux1.IN8
itm_valid => Mux0.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process0~1.IN1
free3 => process0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => process0~1.IN1
free3 => process0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
clk => internal_trc_im_addr[6].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_wrap.CLK
clk => trc_jtag_addr[16].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[0].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => A_WE_StdLogicVector~16.DATAB
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[20] => A_WE_StdLogicVector~15.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[21] => A_WE_StdLogicVector~14.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[22] => A_WE_StdLogicVector~13.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[23] => A_WE_StdLogicVector~12.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[24] => A_WE_StdLogicVector~11.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[25] => A_WE_StdLogicVector~10.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[26] => A_WE_StdLogicVector~9.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[27] => A_WE_StdLogicVector~8.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[28] => A_WE_StdLogicVector~7.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[29] => A_WE_StdLogicVector~6.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[30] => A_WE_StdLogicVector~5.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[31] => A_WE_StdLogicVector~4.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[32] => A_WE_StdLogicVector~3.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[33] => A_WE_StdLogicVector~2.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[34] => A_WE_StdLogicVector~1.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[35] => A_WE_StdLogicVector~0.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_im_addr[6].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_wrap.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => A_WE_StdLogicVector~16.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~15.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~14.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~13.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~12.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~11.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~10.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~9.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~8.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~7.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~6.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~5.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~4.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~3.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~2.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~1.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~0.OUTPUTSELECT
take_action_tracemem_a => process1~0.IN0
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_action_tracemem_b => process1~1.IN1
take_no_action_tracemem_a => process1~0.IN1
trc_ctrl[0] => module_input14.IN0
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[32] => WideOr0.IN0
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[33] => WideOr0.IN1
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[34] => WideOr0.IN2
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]
tw[35] => WideOr0.IN3
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[31]
clk => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.clk
dbrk_hit0_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit3_latch
debugack => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.debugack
monitor_error => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.monitor_error
monitor_ready => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.monitor_ready
reset_n => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.reset_n
resetlatch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.resetlatch
tracemem_on => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[6]
trc_on => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_on
trc_wrap => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_wrap
trigbrktype => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trigbrktype
trigger_state_1 => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trigger_state_1
jdo[0] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[0]
jdo[1] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[1]
jdo[2] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[2]
jdo[3] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[3]
jdo[4] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[4]
jdo[5] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[5]
jdo[6] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[6]
jdo[7] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[7]
jdo[8] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[8]
jdo[9] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[9]
jdo[10] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[10]
jdo[11] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[11]
jdo[12] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[12]
jdo[13] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[13]
jdo[14] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[14]
jdo[15] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[15]
jdo[16] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[16]
jdo[17] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[17]
jdo[18] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[18]
jdo[19] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[19]
jdo[20] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[20]
jdo[21] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[21]
jdo[22] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[22]
jdo[23] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[23]
jdo[24] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[24]
jdo[25] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[25]
jdo[26] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[26]
jdo[27] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[27]
jdo[28] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[28]
jdo[29] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[29]
jdo[30] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[30]
jdo[31] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[31]
jdo[32] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[32]
jdo[33] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[33]
jdo[34] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[34]
jdo[35] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[35]
jdo[36] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[36]
jdo[37] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[37]
jrst_n <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_tracemem_a


|lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
MonDReg[0] => Mux39.IN0
MonDReg[1] => Mux38.IN0
MonDReg[2] => Mux37.IN0
MonDReg[3] => Mux36.IN0
MonDReg[4] => Mux35.IN0
MonDReg[5] => Mux34.IN0
MonDReg[6] => Mux33.IN0
MonDReg[7] => Mux32.IN0
MonDReg[8] => Mux31.IN1
MonDReg[9] => Mux30.IN1
MonDReg[10] => Mux29.IN1
MonDReg[11] => Mux28.IN1
MonDReg[12] => Mux27.IN1
MonDReg[13] => Mux26.IN1
MonDReg[14] => Mux25.IN1
MonDReg[15] => Mux24.IN0
MonDReg[16] => Mux23.IN0
MonDReg[17] => Mux22.IN0
MonDReg[18] => Mux21.IN0
MonDReg[19] => Mux20.IN0
MonDReg[20] => Mux19.IN0
MonDReg[21] => Mux18.IN0
MonDReg[22] => Mux17.IN0
MonDReg[23] => Mux16.IN0
MonDReg[24] => Mux15.IN0
MonDReg[25] => Mux14.IN0
MonDReg[26] => Mux13.IN0
MonDReg[27] => Mux12.IN0
MonDReg[28] => Mux11.IN0
MonDReg[29] => Mux10.IN0
MonDReg[30] => Mux9.IN0
MonDReg[31] => Mux8.IN0
break_readreg[0] => Mux39.IN1
break_readreg[1] => Mux38.IN1
break_readreg[2] => Mux37.IN1
break_readreg[3] => Mux36.IN1
break_readreg[4] => Mux35.IN1
break_readreg[5] => Mux34.IN1
break_readreg[6] => Mux33.IN1
break_readreg[7] => Mux32.IN1
break_readreg[8] => Mux31.IN2
break_readreg[9] => Mux30.IN2
break_readreg[10] => Mux29.IN2
break_readreg[11] => Mux28.IN2
break_readreg[12] => Mux27.IN2
break_readreg[13] => Mux26.IN2
break_readreg[14] => Mux25.IN2
break_readreg[15] => Mux24.IN1
break_readreg[16] => Mux23.IN1
break_readreg[17] => Mux22.IN1
break_readreg[18] => Mux21.IN1
break_readreg[19] => Mux20.IN1
break_readreg[20] => Mux19.IN1
break_readreg[21] => Mux18.IN1
break_readreg[22] => Mux17.IN1
break_readreg[23] => Mux16.IN1
break_readreg[24] => Mux15.IN1
break_readreg[25] => Mux14.IN1
break_readreg[26] => Mux13.IN1
break_readreg[27] => Mux12.IN1
break_readreg[28] => Mux11.IN1
break_readreg[29] => Mux10.IN1
break_readreg[30] => Mux9.IN1
break_readreg[31] => Mux8.IN1
clk => dr_update1.CLK
clk => dr_update2.CLK
clk => jxdr.CLK
clrn => jrst_n.DATAIN
clrn => ir_out[0]~reg0.ACLR
clrn => ir_out[1]~reg0.ACLR
clrn => in_between_shiftdr_and_updatedr.ACLR
clrn => sr[37].ACLR
clrn => sr[36].ACLR
clrn => sr[35].ACLR
clrn => sr[34].ACLR
clrn => sr[33].ACLR
clrn => sr[32].ACLR
clrn => sr[31].ACLR
clrn => sr[30].ACLR
clrn => sr[29].ACLR
clrn => sr[28].ACLR
clrn => sr[27].ACLR
clrn => sr[26].ACLR
clrn => sr[25].ACLR
clrn => sr[24].ACLR
clrn => sr[23].ACLR
clrn => sr[22].ACLR
clrn => sr[21].ACLR
clrn => sr[20].ACLR
clrn => sr[19].ACLR
clrn => sr[18].ACLR
clrn => sr[17].ACLR
clrn => sr[16].ACLR
clrn => sr[15].ACLR
clrn => sr[14].ACLR
clrn => sr[13].ACLR
clrn => sr[12].ACLR
clrn => sr[11].ACLR
clrn => sr[10].ACLR
clrn => sr[9].ACLR
clrn => sr[8].ACLR
clrn => sr[7].ACLR
clrn => sr[6].ACLR
clrn => sr[5].ACLR
clrn => sr[4].ACLR
clrn => sr[3].ACLR
clrn => sr[2].ACLR
clrn => sr[1].ACLR
clrn => sr[0].ACLR
clrn => DRsize[2].ACLR
clrn => DRsize[1].ACLR
clrn => DRsize[0].ACLR
clrn => ir[1].ENA
clrn => ir[0].ENA
dbrk_hit0_latch => Mux7.IN0
dbrk_hit1_latch => Mux6.IN0
dbrk_hit2_latch => Mux5.IN0
dbrk_hit3_latch => Mux4.IN0
debugack => ir_out[1]~reg0.DATAIN
debugack => Mux5.IN1
ena => st_updateir~0.IN1
ena => st_updatedr~0.IN1
ena => process2~4.IN0
ena => process2~1.IN0
ir_in[0] => ir~1.DATAB
ir_in[0] => Mux2.IN5
ir_in[0] => Mux1.IN5
ir_in[0] => Mux0.IN5
ir_in[1] => ir~0.DATAB
ir_in[1] => Mux2.IN4
ir_in[1] => Mux1.IN4
ir_in[1] => Mux0.IN4
jtag_state_sdr => st_shiftdr~0.IN1
jtag_state_udr => st_updateir~1.IN0
jtag_state_udr => st_updatedr~1.IN1
monitor_error => Mux6.IN1
monitor_ready => ir_out[0]~reg0.DATAIN
monitor_ready => Mux40.IN0
raw_tck => ir_out[1]~reg0.CLK
raw_tck => ir_out[0]~reg0.CLK
raw_tck => sr[37].CLK
raw_tck => sr[36].CLK
raw_tck => sr[35].CLK
raw_tck => sr[34].CLK
raw_tck => sr[33].CLK
raw_tck => sr[32].CLK
raw_tck => sr[31].CLK
raw_tck => sr[30].CLK
raw_tck => sr[29].CLK
raw_tck => sr[28].CLK
raw_tck => sr[27].CLK
raw_tck => sr[26].CLK
raw_tck => sr[25].CLK
raw_tck => sr[24].CLK
raw_tck => sr[23].CLK
raw_tck => sr[22].CLK
raw_tck => sr[21].CLK
raw_tck => sr[20].CLK
raw_tck => sr[19].CLK
raw_tck => sr[18].CLK
raw_tck => sr[17].CLK
raw_tck => sr[16].CLK
raw_tck => sr[15].CLK
raw_tck => sr[14].CLK
raw_tck => sr[13].CLK
raw_tck => sr[12].CLK
raw_tck => sr[11].CLK
raw_tck => sr[10].CLK
raw_tck => sr[9].CLK
raw_tck => sr[8].CLK
raw_tck => sr[7].CLK
raw_tck => sr[6].CLK
raw_tck => sr[5].CLK
raw_tck => sr[4].CLK
raw_tck => sr[3].CLK
raw_tck => sr[2].CLK
raw_tck => sr[1].CLK
raw_tck => sr[0].CLK
raw_tck => DRsize[2].CLK
raw_tck => DRsize[1].CLK
raw_tck => DRsize[0].CLK
raw_tck => ir[1].CLK
raw_tck => ir[0].CLK
raw_tck => internal_jdo1[37].CLK
raw_tck => internal_jdo1[36].CLK
raw_tck => internal_jdo1[35].CLK
raw_tck => internal_jdo1[34].CLK
raw_tck => internal_jdo1[33].CLK
raw_tck => internal_jdo1[32].CLK
raw_tck => internal_jdo1[31].CLK
raw_tck => internal_jdo1[30].CLK
raw_tck => internal_jdo1[29].CLK
raw_tck => internal_jdo1[28].CLK
raw_tck => internal_jdo1[27].CLK
raw_tck => internal_jdo1[26].CLK
raw_tck => internal_jdo1[25].CLK
raw_tck => internal_jdo1[24].CLK
raw_tck => internal_jdo1[23].CLK
raw_tck => internal_jdo1[22].CLK
raw_tck => internal_jdo1[21].CLK
raw_tck => internal_jdo1[20].CLK
raw_tck => internal_jdo1[19].CLK
raw_tck => internal_jdo1[18].CLK
raw_tck => internal_jdo1[17].CLK
raw_tck => internal_jdo1[16].CLK
raw_tck => internal_jdo1[15].CLK
raw_tck => internal_jdo1[14].CLK
raw_tck => internal_jdo1[13].CLK
raw_tck => internal_jdo1[12].CLK
raw_tck => internal_jdo1[11].CLK
raw_tck => internal_jdo1[10].CLK
raw_tck => internal_jdo1[9].CLK
raw_tck => internal_jdo1[8].CLK
raw_tck => internal_jdo1[7].CLK
raw_tck => internal_jdo1[6].CLK
raw_tck => internal_jdo1[5].CLK
raw_tck => internal_jdo1[4].CLK
raw_tck => internal_jdo1[3].CLK
raw_tck => internal_jdo1[2].CLK
raw_tck => internal_jdo1[1].CLK
raw_tck => internal_jdo1[0].CLK
raw_tck => st_updatedr.CLK
raw_tck => st_updateir.CLK
raw_tck => st_shiftdr.CLK
raw_tck => in_between_shiftdr_and_updatedr.CLK
reset_n => ~NO_FANOUT~
resetlatch => Mux7.IN1
rti => st_ready_test_idle.DATAIN
shift => process2~3.IN1
shift => process2~0.IN1
tdi => sr~0.DATAB
tdi => Mux45.IN0
tdi => Mux45.IN1
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux43.IN0
tdi => Mux44.IN0
tdi => Mux45.IN2
tracemem_on => Mux4.IN1
tracemem_trcdata[0] => Mux40.IN1
tracemem_trcdata[1] => Mux39.IN2
tracemem_trcdata[2] => Mux38.IN2
tracemem_trcdata[3] => Mux37.IN2
tracemem_trcdata[4] => Mux36.IN2
tracemem_trcdata[5] => Mux35.IN2
tracemem_trcdata[6] => Mux34.IN2
tracemem_trcdata[7] => Mux33.IN2
tracemem_trcdata[8] => Mux32.IN2
tracemem_trcdata[9] => Mux31.IN3
tracemem_trcdata[10] => Mux30.IN3
tracemem_trcdata[11] => Mux29.IN3
tracemem_trcdata[12] => Mux28.IN3
tracemem_trcdata[13] => Mux27.IN3
tracemem_trcdata[14] => Mux26.IN3
tracemem_trcdata[15] => Mux25.IN3
tracemem_trcdata[16] => Mux24.IN2
tracemem_trcdata[17] => Mux23.IN2
tracemem_trcdata[18] => Mux22.IN2
tracemem_trcdata[19] => Mux21.IN2
tracemem_trcdata[20] => Mux20.IN2
tracemem_trcdata[21] => Mux19.IN2
tracemem_trcdata[22] => Mux18.IN2
tracemem_trcdata[23] => Mux17.IN2
tracemem_trcdata[24] => Mux16.IN2
tracemem_trcdata[25] => Mux15.IN2
tracemem_trcdata[26] => Mux14.IN2
tracemem_trcdata[27] => Mux13.IN2
tracemem_trcdata[28] => Mux12.IN2
tracemem_trcdata[29] => Mux11.IN2
tracemem_trcdata[30] => Mux10.IN2
tracemem_trcdata[31] => Mux9.IN2
tracemem_trcdata[32] => Mux8.IN2
tracemem_trcdata[33] => Mux7.IN2
tracemem_trcdata[34] => Mux6.IN2
tracemem_trcdata[35] => Mux5.IN2
tracemem_tw => Mux3.IN0
trc_im_addr[0] => Mux38.IN3
trc_im_addr[1] => Mux37.IN3
trc_im_addr[2] => Mux36.IN3
trc_im_addr[3] => Mux35.IN3
trc_im_addr[4] => Mux34.IN3
trc_im_addr[5] => Mux33.IN3
trc_im_addr[6] => Mux32.IN3
trc_on => Mux40.IN2
trc_wrap => Mux39.IN3
trigbrktype => Mux40.IN3
trigger_state_1 => Mux3.IN1
update => ~NO_FANOUT~
usr1 => st_updateir~0.IN0
usr1 => process2~0.IN0
usr1 => process2~3.IN0
usr1 => st_updatedr~0.IN0
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
jdo[0] <= jdo~37.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo~36.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo~35.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo~34.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo~33.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo~32.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo~31.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo~30.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo~29.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo~28.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo~27.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo~26.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo~25.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo~24.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo~23.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo~22.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo~21.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo~20.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo~19.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo~18.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo~17.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo~16.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo~15.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo~14.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo~13.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo~12.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo~11.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo~10.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo~9.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo~8.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo~7.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo~6.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo~5.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo~4.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo~3.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo~2.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo~1.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo~0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= clrn.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= rti.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN41
cpu_data_master_address_to_slave[4] => Equal0.IN40
cpu_data_master_address_to_slave[5] => Equal0.IN39
cpu_data_master_address_to_slave[6] => Equal0.IN38
cpu_data_master_address_to_slave[7] => Equal0.IN37
cpu_data_master_address_to_slave[8] => Equal0.IN36
cpu_data_master_address_to_slave[9] => Equal0.IN35
cpu_data_master_address_to_slave[10] => Equal0.IN34
cpu_data_master_address_to_slave[11] => Equal0.IN33
cpu_data_master_address_to_slave[12] => Equal0.IN32
cpu_data_master_address_to_slave[13] => Equal0.IN31
cpu_data_master_address_to_slave[14] => Equal0.IN30
cpu_data_master_address_to_slave[15] => Equal0.IN29
cpu_data_master_address_to_slave[16] => Equal0.IN28
cpu_data_master_address_to_slave[17] => Equal0.IN27
cpu_data_master_address_to_slave[18] => Equal0.IN26
cpu_data_master_address_to_slave[19] => Equal0.IN25
cpu_data_master_address_to_slave[20] => Equal0.IN24
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= <GND>
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|jtag_uart:the_jtag_uart
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN1
av_chipselect => fifo_rd~0.IN1
av_chipselect => process2~3.IN1
av_chipselect => process2~0.IN0
av_chipselect => internal_av_waitrequest~1.IN0
av_read_n => process2~3.IN0
av_read_n => internal_av_waitrequest~0.IN0
av_read_n => fifo_rd~0.IN0
av_write_n => process2~0.IN1
av_write_n => internal_av_waitrequest~0.IN1
av_writedata[0] => ien_AF~0.DATAB
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[1] => ien_AE~0.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => pause_irq.CLK
clk => r_val.CLK
clk => t_dav.CLK
clk => fifo_AE.CLK
clk => fifo_AF.CLK
clk => fifo_wr.CLK
clk => rvalid.CLK
clk => read_0.CLK
clk => ien_AE.CLK
clk => ien_AF.CLK
clk => ac.CLK
clk => woverflow.CLK
clk => internal_av_waitrequest.CLK
clk => readyfordata~reg0.CLK
clk => dataavailable~reg0.CLK
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
rst_n => pause_irq.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => fifo_AE.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_wr.ACLR
rst_n => rvalid.ACLR
rst_n => read_0.ACLR
rst_n => ien_AE.ACLR
rst_n => ien_AF.ACLR
rst_n => ac.ACLR
rst_n => woverflow.ACLR
rst_n => internal_av_waitrequest.PRESET
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|lab3|nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= td_shift[0].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0
clk => d1_reasons_to_wait.CLK
clk => sram_avalon_slave_0_arb_share_counter[1].CLK
clk => sram_avalon_slave_0_arb_share_counter[0].CLK
clk => sram_avalon_slave_0_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave_0.CLK
clk => last_cycle_cpu_data_master_granted_slave_sram_avalon_slave_0.CLK
clk => sram_avalon_slave_0_saved_chosen_master_vector[1].CLK
clk => sram_avalon_slave_0_saved_chosen_master_vector[0].CLK
clk => sram_avalon_slave_0_arb_addend[1].CLK
clk => sram_avalon_slave_0_arb_addend[0].CLK
clk => sram_avalon_slave_0_reg_firsttransfer.CLK
clk => d1_sram_avalon_slave_0_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~30.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~29.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~28.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~27.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~26.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~25.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~24.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[16] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[17] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[18] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[19] => Equal0.IN41
cpu_data_master_address_to_slave[20] => Equal0.IN40
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~35.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~34.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~35.DATAA
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~34.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~31.DATAB
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~35.OUTPUTSELECT
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~34.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => sram_avalon_slave_0_writedata[0].DATAIN
cpu_data_master_dbs_write_16[1] => sram_avalon_slave_0_writedata[1].DATAIN
cpu_data_master_dbs_write_16[2] => sram_avalon_slave_0_writedata[2].DATAIN
cpu_data_master_dbs_write_16[3] => sram_avalon_slave_0_writedata[3].DATAIN
cpu_data_master_dbs_write_16[4] => sram_avalon_slave_0_writedata[4].DATAIN
cpu_data_master_dbs_write_16[5] => sram_avalon_slave_0_writedata[5].DATAIN
cpu_data_master_dbs_write_16[6] => sram_avalon_slave_0_writedata[6].DATAIN
cpu_data_master_dbs_write_16[7] => sram_avalon_slave_0_writedata[7].DATAIN
cpu_data_master_dbs_write_16[8] => sram_avalon_slave_0_writedata[8].DATAIN
cpu_data_master_dbs_write_16[9] => sram_avalon_slave_0_writedata[9].DATAIN
cpu_data_master_dbs_write_16[10] => sram_avalon_slave_0_writedata[10].DATAIN
cpu_data_master_dbs_write_16[11] => sram_avalon_slave_0_writedata[11].DATAIN
cpu_data_master_dbs_write_16[12] => sram_avalon_slave_0_writedata[12].DATAIN
cpu_data_master_dbs_write_16[13] => sram_avalon_slave_0_writedata[13].DATAIN
cpu_data_master_dbs_write_16[14] => sram_avalon_slave_0_writedata[14].DATAIN
cpu_data_master_dbs_write_16[15] => sram_avalon_slave_0_writedata[15].DATAIN
cpu_data_master_no_byte_enables_and_last_term => internal_cpu_data_master_qualified_request_sram_avalon_slave_0~0.IN1
cpu_data_master_read => sram_avalon_slave_0_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sram_avalon_slave_0~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sram_avalon_slave_0~0.IN0
cpu_data_master_write => sram_avalon_slave_0_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_sram_avalon_slave_0~2.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sram_avalon_slave_0~0.IN0
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~30.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~29.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~28.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~27.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~26.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~25.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~24.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~23.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~22.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~21.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~20.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~19.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[17] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[18] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[19] => Equal1.IN41
cpu_instruction_master_address_to_slave[20] => Equal1.IN40
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => A_WE_StdLogicVector~31.DATAA
cpu_instruction_master_read => sram_avalon_slave_0_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_sram_avalon_slave_0~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_sram_avalon_slave_0~0.IN0
reset_n => sram_avalon_slave_0_reg_firsttransfer.PRESET
reset_n => sram_avalon_slave_0_arb_addend[0].PRESET
reset_n => sram_avalon_slave_0_arb_addend[1].ACLR
reset_n => sram_avalon_slave_0_saved_chosen_master_vector[0].ACLR
reset_n => sram_avalon_slave_0_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_sram_avalon_slave_0.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave_0.ACLR
reset_n => sram_avalon_slave_0_slavearbiterlockenable.ACLR
reset_n => sram_avalon_slave_0_arb_share_counter[0].ACLR
reset_n => sram_avalon_slave_0_arb_share_counter[1].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sram_avalon_slave_0_end_xfer~reg0.PRESET
sram_avalon_slave_0_readdata[0] => sram_avalon_slave_0_readdata_from_sa[0].DATAIN
sram_avalon_slave_0_readdata[1] => sram_avalon_slave_0_readdata_from_sa[1].DATAIN
sram_avalon_slave_0_readdata[2] => sram_avalon_slave_0_readdata_from_sa[2].DATAIN
sram_avalon_slave_0_readdata[3] => sram_avalon_slave_0_readdata_from_sa[3].DATAIN
sram_avalon_slave_0_readdata[4] => sram_avalon_slave_0_readdata_from_sa[4].DATAIN
sram_avalon_slave_0_readdata[5] => sram_avalon_slave_0_readdata_from_sa[5].DATAIN
sram_avalon_slave_0_readdata[6] => sram_avalon_slave_0_readdata_from_sa[6].DATAIN
sram_avalon_slave_0_readdata[7] => sram_avalon_slave_0_readdata_from_sa[7].DATAIN
sram_avalon_slave_0_readdata[8] => sram_avalon_slave_0_readdata_from_sa[8].DATAIN
sram_avalon_slave_0_readdata[9] => sram_avalon_slave_0_readdata_from_sa[9].DATAIN
sram_avalon_slave_0_readdata[10] => sram_avalon_slave_0_readdata_from_sa[10].DATAIN
sram_avalon_slave_0_readdata[11] => sram_avalon_slave_0_readdata_from_sa[11].DATAIN
sram_avalon_slave_0_readdata[12] => sram_avalon_slave_0_readdata_from_sa[12].DATAIN
sram_avalon_slave_0_readdata[13] => sram_avalon_slave_0_readdata_from_sa[13].DATAIN
sram_avalon_slave_0_readdata[14] => sram_avalon_slave_0_readdata_from_sa[14].DATAIN
sram_avalon_slave_0_readdata[15] => sram_avalon_slave_0_readdata_from_sa[15].DATAIN
cpu_data_master_byteenable_sram_avalon_slave_0[0] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_sram_avalon_slave_0[1] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_sram_avalon_slave_0 <= sram_avalon_slave_0_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sram_avalon_slave_0 <= internal_cpu_data_master_qualified_request_sram_avalon_slave_0~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sram_avalon_slave_0 <= <GND>
cpu_data_master_requests_sram_avalon_slave_0 <= internal_cpu_data_master_requests_sram_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_sram_avalon_slave_0 <= sram_avalon_slave_0_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_sram_avalon_slave_0 <= internal_cpu_instruction_master_qualified_request_sram_avalon_slave_0~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sram_avalon_slave_0 <= <GND>
cpu_instruction_master_requests_sram_avalon_slave_0 <= internal_cpu_instruction_master_requests_sram_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
d1_sram_avalon_slave_0_end_xfer <= d1_sram_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[0] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[1] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[2] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[3] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[4] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[5] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[6] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[7] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[8] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[9] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[10] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[11] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[12] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[13] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[14] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[15] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[16] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_address[17] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_byteenable[0] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_byteenable[1] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_chipselect <= sram_avalon_slave_0_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_read <= sram_avalon_slave_0_read~0.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[0] <= sram_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[1] <= sram_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[2] <= sram_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[3] <= sram_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[4] <= sram_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[5] <= sram_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[6] <= sram_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[7] <= sram_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[8] <= sram_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[9] <= sram_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[10] <= sram_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[11] <= sram_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[12] <= sram_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[13] <= sram_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[14] <= sram_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_readdata_from_sa[15] <= sram_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_write <= sram_avalon_slave_0_write~0.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[0] <= cpu_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[1] <= cpu_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[2] <= cpu_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[3] <= cpu_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[4] <= cpu_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[5] <= cpu_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[6] <= cpu_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[7] <= cpu_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[8] <= cpu_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[9] <= cpu_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[10] <= cpu_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[11] <= cpu_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[12] <= cpu_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[13] <= cpu_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[14] <= cpu_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_0_writedata[15] <= cpu_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|sram:the_sram
address[0] => de2_sram_controller:the_de2_sram_controller.address[0]
address[1] => de2_sram_controller:the_de2_sram_controller.address[1]
address[2] => de2_sram_controller:the_de2_sram_controller.address[2]
address[3] => de2_sram_controller:the_de2_sram_controller.address[3]
address[4] => de2_sram_controller:the_de2_sram_controller.address[4]
address[5] => de2_sram_controller:the_de2_sram_controller.address[5]
address[6] => de2_sram_controller:the_de2_sram_controller.address[6]
address[7] => de2_sram_controller:the_de2_sram_controller.address[7]
address[8] => de2_sram_controller:the_de2_sram_controller.address[8]
address[9] => de2_sram_controller:the_de2_sram_controller.address[9]
address[10] => de2_sram_controller:the_de2_sram_controller.address[10]
address[11] => de2_sram_controller:the_de2_sram_controller.address[11]
address[12] => de2_sram_controller:the_de2_sram_controller.address[12]
address[13] => de2_sram_controller:the_de2_sram_controller.address[13]
address[14] => de2_sram_controller:the_de2_sram_controller.address[14]
address[15] => de2_sram_controller:the_de2_sram_controller.address[15]
address[16] => de2_sram_controller:the_de2_sram_controller.address[16]
address[17] => de2_sram_controller:the_de2_sram_controller.address[17]
byteenable[0] => de2_sram_controller:the_de2_sram_controller.byteenable[0]
byteenable[1] => de2_sram_controller:the_de2_sram_controller.byteenable[1]
chipselect => de2_sram_controller:the_de2_sram_controller.chipselect
read => de2_sram_controller:the_de2_sram_controller.read
write => de2_sram_controller:the_de2_sram_controller.write
writedata[0] => de2_sram_controller:the_de2_sram_controller.writedata[0]
writedata[1] => de2_sram_controller:the_de2_sram_controller.writedata[1]
writedata[2] => de2_sram_controller:the_de2_sram_controller.writedata[2]
writedata[3] => de2_sram_controller:the_de2_sram_controller.writedata[3]
writedata[4] => de2_sram_controller:the_de2_sram_controller.writedata[4]
writedata[5] => de2_sram_controller:the_de2_sram_controller.writedata[5]
writedata[6] => de2_sram_controller:the_de2_sram_controller.writedata[6]
writedata[7] => de2_sram_controller:the_de2_sram_controller.writedata[7]
writedata[8] => de2_sram_controller:the_de2_sram_controller.writedata[8]
writedata[9] => de2_sram_controller:the_de2_sram_controller.writedata[9]
writedata[10] => de2_sram_controller:the_de2_sram_controller.writedata[10]
writedata[11] => de2_sram_controller:the_de2_sram_controller.writedata[11]
writedata[12] => de2_sram_controller:the_de2_sram_controller.writedata[12]
writedata[13] => de2_sram_controller:the_de2_sram_controller.writedata[13]
writedata[14] => de2_sram_controller:the_de2_sram_controller.writedata[14]
writedata[15] => de2_sram_controller:the_de2_sram_controller.writedata[15]
SRAM_ADDR[0] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[0]
SRAM_ADDR[1] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[1]
SRAM_ADDR[2] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[2]
SRAM_ADDR[3] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[3]
SRAM_ADDR[4] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[4]
SRAM_ADDR[5] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[5]
SRAM_ADDR[6] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[6]
SRAM_ADDR[7] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[7]
SRAM_ADDR[8] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[8]
SRAM_ADDR[9] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[9]
SRAM_ADDR[10] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[10]
SRAM_ADDR[11] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[11]
SRAM_ADDR[12] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[12]
SRAM_ADDR[13] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[13]
SRAM_ADDR[14] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[14]
SRAM_ADDR[15] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[15]
SRAM_ADDR[16] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[16]
SRAM_ADDR[17] <= de2_sram_controller:the_de2_sram_controller.SRAM_ADDR[17]
SRAM_CE_N <= de2_sram_controller:the_de2_sram_controller.SRAM_CE_N
SRAM_DQ[0] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[0]
SRAM_DQ[1] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[1]
SRAM_DQ[2] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[2]
SRAM_DQ[3] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[3]
SRAM_DQ[4] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[4]
SRAM_DQ[5] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[5]
SRAM_DQ[6] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[6]
SRAM_DQ[7] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[7]
SRAM_DQ[8] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[8]
SRAM_DQ[9] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[9]
SRAM_DQ[10] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[10]
SRAM_DQ[11] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[11]
SRAM_DQ[12] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[12]
SRAM_DQ[13] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[13]
SRAM_DQ[14] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[14]
SRAM_DQ[15] <= de2_sram_controller:the_de2_sram_controller.SRAM_DQ[15]
SRAM_LB_N <= de2_sram_controller:the_de2_sram_controller.SRAM_LB_N
SRAM_OE_N <= de2_sram_controller:the_de2_sram_controller.SRAM_OE_N
SRAM_UB_N <= de2_sram_controller:the_de2_sram_controller.SRAM_UB_N
SRAM_WE_N <= de2_sram_controller:the_de2_sram_controller.SRAM_WE_N
readdata[0] <= de2_sram_controller:the_de2_sram_controller.readdata[0]
readdata[1] <= de2_sram_controller:the_de2_sram_controller.readdata[1]
readdata[2] <= de2_sram_controller:the_de2_sram_controller.readdata[2]
readdata[3] <= de2_sram_controller:the_de2_sram_controller.readdata[3]
readdata[4] <= de2_sram_controller:the_de2_sram_controller.readdata[4]
readdata[5] <= de2_sram_controller:the_de2_sram_controller.readdata[5]
readdata[6] <= de2_sram_controller:the_de2_sram_controller.readdata[6]
readdata[7] <= de2_sram_controller:the_de2_sram_controller.readdata[7]
readdata[8] <= de2_sram_controller:the_de2_sram_controller.readdata[8]
readdata[9] <= de2_sram_controller:the_de2_sram_controller.readdata[9]
readdata[10] <= de2_sram_controller:the_de2_sram_controller.readdata[10]
readdata[11] <= de2_sram_controller:the_de2_sram_controller.readdata[11]
readdata[12] <= de2_sram_controller:the_de2_sram_controller.readdata[12]
readdata[13] <= de2_sram_controller:the_de2_sram_controller.readdata[13]
readdata[14] <= de2_sram_controller:the_de2_sram_controller.readdata[14]
readdata[15] <= de2_sram_controller:the_de2_sram_controller.readdata[15]


|lab3|nios_system:V1|sram:the_sram|de2_sram_controller:the_de2_sram_controller
chipselect => SRAM_CE_N.DATAIN
write => SRAM_DQ[15]~15.OE
write => SRAM_DQ[14]~14.OE
write => SRAM_DQ[13]~13.OE
write => SRAM_DQ[12]~12.OE
write => SRAM_DQ[11]~11.OE
write => SRAM_DQ[10]~10.OE
write => SRAM_DQ[9]~9.OE
write => SRAM_DQ[8]~8.OE
write => SRAM_DQ[7]~7.OE
write => SRAM_DQ[6]~6.OE
write => SRAM_DQ[5]~5.OE
write => SRAM_DQ[4]~4.OE
write => SRAM_DQ[3]~3.OE
write => SRAM_DQ[2]~2.OE
write => SRAM_DQ[1]~1.OE
write => SRAM_DQ[0]~0.OE
write => SRAM_WE_N.DATAIN
read => SRAM_OE_N.DATAIN
address[0] => SRAM_ADDR[0].DATAIN
address[1] => SRAM_ADDR[1].DATAIN
address[2] => SRAM_ADDR[2].DATAIN
address[3] => SRAM_ADDR[3].DATAIN
address[4] => SRAM_ADDR[4].DATAIN
address[5] => SRAM_ADDR[5].DATAIN
address[6] => SRAM_ADDR[6].DATAIN
address[7] => SRAM_ADDR[7].DATAIN
address[8] => SRAM_ADDR[8].DATAIN
address[9] => SRAM_ADDR[9].DATAIN
address[10] => SRAM_ADDR[10].DATAIN
address[11] => SRAM_ADDR[11].DATAIN
address[12] => SRAM_ADDR[12].DATAIN
address[13] => SRAM_ADDR[13].DATAIN
address[14] => SRAM_ADDR[14].DATAIN
address[15] => SRAM_ADDR[15].DATAIN
address[16] => SRAM_ADDR[16].DATAIN
address[17] => SRAM_ADDR[17].DATAIN
readdata[0] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] => SRAM_DQ[0]~0.DATAIN
writedata[1] => SRAM_DQ[1]~1.DATAIN
writedata[2] => SRAM_DQ[2]~2.DATAIN
writedata[3] => SRAM_DQ[3]~3.DATAIN
writedata[4] => SRAM_DQ[4]~4.DATAIN
writedata[5] => SRAM_DQ[5]~5.DATAIN
writedata[6] => SRAM_DQ[6]~6.DATAIN
writedata[7] => SRAM_DQ[7]~7.DATAIN
writedata[8] => SRAM_DQ[8]~8.DATAIN
writedata[9] => SRAM_DQ[9]~9.DATAIN
writedata[10] => SRAM_DQ[10]~10.DATAIN
writedata[11] => SRAM_DQ[11]~11.DATAIN
writedata[12] => SRAM_DQ[12]~12.DATAIN
writedata[13] => SRAM_DQ[13]~13.DATAIN
writedata[14] => SRAM_DQ[14]~14.DATAIN
writedata[15] => SRAM_DQ[15]~15.DATAIN
byteenable[0] => SRAM_LB_N.DATAIN
byteenable[1] => SRAM_UB_N.DATAIN
SRAM_DQ[0] <= SRAM_DQ[0]~0
SRAM_DQ[1] <= SRAM_DQ[1]~1
SRAM_DQ[2] <= SRAM_DQ[2]~2
SRAM_DQ[3] <= SRAM_DQ[3]~3
SRAM_DQ[4] <= SRAM_DQ[4]~4
SRAM_DQ[5] <= SRAM_DQ[5]~5
SRAM_DQ[6] <= SRAM_DQ[6]~6
SRAM_DQ[7] <= SRAM_DQ[7]~7
SRAM_DQ[8] <= SRAM_DQ[8]~8
SRAM_DQ[9] <= SRAM_DQ[9]~9
SRAM_DQ[10] <= SRAM_DQ[10]~10
SRAM_DQ[11] <= SRAM_DQ[11]~11
SRAM_DQ[12] <= SRAM_DQ[12]~12
SRAM_DQ[13] <= SRAM_DQ[13]~13
SRAM_DQ[14] <= SRAM_DQ[14]~14
SRAM_DQ[15] <= SRAM_DQ[15]~15
SRAM_ADDR[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= write.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= chipselect.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= read.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0
clk => d1_reasons_to_wait.CLK
clk => d1_vga_avalon_slave_0_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => Equal0.IN41
cpu_data_master_address_to_slave[3] => Equal0.IN40
cpu_data_master_address_to_slave[4] => Equal0.IN39
cpu_data_master_address_to_slave[5] => Equal0.IN38
cpu_data_master_address_to_slave[6] => Equal0.IN37
cpu_data_master_address_to_slave[7] => Equal0.IN36
cpu_data_master_address_to_slave[8] => Equal0.IN35
cpu_data_master_address_to_slave[9] => Equal0.IN34
cpu_data_master_address_to_slave[10] => Equal0.IN33
cpu_data_master_address_to_slave[11] => Equal0.IN32
cpu_data_master_address_to_slave[12] => Equal0.IN31
cpu_data_master_address_to_slave[13] => Equal0.IN30
cpu_data_master_address_to_slave[14] => Equal0.IN29
cpu_data_master_address_to_slave[15] => Equal0.IN28
cpu_data_master_address_to_slave[16] => Equal0.IN27
cpu_data_master_address_to_slave[17] => Equal0.IN26
cpu_data_master_address_to_slave[18] => Equal0.IN25
cpu_data_master_address_to_slave[19] => Equal0.IN24
cpu_data_master_address_to_slave[20] => Equal0.IN23
cpu_data_master_read => vga_avalon_slave_0_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_vga_avalon_slave_0~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_vga_avalon_slave_0~0.IN0
cpu_data_master_write => vga_avalon_slave_0_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_vga_avalon_slave_0~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_vga_avalon_slave_0~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_vga_avalon_slave_0~0.IN0
cpu_data_master_writedata[0] => vga_avalon_slave_0_writedata[0].DATAIN
cpu_data_master_writedata[1] => vga_avalon_slave_0_writedata[1].DATAIN
cpu_data_master_writedata[2] => vga_avalon_slave_0_writedata[2].DATAIN
cpu_data_master_writedata[3] => vga_avalon_slave_0_writedata[3].DATAIN
cpu_data_master_writedata[4] => vga_avalon_slave_0_writedata[4].DATAIN
cpu_data_master_writedata[5] => vga_avalon_slave_0_writedata[5].DATAIN
cpu_data_master_writedata[6] => vga_avalon_slave_0_writedata[6].DATAIN
cpu_data_master_writedata[7] => vga_avalon_slave_0_writedata[7].DATAIN
cpu_data_master_writedata[8] => vga_avalon_slave_0_writedata[8].DATAIN
cpu_data_master_writedata[9] => vga_avalon_slave_0_writedata[9].DATAIN
cpu_data_master_writedata[10] => vga_avalon_slave_0_writedata[10].DATAIN
cpu_data_master_writedata[11] => vga_avalon_slave_0_writedata[11].DATAIN
cpu_data_master_writedata[12] => vga_avalon_slave_0_writedata[12].DATAIN
cpu_data_master_writedata[13] => vga_avalon_slave_0_writedata[13].DATAIN
cpu_data_master_writedata[14] => vga_avalon_slave_0_writedata[14].DATAIN
cpu_data_master_writedata[15] => vga_avalon_slave_0_writedata[15].DATAIN
cpu_data_master_writedata[16] => vga_avalon_slave_0_writedata[16].DATAIN
cpu_data_master_writedata[17] => vga_avalon_slave_0_writedata[17].DATAIN
cpu_data_master_writedata[18] => vga_avalon_slave_0_writedata[18].DATAIN
cpu_data_master_writedata[19] => vga_avalon_slave_0_writedata[19].DATAIN
cpu_data_master_writedata[20] => vga_avalon_slave_0_writedata[20].DATAIN
cpu_data_master_writedata[21] => vga_avalon_slave_0_writedata[21].DATAIN
cpu_data_master_writedata[22] => vga_avalon_slave_0_writedata[22].DATAIN
cpu_data_master_writedata[23] => vga_avalon_slave_0_writedata[23].DATAIN
cpu_data_master_writedata[24] => vga_avalon_slave_0_writedata[24].DATAIN
cpu_data_master_writedata[25] => vga_avalon_slave_0_writedata[25].DATAIN
cpu_data_master_writedata[26] => vga_avalon_slave_0_writedata[26].DATAIN
cpu_data_master_writedata[27] => vga_avalon_slave_0_writedata[27].DATAIN
cpu_data_master_writedata[28] => vga_avalon_slave_0_writedata[28].DATAIN
cpu_data_master_writedata[29] => vga_avalon_slave_0_writedata[29].DATAIN
cpu_data_master_writedata[30] => vga_avalon_slave_0_writedata[30].DATAIN
cpu_data_master_writedata[31] => vga_avalon_slave_0_writedata[31].DATAIN
reset_n => vga_avalon_slave_0_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_vga_avalon_slave_0_end_xfer~reg0.PRESET
cpu_data_master_granted_vga_avalon_slave_0 <= internal_cpu_data_master_qualified_request_vga_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_vga_avalon_slave_0 <= internal_cpu_data_master_qualified_request_vga_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_vga_avalon_slave_0 <= <GND>
cpu_data_master_requests_vga_avalon_slave_0 <= internal_cpu_data_master_requests_vga_avalon_slave_0~2.DB_MAX_OUTPUT_PORT_TYPE
d1_vga_avalon_slave_0_end_xfer <= d1_vga_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_chipselect <= internal_cpu_data_master_qualified_request_vga_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_write <= vga_avalon_slave_0_write~0.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_slave_0_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|vga:the_vga
chipselect => de2_vga_controller:the_de2_vga_controller.chipselect
clk => de2_vga_controller:the_de2_vga_controller.clk
reset_n => de2_vga_controller:the_de2_vga_controller.reset_n
write => de2_vga_controller:the_de2_vga_controller.write
writedata[0] => de2_vga_controller:the_de2_vga_controller.writedata[0]
writedata[1] => de2_vga_controller:the_de2_vga_controller.writedata[1]
writedata[2] => de2_vga_controller:the_de2_vga_controller.writedata[2]
writedata[3] => de2_vga_controller:the_de2_vga_controller.writedata[3]
writedata[4] => de2_vga_controller:the_de2_vga_controller.writedata[4]
writedata[5] => de2_vga_controller:the_de2_vga_controller.writedata[5]
writedata[6] => de2_vga_controller:the_de2_vga_controller.writedata[6]
writedata[7] => de2_vga_controller:the_de2_vga_controller.writedata[7]
writedata[8] => de2_vga_controller:the_de2_vga_controller.writedata[8]
writedata[9] => de2_vga_controller:the_de2_vga_controller.writedata[9]
writedata[10] => de2_vga_controller:the_de2_vga_controller.writedata[10]
writedata[11] => de2_vga_controller:the_de2_vga_controller.writedata[11]
writedata[12] => de2_vga_controller:the_de2_vga_controller.writedata[12]
writedata[13] => de2_vga_controller:the_de2_vga_controller.writedata[13]
writedata[14] => de2_vga_controller:the_de2_vga_controller.writedata[14]
writedata[15] => de2_vga_controller:the_de2_vga_controller.writedata[15]
writedata[16] => de2_vga_controller:the_de2_vga_controller.writedata[16]
writedata[17] => de2_vga_controller:the_de2_vga_controller.writedata[17]
writedata[18] => de2_vga_controller:the_de2_vga_controller.writedata[18]
writedata[19] => de2_vga_controller:the_de2_vga_controller.writedata[19]
writedata[20] => de2_vga_controller:the_de2_vga_controller.writedata[20]
writedata[21] => de2_vga_controller:the_de2_vga_controller.writedata[21]
writedata[22] => de2_vga_controller:the_de2_vga_controller.writedata[22]
writedata[23] => de2_vga_controller:the_de2_vga_controller.writedata[23]
writedata[24] => de2_vga_controller:the_de2_vga_controller.writedata[24]
writedata[25] => de2_vga_controller:the_de2_vga_controller.writedata[25]
writedata[26] => de2_vga_controller:the_de2_vga_controller.writedata[26]
writedata[27] => de2_vga_controller:the_de2_vga_controller.writedata[27]
writedata[28] => de2_vga_controller:the_de2_vga_controller.writedata[28]
writedata[29] => de2_vga_controller:the_de2_vga_controller.writedata[29]
writedata[30] => de2_vga_controller:the_de2_vga_controller.writedata[30]
writedata[31] => de2_vga_controller:the_de2_vga_controller.writedata[31]
center_x[0] <= de2_vga_controller:the_de2_vga_controller.center_x[0]
center_x[1] <= de2_vga_controller:the_de2_vga_controller.center_x[1]
center_x[2] <= de2_vga_controller:the_de2_vga_controller.center_x[2]
center_x[3] <= de2_vga_controller:the_de2_vga_controller.center_x[3]
center_x[4] <= de2_vga_controller:the_de2_vga_controller.center_x[4]
center_x[5] <= de2_vga_controller:the_de2_vga_controller.center_x[5]
center_x[6] <= de2_vga_controller:the_de2_vga_controller.center_x[6]
center_x[7] <= de2_vga_controller:the_de2_vga_controller.center_x[7]
center_x[8] <= de2_vga_controller:the_de2_vga_controller.center_x[8]
center_x[9] <= de2_vga_controller:the_de2_vga_controller.center_x[9]
center_y[0] <= de2_vga_controller:the_de2_vga_controller.center_y[0]
center_y[1] <= de2_vga_controller:the_de2_vga_controller.center_y[1]
center_y[2] <= de2_vga_controller:the_de2_vga_controller.center_y[2]
center_y[3] <= de2_vga_controller:the_de2_vga_controller.center_y[3]
center_y[4] <= de2_vga_controller:the_de2_vga_controller.center_y[4]
center_y[5] <= de2_vga_controller:the_de2_vga_controller.center_y[5]
center_y[6] <= de2_vga_controller:the_de2_vga_controller.center_y[6]
center_y[7] <= de2_vga_controller:the_de2_vga_controller.center_y[7]
center_y[8] <= de2_vga_controller:the_de2_vga_controller.center_y[8]
center_y[9] <= de2_vga_controller:the_de2_vga_controller.center_y[9]


|lab3|nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller
clk => center_x[9]~reg0.CLK
clk => center_x[8]~reg0.CLK
clk => center_x[7]~reg0.CLK
clk => center_x[6]~reg0.CLK
clk => center_x[5]~reg0.CLK
clk => center_x[4]~reg0.CLK
clk => center_x[3]~reg0.CLK
clk => center_x[2]~reg0.CLK
clk => center_x[1]~reg0.CLK
clk => center_x[0]~reg0.CLK
clk => center_y[9]~reg0.CLK
clk => center_y[8]~reg0.CLK
clk => center_y[7]~reg0.CLK
clk => center_y[6]~reg0.CLK
clk => center_y[5]~reg0.CLK
clk => center_y[4]~reg0.CLK
clk => center_y[3]~reg0.CLK
clk => center_y[2]~reg0.CLK
clk => center_y[1]~reg0.CLK
clk => center_y[0]~reg0.CLK
reset_n => center_y~29.OUTPUTSELECT
reset_n => center_y~28.OUTPUTSELECT
reset_n => center_y~27.OUTPUTSELECT
reset_n => center_y~26.OUTPUTSELECT
reset_n => center_y~25.OUTPUTSELECT
reset_n => center_y~24.OUTPUTSELECT
reset_n => center_y~23.OUTPUTSELECT
reset_n => center_y~22.OUTPUTSELECT
reset_n => center_y~21.OUTPUTSELECT
reset_n => center_y~20.OUTPUTSELECT
reset_n => center_x~29.OUTPUTSELECT
reset_n => center_x~28.OUTPUTSELECT
reset_n => center_x~27.OUTPUTSELECT
reset_n => center_x~26.OUTPUTSELECT
reset_n => center_x~25.OUTPUTSELECT
reset_n => center_x~24.OUTPUTSELECT
reset_n => center_x~23.OUTPUTSELECT
reset_n => center_x~22.OUTPUTSELECT
reset_n => center_x~21.OUTPUTSELECT
reset_n => center_x~20.OUTPUTSELECT
write => center_y~9.OUTPUTSELECT
write => center_y~8.OUTPUTSELECT
write => center_y~7.OUTPUTSELECT
write => center_y~6.OUTPUTSELECT
write => center_y~5.OUTPUTSELECT
write => center_y~4.OUTPUTSELECT
write => center_y~3.OUTPUTSELECT
write => center_y~2.OUTPUTSELECT
write => center_y~1.OUTPUTSELECT
write => center_y~0.OUTPUTSELECT
write => center_x~9.OUTPUTSELECT
write => center_x~8.OUTPUTSELECT
write => center_x~7.OUTPUTSELECT
write => center_x~6.OUTPUTSELECT
write => center_x~5.OUTPUTSELECT
write => center_x~4.OUTPUTSELECT
write => center_x~3.OUTPUTSELECT
write => center_x~2.OUTPUTSELECT
write => center_x~1.OUTPUTSELECT
write => center_x~0.OUTPUTSELECT
chipselect => center_y~19.OUTPUTSELECT
chipselect => center_y~18.OUTPUTSELECT
chipselect => center_y~17.OUTPUTSELECT
chipselect => center_y~16.OUTPUTSELECT
chipselect => center_y~15.OUTPUTSELECT
chipselect => center_y~14.OUTPUTSELECT
chipselect => center_y~13.OUTPUTSELECT
chipselect => center_y~12.OUTPUTSELECT
chipselect => center_y~11.OUTPUTSELECT
chipselect => center_y~10.OUTPUTSELECT
chipselect => center_x~19.OUTPUTSELECT
chipselect => center_x~18.OUTPUTSELECT
chipselect => center_x~17.OUTPUTSELECT
chipselect => center_x~16.OUTPUTSELECT
chipselect => center_x~15.OUTPUTSELECT
chipselect => center_x~14.OUTPUTSELECT
chipselect => center_x~13.OUTPUTSELECT
chipselect => center_x~12.OUTPUTSELECT
chipselect => center_x~11.OUTPUTSELECT
chipselect => center_x~10.OUTPUTSELECT
writedata[0] => center_y~9.DATAB
writedata[1] => center_y~8.DATAB
writedata[2] => center_y~7.DATAB
writedata[3] => center_y~6.DATAB
writedata[4] => center_y~5.DATAB
writedata[5] => center_y~4.DATAB
writedata[6] => center_y~3.DATAB
writedata[7] => center_y~2.DATAB
writedata[8] => center_y~1.DATAB
writedata[9] => center_y~0.DATAB
writedata[10] => center_x~9.DATAB
writedata[11] => center_x~8.DATAB
writedata[12] => center_x~7.DATAB
writedata[13] => center_x~6.DATAB
writedata[14] => center_x~5.DATAB
writedata[15] => center_x~4.DATAB
writedata[16] => center_x~3.DATAB
writedata[17] => center_x~2.DATAB
writedata[18] => center_x~1.DATAB
writedata[19] => center_x~0.DATAB
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
center_x[0] <= center_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[1] <= center_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[2] <= center_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[3] <= center_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[4] <= center_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[5] <= center_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[6] <= center_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[7] <= center_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[8] <= center_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[9] <= center_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[0] <= center_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[1] <= center_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[2] <= center_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[3] <= center_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[4] <= center_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[5] <= center_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[6] <= center_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[7] <= center_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[8] <= center_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_y[9] <= center_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3|de2_vga_raster:V2
reset => VGA_R[9]~reg0.ACLR
reset => VGA_R[8]~reg0.ACLR
reset => VGA_R[7]~reg0.ACLR
reset => VGA_R[6]~reg0.ACLR
reset => VGA_R[5]~reg0.ACLR
reset => VGA_R[4]~reg0.ACLR
reset => VGA_R[3]~reg0.ACLR
reset => VGA_R[2]~reg0.ACLR
reset => VGA_R[1]~reg0.ACLR
reset => VGA_R[0]~reg0.ACLR
reset => VGA_G[9]~reg0.ACLR
reset => VGA_G[8]~reg0.ACLR
reset => VGA_G[7]~reg0.ACLR
reset => VGA_G[6]~reg0.ACLR
reset => VGA_G[5]~reg0.ACLR
reset => VGA_G[4]~reg0.ACLR
reset => VGA_G[3]~reg0.ACLR
reset => VGA_G[2]~reg0.ACLR
reset => VGA_G[1]~reg0.ACLR
reset => VGA_G[0]~reg0.ACLR
reset => VGA_B[9]~reg0.ACLR
reset => VGA_B[8]~reg0.ACLR
reset => VGA_B[7]~reg0.ACLR
reset => VGA_B[6]~reg0.ACLR
reset => VGA_B[5]~reg0.ACLR
reset => VGA_B[4]~reg0.ACLR
reset => VGA_B[3]~reg0.ACLR
reset => VGA_B[2]~reg0.ACLR
reset => VGA_B[1]~reg0.ACLR
reset => VGA_B[0]~reg0.ACLR
reset => vga_vblank~3.OUTPUTSELECT
reset => vga_vsync~3.OUTPUTSELECT
reset => vga_hblank~2.OUTPUTSELECT
reset => HSyncGen~0.IN1
reset => Vcount~29.OUTPUTSELECT
reset => Vcount~28.OUTPUTSELECT
reset => Vcount~27.OUTPUTSELECT
reset => Vcount~26.OUTPUTSELECT
reset => Vcount~25.OUTPUTSELECT
reset => Vcount~24.OUTPUTSELECT
reset => Vcount~23.OUTPUTSELECT
reset => Vcount~22.OUTPUTSELECT
reset => Vcount~21.OUTPUTSELECT
reset => Vcount~20.OUTPUTSELECT
reset => Hcount~19.OUTPUTSELECT
reset => Hcount~18.OUTPUTSELECT
reset => Hcount~17.OUTPUTSELECT
reset => Hcount~16.OUTPUTSELECT
reset => Hcount~15.OUTPUTSELECT
reset => Hcount~14.OUTPUTSELECT
reset => Hcount~13.OUTPUTSELECT
reset => Hcount~12.OUTPUTSELECT
reset => Hcount~11.OUTPUTSELECT
reset => Hcount~10.OUTPUTSELECT
clk => Hcount[9].CLK
clk => Hcount[8].CLK
clk => Hcount[7].CLK
clk => Hcount[6].CLK
clk => Hcount[5].CLK
clk => Hcount[4].CLK
clk => Hcount[3].CLK
clk => Hcount[2].CLK
clk => Hcount[1].CLK
clk => Hcount[0].CLK
clk => Vcount[9].CLK
clk => Vcount[8].CLK
clk => Vcount[7].CLK
clk => Vcount[6].CLK
clk => Vcount[5].CLK
clk => Vcount[4].CLK
clk => Vcount[3].CLK
clk => Vcount[2].CLK
clk => Vcount[1].CLK
clk => Vcount[0].CLK
clk => vga_hsync.CLK
clk => vga_hblank.CLK
clk => vga_vsync.CLK
clk => vga_vblank.CLK
clk => VGA_R[9]~reg0.CLK
clk => VGA_R[8]~reg0.CLK
clk => VGA_R[7]~reg0.CLK
clk => VGA_R[6]~reg0.CLK
clk => VGA_R[5]~reg0.CLK
clk => VGA_R[4]~reg0.CLK
clk => VGA_R[3]~reg0.CLK
clk => VGA_R[2]~reg0.CLK
clk => VGA_R[1]~reg0.CLK
clk => VGA_R[0]~reg0.CLK
clk => VGA_G[9]~reg0.CLK
clk => VGA_G[8]~reg0.CLK
clk => VGA_G[7]~reg0.CLK
clk => VGA_G[6]~reg0.CLK
clk => VGA_G[5]~reg0.CLK
clk => VGA_G[4]~reg0.CLK
clk => VGA_G[3]~reg0.CLK
clk => VGA_G[2]~reg0.CLK
clk => VGA_G[1]~reg0.CLK
clk => VGA_G[0]~reg0.CLK
clk => VGA_B[9]~reg0.CLK
clk => VGA_B[8]~reg0.CLK
clk => VGA_B[7]~reg0.CLK
clk => VGA_B[6]~reg0.CLK
clk => VGA_B[5]~reg0.CLK
clk => VGA_B[4]~reg0.CLK
clk => VGA_B[3]~reg0.CLK
clk => VGA_B[2]~reg0.CLK
clk => VGA_B[1]~reg0.CLK
clk => VGA_B[0]~reg0.CLK
clk => VGA_CLK.DATAIN
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_hsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= vga_vsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <GND>
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_x[0] => Add4.IN14
center_x[1] => Add4.IN13
center_x[2] => Add4.IN12
center_x[3] => Add4.IN11
center_x[4] => Add3.IN14
center_x[5] => Add2.IN10
center_x[6] => Add2.IN9
center_x[7] => Add2.IN8
center_x[8] => Add2.IN7
center_x[9] => Add2.IN6
center_y[0] => Add6.IN22
center_y[1] => Add5.IN18
center_y[2] => Add5.IN17
center_y[3] => Add5.IN16
center_y[4] => Add5.IN15
center_y[5] => Add5.IN14
center_y[6] => Add5.IN13
center_y[7] => Add5.IN12
center_y[8] => Add5.IN11
center_y[9] => Add5.IN10


