#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Feb 24 18:15:13 2025
# Process ID         : 31700
# Current directory  : E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/vivado.log
# Journal file       : E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip\vivado.jou
# Running On         : nightt_insider
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16487 MB
# Swap memory        : 22548 MB
# Total Virtual      : 39036 MB
# Available Virtual  : 8466 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/hls_data.json outdir=E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip srcdir=E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/misc
INFO: Copied 16 verilog file(s) to E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/hdl/verilog
INFO: Copied 16 vhdl file(s) to E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/hdl/vhdl/yuv_filter.vhd (yuv_filter)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface in_channels_ch1_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface in_channels_ch1_q0
INFO: Add data interface in_channels_ch2_address0
INFO: Add data interface in_channels_ch2_q0
INFO: Add data interface in_channels_ch3_address0
INFO: Add data interface in_channels_ch3_q0
INFO: Add data interface in_width
INFO: Add data interface in_height
INFO: Add data interface out_channels_ch1_address0
INFO: Add data interface out_channels_ch1_d0
INFO: Add data interface out_channels_ch2_address0
INFO: Add data interface out_channels_ch2_d0
INFO: Add data interface out_channels_ch3_address0
INFO: Add data interface out_channels_ch3_d0
INFO: Add data interface out_width
INFO: Add data interface out_height
INFO: Add data interface Y_scale
INFO: Add data interface U_scale
INFO: Add data interface V_scale
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/component.xml
INFO: Created IP archive E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/xilinx_com_hls_yuv_filter_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 18:15:21 2025...
