<stg><name>sigmoid</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %systolic_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_vector_out, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_sigmoid_switch, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3 %specpipeline_ln586 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln586"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %stream_sigmoid_switch, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:5 %br_ln591 = br i1 %tmp, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
if.else:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i49P0A, i49 %systolic_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln593 = br i1 %tmp_s, void %if.end50, void %_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:0 %systolic_out_read = read i49 @_ssdm_op_Read.ap_fifo.volatile.i49P0A, i49 %systolic_out

]]></Node>
<StgValue><ssdm name="systolic_out_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="48" op_0_bw="49">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:1 %systolic_out_data_V_1 = trunc i49 %systolic_out_read

]]></Node>
<StgValue><ssdm name="systolic_out_data_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:2 %systolic_out_axis_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %systolic_out_read, i32 48

]]></Node>
<StgValue><ssdm name="systolic_out_axis_last_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:3 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %systolic_out_read, i32 47

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:4 %sigmoid_temp_V = sub i48 0, i48 %systolic_out_data_V_1

]]></Node>
<StgValue><ssdm name="sigmoid_temp_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.end50:0 %br_ln0 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:0 %stream_sigmoid_switch_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %stream_sigmoid_switch

]]></Node>
<StgValue><ssdm name="stream_sigmoid_switch_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:1 %store_ln592 = store i8 %stream_sigmoid_switch_read, i8 %sigmoid_switch_V

]]></Node>
<StgValue><ssdm name="store_ln592"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln593 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:5 %sigmoid_temp_V_2 = select i1 %tmp_198, i48 %sigmoid_temp_V, i48 %systolic_out_data_V_1

]]></Node>
<StgValue><ssdm name="sigmoid_temp_V_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="74" op_0_bw="74" op_1_bw="48" op_2_bw="26">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:6 %t = bitconcatenate i74 @_ssdm_op_BitConcatenate.i74.i48.i26, i48 %sigmoid_temp_V_2, i26 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:7 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sigmoid_temp_V_2, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="74" op_1_bw="74">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:8 %p_Result_s = icmp_slt  i74 %t, i74 18889465931478580592641

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:9 %trunc_ln1003 = trunc i48 %sigmoid_temp_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1003"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:10 %tmp_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln1003, i8 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:11 %icmp_ln1003 = icmp_eq  i20 %tmp_1, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln1003"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:12 %ret_V = add i32 %trunc_ln, i32 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:13 %select_ln1002 = select i1 %icmp_ln1003, i32 %trunc_ln, i32 %ret_V

]]></Node>
<StgValue><ssdm name="select_ln1002"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:14 %ret_V_131 = select i1 %p_Result_s, i32 %select_ln1002, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="ret_V_131"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:15 %tmp_199 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %ret_V_131, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:16 %icmp_ln610 = icmp_sgt  i20 %tmp_199, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln610"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="50" op_0_bw="50" op_1_bw="32" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:17 %r_V_193 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i32.i18, i32 %ret_V_131, i18 0

]]></Node>
<StgValue><ssdm name="r_V_193"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="54" op_0_bw="54" op_1_bw="48" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:18 %lhs_130 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i48.i6, i48 %sigmoid_temp_V_2, i6 0

]]></Node>
<StgValue><ssdm name="lhs_130"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="55" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:19 %sext_ln1348 = sext i54 %lhs_130

]]></Node>
<StgValue><ssdm name="sext_ln1348"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="55" op_0_bw="50">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:20 %sext_ln1348_1 = sext i50 %r_V_193

]]></Node>
<StgValue><ssdm name="sext_ln1348_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:21 %ret_V_132 = sub i55 %sext_ln1348, i55 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_132"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:22 %zext_ln613 = zext i32 %ret_V_131

]]></Node>
<StgValue><ssdm name="zext_ln613"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:24 %sigmoid_slope_V_addr = getelementptr i24 %sigmoid_slope_V, i64 0, i64 %zext_ln613

]]></Node>
<StgValue><ssdm name="sigmoid_slope_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:25 %sigmoid_slope_V_load = load i12 %sigmoid_slope_V_addr

]]></Node>
<StgValue><ssdm name="sigmoid_slope_V_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:28 %sigmoid_bias_V_addr = getelementptr i26 %sigmoid_bias_V, i64 0, i64 %zext_ln613

]]></Node>
<StgValue><ssdm name="sigmoid_bias_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:29 %rhs_67 = load i12 %sigmoid_bias_V_addr

]]></Node>
<StgValue><ssdm name="rhs_67"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:38 %sigmoid_switch_V_load = load i8 %sigmoid_switch_V

]]></Node>
<StgValue><ssdm name="sigmoid_switch_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:39 %icmp_ln1019 = icmp_eq  i8 %sigmoid_switch_V_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:25 %sigmoid_slope_V_load = load i12 %sigmoid_slope_V_addr

]]></Node>
<StgValue><ssdm name="sigmoid_slope_V_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:29 %rhs_67 = load i12 %sigmoid_bias_V_addr

]]></Node>
<StgValue><ssdm name="rhs_67"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="79" op_0_bw="55">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:23 %sext_ln1270 = sext i55 %ret_V_132

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="79" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:26 %zext_ln1273 = zext i24 %sigmoid_slope_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:27 %r_V_192 = mul i79 %sext_ln1270, i79 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:27 %r_V_192 = mul i79 %sext_ln1270, i79 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="52" op_0_bw="52" op_1_bw="26" op_2_bw="26">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:30 %rhs_68 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i26.i26, i26 %rhs_67, i26 0

]]></Node>
<StgValue><ssdm name="rhs_68"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="79" op_0_bw="52">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:31 %zext_ln1347 = zext i52 %rhs_68

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:32 %ret_V_130 = add i79 %r_V_192, i79 %zext_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_130"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="47" op_0_bw="47" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:33 %sigmoid_out_data_V = partselect i47 @_ssdm_op_PartSelect.i47.i79.i32.i32, i79 %ret_V_130, i32 32, i32 78

]]></Node>
<StgValue><ssdm name="sigmoid_out_data_V"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="47" op_0_bw="1" op_1_bw="47" op_2_bw="47">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:34 %sigmoid_out_data_V_1 = select i1 %icmp_ln610, i47 1048576, i47 %sigmoid_out_data_V

]]></Node>
<StgValue><ssdm name="sigmoid_out_data_V_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="48" op_0_bw="47">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:35 %sext_ln596 = sext i47 %sigmoid_out_data_V_1

]]></Node>
<StgValue><ssdm name="sext_ln596"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="tmp_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:36 %sigmoid_out_data_V_2 = sub i48 1048576, i48 %sext_ln596

]]></Node>
<StgValue><ssdm name="sigmoid_out_data_V_2"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:37 %sigmoid_out_data_V_3 = select i1 %tmp_198, i48 %sigmoid_out_data_V_2, i48 %sext_ln596

]]></Node>
<StgValue><ssdm name="sigmoid_out_data_V_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:40 %select_ln623 = select i1 %icmp_ln1019, i48 %systolic_out_data_V_1, i48 %sigmoid_out_data_V_3

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="16" op_3_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:41 %tmp_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %systolic_out_axis_last_1, i16 0, i48 %select_ln623

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="65">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:42 %zext_ln628 = zext i65 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:43 %write_ln628 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %stream_vector_out, i128 %zext_ln628

]]></Node>
<StgValue><ssdm name="write_ln628"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:43 %write_ln628 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %stream_vector_out, i128 %zext_ln628

]]></Node>
<StgValue><ssdm name="write_ln628"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi28EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit259_ifconv:44 %br_ln629 = br void %if.end50

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
if.end51:0 %ret_ln630 = ret

]]></Node>
<StgValue><ssdm name="ret_ln630"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
