#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fa5be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fee770 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x1fa3ca0 .functor NOT 1, L_0x202ea10, C4<0>, C4<0>, C4<0>;
L_0x1fa4c40 .functor XOR 4, L_0x202e4b0, L_0x202e790, C4<0000>, C4<0000>;
L_0x1fcf1d0 .functor XOR 4, L_0x1fa4c40, L_0x202e8d0, C4<0000>, C4<0000>;
v0x201bd50_0 .net *"_ivl_10", 3 0, L_0x202e8d0;  1 drivers
v0x201be50_0 .net *"_ivl_12", 3 0, L_0x1fcf1d0;  1 drivers
v0x201bf30_0 .net *"_ivl_2", 3 0, L_0x202e410;  1 drivers
v0x201bff0_0 .net *"_ivl_4", 3 0, L_0x202e4b0;  1 drivers
v0x201c0d0_0 .net *"_ivl_6", 3 0, L_0x202e790;  1 drivers
v0x201c200_0 .net *"_ivl_8", 3 0, L_0x1fa4c40;  1 drivers
v0x201c2e0_0 .net "aaah_dut", 0 0, v0x201afa0_0;  1 drivers
v0x201c380_0 .net "aaah_ref", 0 0, L_0x1fa4140;  1 drivers
v0x201c420_0 .net "areset", 0 0, L_0x1fa3ee0;  1 drivers
v0x201c550_0 .net "bump_left", 0 0, v0x201a4a0_0;  1 drivers
v0x201c5f0_0 .net "bump_right", 0 0, v0x201a540_0;  1 drivers
v0x201c690_0 .var "clk", 0 0;
v0x201c730_0 .net "dig", 0 0, v0x201a770_0;  1 drivers
v0x201c7d0_0 .net "digging_dut", 0 0, v0x201b580_0;  1 drivers
v0x201c870_0 .net "digging_ref", 0 0, L_0x1fa4740;  1 drivers
v0x201c910_0 .net "ground", 0 0, v0x201a840_0;  1 drivers
v0x201c9b0_0 .var/2u "stats1", 351 0;
v0x201ca50_0 .var/2u "strobe", 0 0;
v0x201caf0_0 .net "tb_match", 0 0, L_0x202ea10;  1 drivers
v0x201cb90_0 .net "tb_mismatch", 0 0, L_0x1fa3ca0;  1 drivers
v0x201cc30_0 .net "walk_left_dut", 0 0, v0x201b860_0;  1 drivers
v0x201ccd0_0 .net "walk_left_ref", 0 0, L_0x202d300;  1 drivers
v0x201cda0_0 .net "walk_right_dut", 0 0, v0x201b920_0;  1 drivers
v0x201ce70_0 .net "walk_right_ref", 0 0, L_0x202d620;  1 drivers
v0x201cf40_0 .net "wavedrom_enable", 0 0, v0x201aa50_0;  1 drivers
v0x201d010_0 .net "wavedrom_title", 511 0, v0x201aaf0_0;  1 drivers
L_0x202e410 .concat [ 1 1 1 1], L_0x1fa4740, L_0x1fa4140, L_0x202d620, L_0x202d300;
L_0x202e4b0 .concat [ 1 1 1 1], L_0x1fa4740, L_0x1fa4140, L_0x202d620, L_0x202d300;
L_0x202e790 .concat [ 1 1 1 1], v0x201b580_0, v0x201afa0_0, v0x201b920_0, v0x201b860_0;
L_0x202e8d0 .concat [ 1 1 1 1], L_0x1fa4740, L_0x1fa4140, L_0x202d620, L_0x202d300;
L_0x202ea10 .cmp/eeq 4, L_0x202e410, L_0x1fcf1d0;
S_0x1fc3920 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x1fee770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x1fc3ab0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x1fc3af0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x1fc3b30 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x1fc3b70 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x1fc3bb0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x1fc3bf0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x1fa4140 .functor OR 1, L_0x202d8d0, L_0x202dc10, C4<0>, C4<0>;
L_0x1fa4740 .functor OR 1, L_0x202df30, L_0x202e170, C4<0>, C4<0>;
v0x1fa7ed0_0 .net *"_ivl_0", 31 0, L_0x202d150;  1 drivers
L_0x7f1cc8af80f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fa8100_0 .net *"_ivl_11", 28 0, L_0x7f1cc8af80f0;  1 drivers
L_0x7f1cc8af8138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fa3d10_0 .net/2u *"_ivl_12", 31 0, L_0x7f1cc8af8138;  1 drivers
v0x1fa3f50_0 .net *"_ivl_16", 31 0, L_0x202d7e0;  1 drivers
L_0x7f1cc8af8180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fa41b0_0 .net *"_ivl_19", 28 0, L_0x7f1cc8af8180;  1 drivers
L_0x7f1cc8af81c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1fa4890_0 .net/2u *"_ivl_20", 31 0, L_0x7f1cc8af81c8;  1 drivers
v0x1fa4d50_0 .net *"_ivl_22", 0 0, L_0x202d8d0;  1 drivers
v0x2017b70_0 .net *"_ivl_24", 31 0, L_0x202da50;  1 drivers
L_0x7f1cc8af8210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2017c50_0 .net *"_ivl_27", 28 0, L_0x7f1cc8af8210;  1 drivers
L_0x7f1cc8af8258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x2017d30_0 .net/2u *"_ivl_28", 31 0, L_0x7f1cc8af8258;  1 drivers
L_0x7f1cc8af8060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2017e10_0 .net *"_ivl_3", 28 0, L_0x7f1cc8af8060;  1 drivers
v0x2017ef0_0 .net *"_ivl_30", 0 0, L_0x202dc10;  1 drivers
v0x2017fb0_0 .net *"_ivl_34", 31 0, L_0x202de40;  1 drivers
L_0x7f1cc8af82a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2018090_0 .net *"_ivl_37", 28 0, L_0x7f1cc8af82a0;  1 drivers
L_0x7f1cc8af82e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2018170_0 .net/2u *"_ivl_38", 31 0, L_0x7f1cc8af82e8;  1 drivers
L_0x7f1cc8af80a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2018250_0 .net/2u *"_ivl_4", 31 0, L_0x7f1cc8af80a8;  1 drivers
v0x2018330_0 .net *"_ivl_40", 0 0, L_0x202df30;  1 drivers
v0x20183f0_0 .net *"_ivl_42", 31 0, L_0x202e0d0;  1 drivers
L_0x7f1cc8af8330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20184d0_0 .net *"_ivl_45", 28 0, L_0x7f1cc8af8330;  1 drivers
L_0x7f1cc8af8378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x20185b0_0 .net/2u *"_ivl_46", 31 0, L_0x7f1cc8af8378;  1 drivers
v0x2018690_0 .net *"_ivl_48", 0 0, L_0x202e170;  1 drivers
v0x2018750_0 .net *"_ivl_8", 31 0, L_0x202d490;  1 drivers
v0x2018830_0 .net "aaah", 0 0, L_0x1fa4140;  alias, 1 drivers
v0x20188f0_0 .net "areset", 0 0, L_0x1fa3ee0;  alias, 1 drivers
v0x20189b0_0 .net "bump_left", 0 0, v0x201a4a0_0;  alias, 1 drivers
v0x2018a70_0 .net "bump_right", 0 0, v0x201a540_0;  alias, 1 drivers
v0x2018b30_0 .net "clk", 0 0, v0x201c690_0;  1 drivers
v0x2018bf0_0 .net "dig", 0 0, v0x201a770_0;  alias, 1 drivers
v0x2018cb0_0 .net "digging", 0 0, L_0x1fa4740;  alias, 1 drivers
v0x2018d70_0 .net "ground", 0 0, v0x201a840_0;  alias, 1 drivers
v0x2018e30_0 .var "next", 2 0;
v0x2018f10_0 .var "state", 2 0;
v0x2018ff0_0 .net "walk_left", 0 0, L_0x202d300;  alias, 1 drivers
v0x20192c0_0 .net "walk_right", 0 0, L_0x202d620;  alias, 1 drivers
E_0x1fbef10 .event posedge, v0x20188f0_0, v0x2018b30_0;
E_0x1fbdb50/0 .event anyedge, v0x2018f10_0, v0x2018d70_0, v0x2018bf0_0, v0x20189b0_0;
E_0x1fbdb50/1 .event anyedge, v0x2018a70_0;
E_0x1fbdb50 .event/or E_0x1fbdb50/0, E_0x1fbdb50/1;
L_0x202d150 .concat [ 3 29 0 0], v0x2018f10_0, L_0x7f1cc8af8060;
L_0x202d300 .cmp/eq 32, L_0x202d150, L_0x7f1cc8af80a8;
L_0x202d490 .concat [ 3 29 0 0], v0x2018f10_0, L_0x7f1cc8af80f0;
L_0x202d620 .cmp/eq 32, L_0x202d490, L_0x7f1cc8af8138;
L_0x202d7e0 .concat [ 3 29 0 0], v0x2018f10_0, L_0x7f1cc8af8180;
L_0x202d8d0 .cmp/eq 32, L_0x202d7e0, L_0x7f1cc8af81c8;
L_0x202da50 .concat [ 3 29 0 0], v0x2018f10_0, L_0x7f1cc8af8210;
L_0x202dc10 .cmp/eq 32, L_0x202da50, L_0x7f1cc8af8258;
L_0x202de40 .concat [ 3 29 0 0], v0x2018f10_0, L_0x7f1cc8af82a0;
L_0x202df30 .cmp/eq 32, L_0x202de40, L_0x7f1cc8af82e8;
L_0x202e0d0 .concat [ 3 29 0 0], v0x2018f10_0, L_0x7f1cc8af8330;
L_0x202e170 .cmp/eq 32, L_0x202e0d0, L_0x7f1cc8af8378;
S_0x20194c0 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x1fee770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x1fa3ee0 .functor BUFZ 1, v0x201a910_0, C4<0>, C4<0>, C4<0>;
v0x201a3e0_0 .net "areset", 0 0, L_0x1fa3ee0;  alias, 1 drivers
v0x201a4a0_0 .var "bump_left", 0 0;
v0x201a540_0 .var "bump_right", 0 0;
v0x201a5e0_0 .net "clk", 0 0, v0x201c690_0;  alias, 1 drivers
L_0x7f1cc8af8018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x201a680_0 .net "d", 55 0, L_0x7f1cc8af8018;  1 drivers
v0x201a770_0 .var "dig", 0 0;
v0x201a840_0 .var "ground", 0 0;
v0x201a910_0 .var "reset", 0 0;
v0x201a9b0_0 .net "tb_match", 0 0, L_0x202ea10;  alias, 1 drivers
v0x201aa50_0 .var "wavedrom_enable", 0 0;
v0x201aaf0_0 .var "wavedrom_title", 511 0;
E_0x1fbdda0/0 .event negedge, v0x2018b30_0;
E_0x1fbdda0/1 .event posedge, v0x2018b30_0;
E_0x1fbdda0 .event/or E_0x1fbdda0/0, E_0x1fbdda0/1;
S_0x20196e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x20194c0;
 .timescale -12 -12;
v0x2019920_0 .var/2s "i", 31 0;
E_0x1f989f0 .event posedge, v0x2018b30_0;
S_0x2019a20 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x20194c0;
 .timescale -12 -12;
v0x2019c40_0 .var/2u "arfail", 0 0;
v0x2019d20_0 .var "async", 0 0;
v0x2019de0_0 .var/2u "datafail", 0 0;
v0x2019e80_0 .var/2u "srfail", 0 0;
E_0x1ffaba0 .event negedge, v0x2018b30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f989f0;
    %wait E_0x1f989f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201a910_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f989f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ffaba0;
    %load/vec4 v0x201a9b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2019de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201a910_0, 0;
    %wait E_0x1f989f0;
    %load/vec4 v0x201a9b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2019c40_0, 0, 1;
    %wait E_0x1f989f0;
    %load/vec4 v0x201a9b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2019e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201a910_0, 0;
    %load/vec4 v0x2019e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2019c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2019d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2019de0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2019d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2019f40 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x20194c0;
 .timescale -12 -12;
v0x201a120_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x201a200 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x20194c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x201ac90 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x1fee770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
v0x201afa0_0 .var "aaah", 0 0;
v0x201b060_0 .net "areset", 0 0, L_0x1fa3ee0;  alias, 1 drivers
v0x201b170_0 .net "bump_left", 0 0, v0x201a4a0_0;  alias, 1 drivers
v0x201b260_0 .net "bump_right", 0 0, v0x201a540_0;  alias, 1 drivers
v0x201b350_0 .net "clk", 0 0, v0x201c690_0;  alias, 1 drivers
v0x201b490_0 .net "dig", 0 0, v0x201a770_0;  alias, 1 drivers
v0x201b580_0 .var "digging", 0 0;
v0x201b620_0 .net "ground", 0 0, v0x201a840_0;  alias, 1 drivers
v0x201b710_0 .var "state", 1 0;
v0x201b860_0 .var "walk_left", 0 0;
v0x201b920_0 .var "walk_right", 0 0;
S_0x201bb80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x1fee770;
 .timescale -12 -12;
E_0x1ffaec0 .event anyedge, v0x201ca50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201ca50_0;
    %nor/r;
    %assign/vec4 v0x201ca50_0, 0;
    %wait E_0x1ffaec0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20194c0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201a910_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201a770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201a540_0, 0;
    %assign/vec4 v0x201a4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2019d20_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2019a20;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201a910_0, 0;
    %wait E_0x1f989f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201a910_0, 0;
    %wait E_0x1ffaba0;
    %fork t_1, S_0x20196e0;
    %jmp t_0;
    .scope S_0x20196e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2019920_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x2019920_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x1f989f0;
    %load/vec4 v0x201a680_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x2019920_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x201a770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201a540_0, 0;
    %assign/vec4 v0x201a4a0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2019920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2019920_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x20194c0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x201a200;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbdda0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x201a4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201a540_0, 0;
    %assign/vec4 v0x201a770_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x201a840_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x201a910_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fc3920;
T_5 ;
Ewait_0 .event/or E_0x1fbdb50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2018f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x2018d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x2018bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x20189b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x2018d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x2018bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x2018a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2018e30_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x2018d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x2018d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x2018d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x2018d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x2018e30_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1fc3920;
T_6 ;
    %wait E_0x1fbef10;
    %load/vec4 v0x20188f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2018f10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2018e30_0;
    %assign/vec4 v0x2018f10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x201ac90;
T_7 ;
    %wait E_0x1fbef10;
    %load/vec4 v0x201b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x201b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x201b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %load/vec4 v0x201b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x201b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
T_7.12 ;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x201b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x201b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
T_7.15 ;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x201b170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.19, 9;
    %load/vec4 v0x201b260_0;
    %nor/r;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x201b170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.22, 9;
    %load/vec4 v0x201b260_0;
    %and;
T_7.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x201b170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.25, 9;
    %load/vec4 v0x201b260_0;
    %and;
T_7.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b580_0, 0;
T_7.24 ;
T_7.21 ;
T_7.18 ;
T_7.14 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x201b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v0x201b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %load/vec4 v0x201b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0x201b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
T_7.33 ;
T_7.31 ;
T_7.29 ;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x201b170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.36, 9;
    %load/vec4 v0x201b260_0;
    %nor/r;
    %and;
T_7.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x201b170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.39, 9;
    %load/vec4 v0x201b260_0;
    %and;
T_7.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0x201b170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.42, 9;
    %load/vec4 v0x201b260_0;
    %and;
T_7.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
T_7.40 ;
T_7.38 ;
T_7.35 ;
T_7.27 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x201b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %load/vec4 v0x201b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %load/vec4 v0x201b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %jmp T_7.48;
T_7.47 ;
    %load/vec4 v0x201b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.49, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %jmp T_7.50;
T_7.49 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
T_7.50 ;
T_7.48 ;
T_7.46 ;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0x201b170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.53, 9;
    %load/vec4 v0x201b260_0;
    %nor/r;
    %and;
T_7.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.51, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
    %jmp T_7.52;
T_7.51 ;
    %load/vec4 v0x201b170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.56, 9;
    %load/vec4 v0x201b260_0;
    %and;
T_7.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %jmp T_7.55;
T_7.54 ;
    %load/vec4 v0x201b170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.59, 9;
    %load/vec4 v0x201b260_0;
    %and;
T_7.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x201b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201afa0_0, 0;
T_7.57 ;
T_7.55 ;
T_7.52 ;
T_7.44 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1fee770;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201c690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201ca50_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1fee770;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x201c690_0;
    %inv;
    %store/vec4 v0x201c690_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1fee770;
T_10 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x201a5e0_0, v0x201cb90_0, v0x201c690_0, v0x201c420_0, v0x201c550_0, v0x201c5f0_0, v0x201c910_0, v0x201c730_0, v0x201ccd0_0, v0x201cc30_0, v0x201ce70_0, v0x201cda0_0, v0x201c380_0, v0x201c2e0_0, v0x201c870_0, v0x201c7d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1fee770;
T_11 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_11.7 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1fee770;
T_12 ;
    %wait E_0x1fbdda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201c9b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
    %load/vec4 v0x201caf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201c9b0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x201ccd0_0;
    %load/vec4 v0x201ccd0_0;
    %load/vec4 v0x201cc30_0;
    %xor;
    %load/vec4 v0x201ccd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x201ce70_0;
    %load/vec4 v0x201ce70_0;
    %load/vec4 v0x201cda0_0;
    %xor;
    %load/vec4 v0x201ce70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x201c380_0;
    %load/vec4 v0x201c380_0;
    %load/vec4 v0x201c2e0_0;
    %xor;
    %load/vec4 v0x201c380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.12 ;
    %load/vec4 v0x201c870_0;
    %load/vec4 v0x201c870_0;
    %load/vec4 v0x201c7d0_0;
    %xor;
    %load/vec4 v0x201c870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.16, 6;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.18 ;
    %load/vec4 v0x201c9b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201c9b0_0, 4, 32;
T_12.16 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/lemmings3/iter1/response1/top_module.sv";
