{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653554111916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653554111925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 01:35:11 2022 " "Processing started: Thu May 26 01:35:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653554111925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554111925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554111925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653554112643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653554112644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenwipe_control.sv 2 2 " "Found 2 design units, including 2 entities, in source file screenwipe_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenWipe_Control " "Found entity 1: screenWipe_Control" {  } { { "screenWipe_Control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Control.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123320 ""} { "Info" "ISGN_ENTITY_NAME" "2 reset_routine_testbench " "Found entity 2: reset_routine_testbench" {  } { { "screenWipe_Control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Control.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "VGA Buffer/video_driver.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleoutput.sv 2 2 " "Found 2 design units, including 2 entities, in source file singleoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleOutput " "Found entity 1: singleOutput" {  } { { "singleOutput.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/singleOutput.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123328 ""} { "Info" "ISGN_ENTITY_NAME" "2 singleOutput_testbench " "Found entity 2: singleOutput_testbench" {  } { { "singleOutput.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/singleOutput.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123328 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_routine.sv " "Can't analyze file -- file reset_routine.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653554123337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file line_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawer " "Found entity 1: line_drawer" {  } { { "line_drawer.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123340 ""} { "Info" "ISGN_ENTITY_NAME" "2 line_drawer_testbench " "Found entity 2: line_drawer_testbench" {  } { { "line_drawer.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawline_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawline_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawLine_datapath " "Found entity 1: drawLine_datapath" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawline_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawline_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawLine_control " "Found entity 1: drawLine_control" {  } { { "drawLine_control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_control.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "VGA Buffer/CLOCK25_PLL.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA Buffer/altera_up_avalon_video_vga_timing.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenwipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file screenwipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenWipe " "Found entity 1: screenWipe" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playercontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file playercontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerControl " "Found entity 1: playerControl" {  } { { "playerControl.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenwipe_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file screenwipe_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenWipe_Datapath " "Found entity 1: screenWipe_Datapath" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123360 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkSelect DE1_SoC.sv(26) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(26): created implicit net for \"clkSelect\"" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123360 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0_CSW DE1_SoC.sv(46) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(46): created implicit net for \"y0_CSW\"" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123360 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(46) " "Verilog HDL Instantiation warning at DE1_SoC.sv(46): instance has no name" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653554123362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653554123417 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y0_SCW DE1_SoC.sv(35) " "Verilog HDL warning at DE1_SoC.sv(35): object y0_SCW used but never assigned" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653554123418 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC.sv(48) " "Verilog HDL assignment warning at DE1_SoC.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554123419 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DE1_SoC.sv(49) " "Verilog HDL assignment warning at DE1_SoC.sv(49): truncated value with size 32 to match size of target (9)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554123419 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC.sv(50) " "Verilog HDL assignment warning at DE1_SoC.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554123419 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DE1_SoC.sv(51) " "Verilog HDL assignment warning at DE1_SoC.sv(51): truncated value with size 32 to match size of target (9)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554123419 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y0_SCW 0 DE1_SoC.sv(35) " "Net \"y0_SCW\" at DE1_SoC.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653554123420 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653554123420 "|DE1_SoC"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.sv 1 1 " "Using design file clock_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/clock_divider.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554123453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554123453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "VGA Buffer/DE1_SoC.sv" "cdiv" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenWipe screenWipe:comb_16 " "Elaborating entity \"screenWipe\" for hierarchy \"screenWipe:comb_16\"" {  } { { "VGA Buffer/DE1_SoC.sv" "comb_16" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123456 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "x0 d_unit screenWipe_Datapath matching object in present scope does not have an equivalent data type screenWipe.sv(11) " "SystemVerilog error at screenWipe.sv(11): can't implicitly connect port \"x0\" on instance \"d_unit\" of module \"screenWipe_Datapath\" - matching object in present scope does not have an equivalent data type" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 11 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x0 screenWipe_Datapath.sv(6) " "HDL error at screenWipe_Datapath.sv(6): see declaration for object \"x0\"" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x0 screenWipe.sv(6) " "HDL error at screenWipe.sv(6): see declaration for object \"x0\"" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "y0 d_unit screenWipe_Datapath matching object in present scope does not have an equivalent data type screenWipe.sv(11) " "SystemVerilog error at screenWipe.sv(11): can't implicitly connect port \"y0\" on instance \"d_unit\" of module \"screenWipe_Datapath\" - matching object in present scope does not have an equivalent data type" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 11 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y0 screenWipe_Datapath.sv(5) " "HDL error at screenWipe_Datapath.sv(5): see declaration for object \"y0\"" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y0 screenWipe.sv(6) " "HDL error at screenWipe.sv(6): see declaration for object \"y0\"" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "x1 d_unit screenWipe_Datapath matching object in present scope does not have an equivalent data type screenWipe.sv(11) " "SystemVerilog error at screenWipe.sv(11): can't implicitly connect port \"x1\" on instance \"d_unit\" of module \"screenWipe_Datapath\" - matching object in present scope does not have an equivalent data type" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 11 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x1 screenWipe_Datapath.sv(6) " "HDL error at screenWipe_Datapath.sv(6): see declaration for object \"x1\"" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x1 screenWipe.sv(6) " "HDL error at screenWipe.sv(6): see declaration for object \"x1\"" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "y1 d_unit screenWipe_Datapath matching object in present scope does not have an equivalent data type screenWipe.sv(11) " "SystemVerilog error at screenWipe.sv(11): can't implicitly connect port \"y1\" on instance \"d_unit\" of module \"screenWipe_Datapath\" - matching object in present scope does not have an equivalent data type" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 11 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y1 screenWipe_Datapath.sv(5) " "HDL error at screenWipe_Datapath.sv(5): see declaration for object \"y1\"" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y1 screenWipe.sv(6) " "HDL error at screenWipe.sv(6): see declaration for object \"y1\"" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "screenWipe:comb_16 " "Can't elaborate user hierarchy \"screenWipe:comb_16\"" {  } { { "VGA Buffer/DE1_SoC.sv" "comb_16" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554123457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653554123554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 26 01:35:23 2022 " "Processing ended: Thu May 26 01:35:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653554123554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653554123554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653554123554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554123554 ""}
