// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_272_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_cache_address0,
        exp_cache_ce0,
        exp_cache_q0,
        exp_cache_address1,
        exp_cache_ce1,
        exp_cache_q1,
        inv_sum,
        mul_ln142,
        exp_cache_1_address0,
        exp_cache_1_ce0,
        exp_cache_1_q0,
        exp_cache_1_address1,
        exp_cache_1_ce1,
        exp_cache_1_q1,
        exp_cache_2_address0,
        exp_cache_2_ce0,
        exp_cache_2_q0,
        exp_cache_2_address1,
        exp_cache_2_ce1,
        exp_cache_2_q1,
        exp_cache_3_address0,
        exp_cache_3_ce0,
        exp_cache_3_q0,
        exp_cache_3_address1,
        exp_cache_3_ce1,
        exp_cache_3_q1,
        exp_cache_4_address0,
        exp_cache_4_ce0,
        exp_cache_4_q0,
        exp_cache_4_address1,
        exp_cache_4_ce1,
        exp_cache_4_q1,
        exp_cache_5_address0,
        exp_cache_5_ce0,
        exp_cache_5_q0,
        exp_cache_5_address1,
        exp_cache_5_ce1,
        exp_cache_5_q1,
        exp_cache_6_address0,
        exp_cache_6_ce0,
        exp_cache_6_q0,
        exp_cache_6_address1,
        exp_cache_6_ce1,
        exp_cache_6_q1,
        exp_cache_7_address0,
        exp_cache_7_ce0,
        exp_cache_7_q0,
        exp_cache_7_address1,
        exp_cache_7_ce1,
        exp_cache_7_q1,
        exp_cache_8_address0,
        exp_cache_8_ce0,
        exp_cache_8_q0,
        exp_cache_8_address1,
        exp_cache_8_ce1,
        exp_cache_8_q1,
        exp_cache_9_address0,
        exp_cache_9_ce0,
        exp_cache_9_q0,
        exp_cache_9_address1,
        exp_cache_9_ce1,
        exp_cache_9_q1,
        exp_cache_10_address0,
        exp_cache_10_ce0,
        exp_cache_10_q0,
        exp_cache_10_address1,
        exp_cache_10_ce1,
        exp_cache_10_q1,
        exp_cache_11_address0,
        exp_cache_11_ce0,
        exp_cache_11_q0,
        exp_cache_11_address1,
        exp_cache_11_ce1,
        exp_cache_11_q1,
        exp_cache_12_address0,
        exp_cache_12_ce0,
        exp_cache_12_q0,
        exp_cache_12_address1,
        exp_cache_12_ce1,
        exp_cache_12_q1,
        exp_cache_13_address0,
        exp_cache_13_ce0,
        exp_cache_13_q0,
        exp_cache_13_address1,
        exp_cache_13_ce1,
        exp_cache_13_q1,
        exp_cache_14_address0,
        exp_cache_14_ce0,
        exp_cache_14_q0,
        exp_cache_14_address1,
        exp_cache_14_ce1,
        exp_cache_14_q1,
        exp_cache_15_address0,
        exp_cache_15_ce0,
        exp_cache_15_q0,
        exp_cache_15_address1,
        exp_cache_15_ce1,
        exp_cache_15_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1,
        grp_float_to_bf16_fu_2560_p_din1,
        grp_float_to_bf16_fu_2560_p_dout0,
        grp_float_to_bf16_fu_2560_p_start,
        grp_float_to_bf16_fu_2560_p_ready,
        grp_float_to_bf16_fu_2560_p_done,
        grp_float_to_bf16_fu_2560_p_idle,
        grp_float_to_bf16_fu_2564_p_din1,
        grp_float_to_bf16_fu_2564_p_dout0,
        grp_float_to_bf16_fu_2564_p_start,
        grp_float_to_bf16_fu_2564_p_ready,
        grp_float_to_bf16_fu_2564_p_done,
        grp_float_to_bf16_fu_2564_p_idle,
        grp_float_to_bf16_fu_2568_p_din1,
        grp_float_to_bf16_fu_2568_p_dout0,
        grp_float_to_bf16_fu_2568_p_start,
        grp_float_to_bf16_fu_2568_p_ready,
        grp_float_to_bf16_fu_2568_p_done,
        grp_float_to_bf16_fu_2568_p_idle,
        grp_float_to_bf16_fu_2572_p_din1,
        grp_float_to_bf16_fu_2572_p_dout0,
        grp_float_to_bf16_fu_2572_p_start,
        grp_float_to_bf16_fu_2572_p_ready,
        grp_float_to_bf16_fu_2572_p_done,
        grp_float_to_bf16_fu_2572_p_idle,
        grp_float_to_bf16_fu_2576_p_din1,
        grp_float_to_bf16_fu_2576_p_dout0,
        grp_float_to_bf16_fu_2576_p_start,
        grp_float_to_bf16_fu_2576_p_ready,
        grp_float_to_bf16_fu_2576_p_done,
        grp_float_to_bf16_fu_2576_p_idle,
        grp_float_to_bf16_fu_2580_p_din1,
        grp_float_to_bf16_fu_2580_p_dout0,
        grp_float_to_bf16_fu_2580_p_start,
        grp_float_to_bf16_fu_2580_p_ready,
        grp_float_to_bf16_fu_2580_p_done,
        grp_float_to_bf16_fu_2580_p_idle,
        grp_float_to_bf16_fu_2328_p_din1,
        grp_float_to_bf16_fu_2328_p_dout0,
        grp_float_to_bf16_fu_2328_p_start,
        grp_float_to_bf16_fu_2328_p_ready,
        grp_float_to_bf16_fu_2328_p_done,
        grp_float_to_bf16_fu_2328_p_idle,
        grp_float_to_bf16_fu_2332_p_din1,
        grp_float_to_bf16_fu_2332_p_dout0,
        grp_float_to_bf16_fu_2332_p_start,
        grp_float_to_bf16_fu_2332_p_ready,
        grp_float_to_bf16_fu_2332_p_done,
        grp_float_to_bf16_fu_2332_p_idle,
        grp_float_to_bf16_fu_2336_p_din1,
        grp_float_to_bf16_fu_2336_p_dout0,
        grp_float_to_bf16_fu_2336_p_start,
        grp_float_to_bf16_fu_2336_p_ready,
        grp_float_to_bf16_fu_2336_p_done,
        grp_float_to_bf16_fu_2336_p_idle,
        grp_float_to_bf16_fu_2340_p_din1,
        grp_float_to_bf16_fu_2340_p_dout0,
        grp_float_to_bf16_fu_2340_p_start,
        grp_float_to_bf16_fu_2340_p_ready,
        grp_float_to_bf16_fu_2340_p_done,
        grp_float_to_bf16_fu_2340_p_idle,
        grp_float_to_bf16_fu_2344_p_din1,
        grp_float_to_bf16_fu_2344_p_dout0,
        grp_float_to_bf16_fu_2344_p_start,
        grp_float_to_bf16_fu_2344_p_ready,
        grp_float_to_bf16_fu_2344_p_done,
        grp_float_to_bf16_fu_2344_p_idle,
        grp_float_to_bf16_fu_2348_p_din1,
        grp_float_to_bf16_fu_2348_p_dout0,
        grp_float_to_bf16_fu_2348_p_start,
        grp_float_to_bf16_fu_2348_p_ready,
        grp_float_to_bf16_fu_2348_p_done,
        grp_float_to_bf16_fu_2348_p_idle,
        grp_float_to_bf16_fu_2352_p_din1,
        grp_float_to_bf16_fu_2352_p_dout0,
        grp_float_to_bf16_fu_2352_p_start,
        grp_float_to_bf16_fu_2352_p_ready,
        grp_float_to_bf16_fu_2352_p_done,
        grp_float_to_bf16_fu_2352_p_idle,
        grp_float_to_bf16_fu_2356_p_din1,
        grp_float_to_bf16_fu_2356_p_dout0,
        grp_float_to_bf16_fu_2356_p_start,
        grp_float_to_bf16_fu_2356_p_ready,
        grp_float_to_bf16_fu_2356_p_done,
        grp_float_to_bf16_fu_2356_p_idle,
        grp_float_to_bf16_fu_2360_p_din1,
        grp_float_to_bf16_fu_2360_p_dout0,
        grp_float_to_bf16_fu_2360_p_start,
        grp_float_to_bf16_fu_2360_p_ready,
        grp_float_to_bf16_fu_2360_p_done,
        grp_float_to_bf16_fu_2360_p_idle,
        grp_float_to_bf16_fu_2364_p_din1,
        grp_float_to_bf16_fu_2364_p_dout0,
        grp_float_to_bf16_fu_2364_p_start,
        grp_float_to_bf16_fu_2364_p_ready,
        grp_float_to_bf16_fu_2364_p_done,
        grp_float_to_bf16_fu_2364_p_idle,
        grp_float_to_bf16_fu_2368_p_din1,
        grp_float_to_bf16_fu_2368_p_dout0,
        grp_float_to_bf16_fu_2368_p_start,
        grp_float_to_bf16_fu_2368_p_ready,
        grp_float_to_bf16_fu_2368_p_done,
        grp_float_to_bf16_fu_2368_p_idle,
        grp_float_to_bf16_fu_2372_p_din1,
        grp_float_to_bf16_fu_2372_p_dout0,
        grp_float_to_bf16_fu_2372_p_start,
        grp_float_to_bf16_fu_2372_p_ready,
        grp_float_to_bf16_fu_2372_p_done,
        grp_float_to_bf16_fu_2372_p_idle,
        grp_float_to_bf16_fu_2376_p_din1,
        grp_float_to_bf16_fu_2376_p_dout0,
        grp_float_to_bf16_fu_2376_p_start,
        grp_float_to_bf16_fu_2376_p_ready,
        grp_float_to_bf16_fu_2376_p_done,
        grp_float_to_bf16_fu_2376_p_idle,
        grp_float_to_bf16_fu_2380_p_din1,
        grp_float_to_bf16_fu_2380_p_dout0,
        grp_float_to_bf16_fu_2380_p_start,
        grp_float_to_bf16_fu_2380_p_ready,
        grp_float_to_bf16_fu_2380_p_done,
        grp_float_to_bf16_fu_2380_p_idle,
        grp_float_to_bf16_fu_2384_p_din1,
        grp_float_to_bf16_fu_2384_p_dout0,
        grp_float_to_bf16_fu_2384_p_start,
        grp_float_to_bf16_fu_2384_p_ready,
        grp_float_to_bf16_fu_2384_p_done,
        grp_float_to_bf16_fu_2384_p_idle,
        grp_float_to_bf16_fu_2388_p_din1,
        grp_float_to_bf16_fu_2388_p_dout0,
        grp_float_to_bf16_fu_2388_p_start,
        grp_float_to_bf16_fu_2388_p_ready,
        grp_float_to_bf16_fu_2388_p_done,
        grp_float_to_bf16_fu_2388_p_idle,
        grp_float_to_bf16_fu_2392_p_din1,
        grp_float_to_bf16_fu_2392_p_dout0,
        grp_float_to_bf16_fu_2392_p_start,
        grp_float_to_bf16_fu_2392_p_ready,
        grp_float_to_bf16_fu_2392_p_done,
        grp_float_to_bf16_fu_2392_p_idle,
        grp_float_to_bf16_fu_2396_p_din1,
        grp_float_to_bf16_fu_2396_p_dout0,
        grp_float_to_bf16_fu_2396_p_start,
        grp_float_to_bf16_fu_2396_p_ready,
        grp_float_to_bf16_fu_2396_p_done,
        grp_float_to_bf16_fu_2396_p_idle,
        grp_float_to_bf16_fu_2400_p_din1,
        grp_float_to_bf16_fu_2400_p_dout0,
        grp_float_to_bf16_fu_2400_p_start,
        grp_float_to_bf16_fu_2400_p_ready,
        grp_float_to_bf16_fu_2400_p_done,
        grp_float_to_bf16_fu_2400_p_idle,
        grp_float_to_bf16_fu_2404_p_din1,
        grp_float_to_bf16_fu_2404_p_dout0,
        grp_float_to_bf16_fu_2404_p_start,
        grp_float_to_bf16_fu_2404_p_ready,
        grp_float_to_bf16_fu_2404_p_done,
        grp_float_to_bf16_fu_2404_p_idle,
        grp_float_to_bf16_fu_2408_p_din1,
        grp_float_to_bf16_fu_2408_p_dout0,
        grp_float_to_bf16_fu_2408_p_start,
        grp_float_to_bf16_fu_2408_p_ready,
        grp_float_to_bf16_fu_2408_p_done,
        grp_float_to_bf16_fu_2408_p_idle,
        grp_float_to_bf16_fu_2412_p_din1,
        grp_float_to_bf16_fu_2412_p_dout0,
        grp_float_to_bf16_fu_2412_p_start,
        grp_float_to_bf16_fu_2412_p_ready,
        grp_float_to_bf16_fu_2412_p_done,
        grp_float_to_bf16_fu_2412_p_idle,
        grp_float_to_bf16_fu_2416_p_din1,
        grp_float_to_bf16_fu_2416_p_dout0,
        grp_float_to_bf16_fu_2416_p_start,
        grp_float_to_bf16_fu_2416_p_ready,
        grp_float_to_bf16_fu_2416_p_done,
        grp_float_to_bf16_fu_2416_p_idle,
        grp_float_to_bf16_fu_2420_p_din1,
        grp_float_to_bf16_fu_2420_p_dout0,
        grp_float_to_bf16_fu_2420_p_start,
        grp_float_to_bf16_fu_2420_p_ready,
        grp_float_to_bf16_fu_2420_p_done,
        grp_float_to_bf16_fu_2420_p_idle,
        grp_float_to_bf16_fu_2424_p_din1,
        grp_float_to_bf16_fu_2424_p_dout0,
        grp_float_to_bf16_fu_2424_p_start,
        grp_float_to_bf16_fu_2424_p_ready,
        grp_float_to_bf16_fu_2424_p_done,
        grp_float_to_bf16_fu_2424_p_idle,
        grp_float_to_bf16_fu_2428_p_din1,
        grp_float_to_bf16_fu_2428_p_dout0,
        grp_float_to_bf16_fu_2428_p_start,
        grp_float_to_bf16_fu_2428_p_ready,
        grp_float_to_bf16_fu_2428_p_done,
        grp_float_to_bf16_fu_2428_p_idle,
        grp_fu_1330_p_din0,
        grp_fu_1330_p_din1,
        grp_fu_1330_p_dout0,
        grp_fu_1330_p_ce,
        grp_fu_1335_p_din0,
        grp_fu_1335_p_din1,
        grp_fu_1335_p_dout0,
        grp_fu_1335_p_ce,
        grp_fu_2672_p_din0,
        grp_fu_2672_p_din1,
        grp_fu_2672_p_dout0,
        grp_fu_2672_p_ce,
        grp_fu_2676_p_din0,
        grp_fu_2676_p_din1,
        grp_fu_2676_p_dout0,
        grp_fu_2676_p_ce,
        grp_fu_2680_p_din0,
        grp_fu_2680_p_din1,
        grp_fu_2680_p_dout0,
        grp_fu_2680_p_ce,
        grp_fu_2684_p_din0,
        grp_fu_2684_p_din1,
        grp_fu_2684_p_dout0,
        grp_fu_2684_p_ce,
        grp_fu_2688_p_din0,
        grp_fu_2688_p_din1,
        grp_fu_2688_p_dout0,
        grp_fu_2688_p_ce,
        grp_fu_2692_p_din0,
        grp_fu_2692_p_din1,
        grp_fu_2692_p_dout0,
        grp_fu_2692_p_ce,
        grp_fu_2696_p_din0,
        grp_fu_2696_p_din1,
        grp_fu_2696_p_dout0,
        grp_fu_2696_p_ce,
        grp_fu_2700_p_din0,
        grp_fu_2700_p_din1,
        grp_fu_2700_p_dout0,
        grp_fu_2700_p_ce,
        grp_fu_2704_p_din0,
        grp_fu_2704_p_din1,
        grp_fu_2704_p_dout0,
        grp_fu_2704_p_ce,
        grp_fu_2708_p_din0,
        grp_fu_2708_p_din1,
        grp_fu_2708_p_dout0,
        grp_fu_2708_p_ce,
        grp_fu_2712_p_din0,
        grp_fu_2712_p_din1,
        grp_fu_2712_p_dout0,
        grp_fu_2712_p_ce,
        grp_fu_2716_p_din0,
        grp_fu_2716_p_din1,
        grp_fu_2716_p_dout0,
        grp_fu_2716_p_ce,
        grp_fu_2720_p_din0,
        grp_fu_2720_p_din1,
        grp_fu_2720_p_dout0,
        grp_fu_2720_p_ce,
        grp_fu_2724_p_din0,
        grp_fu_2724_p_din1,
        grp_fu_2724_p_dout0,
        grp_fu_2724_p_ce,
        grp_fu_2608_p_din0,
        grp_fu_2608_p_din1,
        grp_fu_2608_p_dout0,
        grp_fu_2608_p_ce,
        grp_fu_2612_p_din0,
        grp_fu_2612_p_din1,
        grp_fu_2612_p_dout0,
        grp_fu_2612_p_ce,
        grp_fu_2616_p_din0,
        grp_fu_2616_p_din1,
        grp_fu_2616_p_dout0,
        grp_fu_2616_p_ce,
        grp_fu_2620_p_din0,
        grp_fu_2620_p_din1,
        grp_fu_2620_p_dout0,
        grp_fu_2620_p_ce,
        grp_fu_2624_p_din0,
        grp_fu_2624_p_din1,
        grp_fu_2624_p_dout0,
        grp_fu_2624_p_ce,
        grp_fu_2628_p_din0,
        grp_fu_2628_p_din1,
        grp_fu_2628_p_dout0,
        grp_fu_2628_p_ce,
        grp_fu_2632_p_din0,
        grp_fu_2632_p_din1,
        grp_fu_2632_p_dout0,
        grp_fu_2632_p_ce,
        grp_fu_2636_p_din0,
        grp_fu_2636_p_din1,
        grp_fu_2636_p_dout0,
        grp_fu_2636_p_ce,
        grp_fu_2640_p_din0,
        grp_fu_2640_p_din1,
        grp_fu_2640_p_dout0,
        grp_fu_2640_p_ce,
        grp_fu_2644_p_din0,
        grp_fu_2644_p_din1,
        grp_fu_2644_p_dout0,
        grp_fu_2644_p_ce,
        grp_fu_2648_p_din0,
        grp_fu_2648_p_din1,
        grp_fu_2648_p_dout0,
        grp_fu_2648_p_ce,
        grp_fu_2652_p_din0,
        grp_fu_2652_p_din1,
        grp_fu_2652_p_dout0,
        grp_fu_2652_p_ce,
        grp_fu_2656_p_din0,
        grp_fu_2656_p_din1,
        grp_fu_2656_p_dout0,
        grp_fu_2656_p_ce,
        grp_fu_2660_p_din0,
        grp_fu_2660_p_din1,
        grp_fu_2660_p_dout0,
        grp_fu_2660_p_ce,
        grp_fu_2664_p_din0,
        grp_fu_2664_p_din1,
        grp_fu_2664_p_dout0,
        grp_fu_2664_p_ce,
        grp_fu_2668_p_din0,
        grp_fu_2668_p_din1,
        grp_fu_2668_p_dout0,
        grp_fu_2668_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] exp_cache_address0;
output   exp_cache_ce0;
input  [31:0] exp_cache_q0;
output  [5:0] exp_cache_address1;
output   exp_cache_ce1;
input  [31:0] exp_cache_q1;
input  [31:0] inv_sum;
input  [11:0] mul_ln142;
output  [5:0] exp_cache_1_address0;
output   exp_cache_1_ce0;
input  [31:0] exp_cache_1_q0;
output  [5:0] exp_cache_1_address1;
output   exp_cache_1_ce1;
input  [31:0] exp_cache_1_q1;
output  [5:0] exp_cache_2_address0;
output   exp_cache_2_ce0;
input  [31:0] exp_cache_2_q0;
output  [5:0] exp_cache_2_address1;
output   exp_cache_2_ce1;
input  [31:0] exp_cache_2_q1;
output  [5:0] exp_cache_3_address0;
output   exp_cache_3_ce0;
input  [31:0] exp_cache_3_q0;
output  [5:0] exp_cache_3_address1;
output   exp_cache_3_ce1;
input  [31:0] exp_cache_3_q1;
output  [5:0] exp_cache_4_address0;
output   exp_cache_4_ce0;
input  [31:0] exp_cache_4_q0;
output  [5:0] exp_cache_4_address1;
output   exp_cache_4_ce1;
input  [31:0] exp_cache_4_q1;
output  [5:0] exp_cache_5_address0;
output   exp_cache_5_ce0;
input  [31:0] exp_cache_5_q0;
output  [5:0] exp_cache_5_address1;
output   exp_cache_5_ce1;
input  [31:0] exp_cache_5_q1;
output  [5:0] exp_cache_6_address0;
output   exp_cache_6_ce0;
input  [31:0] exp_cache_6_q0;
output  [5:0] exp_cache_6_address1;
output   exp_cache_6_ce1;
input  [31:0] exp_cache_6_q1;
output  [5:0] exp_cache_7_address0;
output   exp_cache_7_ce0;
input  [31:0] exp_cache_7_q0;
output  [5:0] exp_cache_7_address1;
output   exp_cache_7_ce1;
input  [31:0] exp_cache_7_q1;
output  [5:0] exp_cache_8_address0;
output   exp_cache_8_ce0;
input  [31:0] exp_cache_8_q0;
output  [5:0] exp_cache_8_address1;
output   exp_cache_8_ce1;
input  [31:0] exp_cache_8_q1;
output  [5:0] exp_cache_9_address0;
output   exp_cache_9_ce0;
input  [31:0] exp_cache_9_q0;
output  [5:0] exp_cache_9_address1;
output   exp_cache_9_ce1;
input  [31:0] exp_cache_9_q1;
output  [5:0] exp_cache_10_address0;
output   exp_cache_10_ce0;
input  [31:0] exp_cache_10_q0;
output  [5:0] exp_cache_10_address1;
output   exp_cache_10_ce1;
input  [31:0] exp_cache_10_q1;
output  [5:0] exp_cache_11_address0;
output   exp_cache_11_ce0;
input  [31:0] exp_cache_11_q0;
output  [5:0] exp_cache_11_address1;
output   exp_cache_11_ce1;
input  [31:0] exp_cache_11_q1;
output  [5:0] exp_cache_12_address0;
output   exp_cache_12_ce0;
input  [31:0] exp_cache_12_q0;
output  [5:0] exp_cache_12_address1;
output   exp_cache_12_ce1;
input  [31:0] exp_cache_12_q1;
output  [5:0] exp_cache_13_address0;
output   exp_cache_13_ce0;
input  [31:0] exp_cache_13_q0;
output  [5:0] exp_cache_13_address1;
output   exp_cache_13_ce1;
input  [31:0] exp_cache_13_q1;
output  [5:0] exp_cache_14_address0;
output   exp_cache_14_ce0;
input  [31:0] exp_cache_14_q0;
output  [5:0] exp_cache_14_address1;
output   exp_cache_14_ce1;
input  [31:0] exp_cache_14_q1;
output  [5:0] exp_cache_15_address0;
output   exp_cache_15_ce0;
input  [31:0] exp_cache_15_q0;
output  [5:0] exp_cache_15_address1;
output   exp_cache_15_ce1;
input  [31:0] exp_cache_15_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1;
output  [31:0] grp_float_to_bf16_fu_2560_p_din1;
input  [15:0] grp_float_to_bf16_fu_2560_p_dout0;
output   grp_float_to_bf16_fu_2560_p_start;
input   grp_float_to_bf16_fu_2560_p_ready;
input   grp_float_to_bf16_fu_2560_p_done;
input   grp_float_to_bf16_fu_2560_p_idle;
output  [31:0] grp_float_to_bf16_fu_2564_p_din1;
input  [15:0] grp_float_to_bf16_fu_2564_p_dout0;
output   grp_float_to_bf16_fu_2564_p_start;
input   grp_float_to_bf16_fu_2564_p_ready;
input   grp_float_to_bf16_fu_2564_p_done;
input   grp_float_to_bf16_fu_2564_p_idle;
output  [31:0] grp_float_to_bf16_fu_2568_p_din1;
input  [15:0] grp_float_to_bf16_fu_2568_p_dout0;
output   grp_float_to_bf16_fu_2568_p_start;
input   grp_float_to_bf16_fu_2568_p_ready;
input   grp_float_to_bf16_fu_2568_p_done;
input   grp_float_to_bf16_fu_2568_p_idle;
output  [31:0] grp_float_to_bf16_fu_2572_p_din1;
input  [15:0] grp_float_to_bf16_fu_2572_p_dout0;
output   grp_float_to_bf16_fu_2572_p_start;
input   grp_float_to_bf16_fu_2572_p_ready;
input   grp_float_to_bf16_fu_2572_p_done;
input   grp_float_to_bf16_fu_2572_p_idle;
output  [31:0] grp_float_to_bf16_fu_2576_p_din1;
input  [15:0] grp_float_to_bf16_fu_2576_p_dout0;
output   grp_float_to_bf16_fu_2576_p_start;
input   grp_float_to_bf16_fu_2576_p_ready;
input   grp_float_to_bf16_fu_2576_p_done;
input   grp_float_to_bf16_fu_2576_p_idle;
output  [31:0] grp_float_to_bf16_fu_2580_p_din1;
input  [15:0] grp_float_to_bf16_fu_2580_p_dout0;
output   grp_float_to_bf16_fu_2580_p_start;
input   grp_float_to_bf16_fu_2580_p_ready;
input   grp_float_to_bf16_fu_2580_p_done;
input   grp_float_to_bf16_fu_2580_p_idle;
output  [31:0] grp_float_to_bf16_fu_2328_p_din1;
input  [15:0] grp_float_to_bf16_fu_2328_p_dout0;
output   grp_float_to_bf16_fu_2328_p_start;
input   grp_float_to_bf16_fu_2328_p_ready;
input   grp_float_to_bf16_fu_2328_p_done;
input   grp_float_to_bf16_fu_2328_p_idle;
output  [31:0] grp_float_to_bf16_fu_2332_p_din1;
input  [15:0] grp_float_to_bf16_fu_2332_p_dout0;
output   grp_float_to_bf16_fu_2332_p_start;
input   grp_float_to_bf16_fu_2332_p_ready;
input   grp_float_to_bf16_fu_2332_p_done;
input   grp_float_to_bf16_fu_2332_p_idle;
output  [31:0] grp_float_to_bf16_fu_2336_p_din1;
input  [15:0] grp_float_to_bf16_fu_2336_p_dout0;
output   grp_float_to_bf16_fu_2336_p_start;
input   grp_float_to_bf16_fu_2336_p_ready;
input   grp_float_to_bf16_fu_2336_p_done;
input   grp_float_to_bf16_fu_2336_p_idle;
output  [31:0] grp_float_to_bf16_fu_2340_p_din1;
input  [15:0] grp_float_to_bf16_fu_2340_p_dout0;
output   grp_float_to_bf16_fu_2340_p_start;
input   grp_float_to_bf16_fu_2340_p_ready;
input   grp_float_to_bf16_fu_2340_p_done;
input   grp_float_to_bf16_fu_2340_p_idle;
output  [31:0] grp_float_to_bf16_fu_2344_p_din1;
input  [15:0] grp_float_to_bf16_fu_2344_p_dout0;
output   grp_float_to_bf16_fu_2344_p_start;
input   grp_float_to_bf16_fu_2344_p_ready;
input   grp_float_to_bf16_fu_2344_p_done;
input   grp_float_to_bf16_fu_2344_p_idle;
output  [31:0] grp_float_to_bf16_fu_2348_p_din1;
input  [15:0] grp_float_to_bf16_fu_2348_p_dout0;
output   grp_float_to_bf16_fu_2348_p_start;
input   grp_float_to_bf16_fu_2348_p_ready;
input   grp_float_to_bf16_fu_2348_p_done;
input   grp_float_to_bf16_fu_2348_p_idle;
output  [31:0] grp_float_to_bf16_fu_2352_p_din1;
input  [15:0] grp_float_to_bf16_fu_2352_p_dout0;
output   grp_float_to_bf16_fu_2352_p_start;
input   grp_float_to_bf16_fu_2352_p_ready;
input   grp_float_to_bf16_fu_2352_p_done;
input   grp_float_to_bf16_fu_2352_p_idle;
output  [31:0] grp_float_to_bf16_fu_2356_p_din1;
input  [15:0] grp_float_to_bf16_fu_2356_p_dout0;
output   grp_float_to_bf16_fu_2356_p_start;
input   grp_float_to_bf16_fu_2356_p_ready;
input   grp_float_to_bf16_fu_2356_p_done;
input   grp_float_to_bf16_fu_2356_p_idle;
output  [31:0] grp_float_to_bf16_fu_2360_p_din1;
input  [15:0] grp_float_to_bf16_fu_2360_p_dout0;
output   grp_float_to_bf16_fu_2360_p_start;
input   grp_float_to_bf16_fu_2360_p_ready;
input   grp_float_to_bf16_fu_2360_p_done;
input   grp_float_to_bf16_fu_2360_p_idle;
output  [31:0] grp_float_to_bf16_fu_2364_p_din1;
input  [15:0] grp_float_to_bf16_fu_2364_p_dout0;
output   grp_float_to_bf16_fu_2364_p_start;
input   grp_float_to_bf16_fu_2364_p_ready;
input   grp_float_to_bf16_fu_2364_p_done;
input   grp_float_to_bf16_fu_2364_p_idle;
output  [31:0] grp_float_to_bf16_fu_2368_p_din1;
input  [15:0] grp_float_to_bf16_fu_2368_p_dout0;
output   grp_float_to_bf16_fu_2368_p_start;
input   grp_float_to_bf16_fu_2368_p_ready;
input   grp_float_to_bf16_fu_2368_p_done;
input   grp_float_to_bf16_fu_2368_p_idle;
output  [31:0] grp_float_to_bf16_fu_2372_p_din1;
input  [15:0] grp_float_to_bf16_fu_2372_p_dout0;
output   grp_float_to_bf16_fu_2372_p_start;
input   grp_float_to_bf16_fu_2372_p_ready;
input   grp_float_to_bf16_fu_2372_p_done;
input   grp_float_to_bf16_fu_2372_p_idle;
output  [31:0] grp_float_to_bf16_fu_2376_p_din1;
input  [15:0] grp_float_to_bf16_fu_2376_p_dout0;
output   grp_float_to_bf16_fu_2376_p_start;
input   grp_float_to_bf16_fu_2376_p_ready;
input   grp_float_to_bf16_fu_2376_p_done;
input   grp_float_to_bf16_fu_2376_p_idle;
output  [31:0] grp_float_to_bf16_fu_2380_p_din1;
input  [15:0] grp_float_to_bf16_fu_2380_p_dout0;
output   grp_float_to_bf16_fu_2380_p_start;
input   grp_float_to_bf16_fu_2380_p_ready;
input   grp_float_to_bf16_fu_2380_p_done;
input   grp_float_to_bf16_fu_2380_p_idle;
output  [31:0] grp_float_to_bf16_fu_2384_p_din1;
input  [15:0] grp_float_to_bf16_fu_2384_p_dout0;
output   grp_float_to_bf16_fu_2384_p_start;
input   grp_float_to_bf16_fu_2384_p_ready;
input   grp_float_to_bf16_fu_2384_p_done;
input   grp_float_to_bf16_fu_2384_p_idle;
output  [31:0] grp_float_to_bf16_fu_2388_p_din1;
input  [15:0] grp_float_to_bf16_fu_2388_p_dout0;
output   grp_float_to_bf16_fu_2388_p_start;
input   grp_float_to_bf16_fu_2388_p_ready;
input   grp_float_to_bf16_fu_2388_p_done;
input   grp_float_to_bf16_fu_2388_p_idle;
output  [31:0] grp_float_to_bf16_fu_2392_p_din1;
input  [15:0] grp_float_to_bf16_fu_2392_p_dout0;
output   grp_float_to_bf16_fu_2392_p_start;
input   grp_float_to_bf16_fu_2392_p_ready;
input   grp_float_to_bf16_fu_2392_p_done;
input   grp_float_to_bf16_fu_2392_p_idle;
output  [31:0] grp_float_to_bf16_fu_2396_p_din1;
input  [15:0] grp_float_to_bf16_fu_2396_p_dout0;
output   grp_float_to_bf16_fu_2396_p_start;
input   grp_float_to_bf16_fu_2396_p_ready;
input   grp_float_to_bf16_fu_2396_p_done;
input   grp_float_to_bf16_fu_2396_p_idle;
output  [31:0] grp_float_to_bf16_fu_2400_p_din1;
input  [15:0] grp_float_to_bf16_fu_2400_p_dout0;
output   grp_float_to_bf16_fu_2400_p_start;
input   grp_float_to_bf16_fu_2400_p_ready;
input   grp_float_to_bf16_fu_2400_p_done;
input   grp_float_to_bf16_fu_2400_p_idle;
output  [31:0] grp_float_to_bf16_fu_2404_p_din1;
input  [15:0] grp_float_to_bf16_fu_2404_p_dout0;
output   grp_float_to_bf16_fu_2404_p_start;
input   grp_float_to_bf16_fu_2404_p_ready;
input   grp_float_to_bf16_fu_2404_p_done;
input   grp_float_to_bf16_fu_2404_p_idle;
output  [31:0] grp_float_to_bf16_fu_2408_p_din1;
input  [15:0] grp_float_to_bf16_fu_2408_p_dout0;
output   grp_float_to_bf16_fu_2408_p_start;
input   grp_float_to_bf16_fu_2408_p_ready;
input   grp_float_to_bf16_fu_2408_p_done;
input   grp_float_to_bf16_fu_2408_p_idle;
output  [31:0] grp_float_to_bf16_fu_2412_p_din1;
input  [15:0] grp_float_to_bf16_fu_2412_p_dout0;
output   grp_float_to_bf16_fu_2412_p_start;
input   grp_float_to_bf16_fu_2412_p_ready;
input   grp_float_to_bf16_fu_2412_p_done;
input   grp_float_to_bf16_fu_2412_p_idle;
output  [31:0] grp_float_to_bf16_fu_2416_p_din1;
input  [15:0] grp_float_to_bf16_fu_2416_p_dout0;
output   grp_float_to_bf16_fu_2416_p_start;
input   grp_float_to_bf16_fu_2416_p_ready;
input   grp_float_to_bf16_fu_2416_p_done;
input   grp_float_to_bf16_fu_2416_p_idle;
output  [31:0] grp_float_to_bf16_fu_2420_p_din1;
input  [15:0] grp_float_to_bf16_fu_2420_p_dout0;
output   grp_float_to_bf16_fu_2420_p_start;
input   grp_float_to_bf16_fu_2420_p_ready;
input   grp_float_to_bf16_fu_2420_p_done;
input   grp_float_to_bf16_fu_2420_p_idle;
output  [31:0] grp_float_to_bf16_fu_2424_p_din1;
input  [15:0] grp_float_to_bf16_fu_2424_p_dout0;
output   grp_float_to_bf16_fu_2424_p_start;
input   grp_float_to_bf16_fu_2424_p_ready;
input   grp_float_to_bf16_fu_2424_p_done;
input   grp_float_to_bf16_fu_2424_p_idle;
output  [31:0] grp_float_to_bf16_fu_2428_p_din1;
input  [15:0] grp_float_to_bf16_fu_2428_p_dout0;
output   grp_float_to_bf16_fu_2428_p_start;
input   grp_float_to_bf16_fu_2428_p_ready;
input   grp_float_to_bf16_fu_2428_p_done;
input   grp_float_to_bf16_fu_2428_p_idle;
output  [31:0] grp_fu_1330_p_din0;
output  [31:0] grp_fu_1330_p_din1;
input  [31:0] grp_fu_1330_p_dout0;
output   grp_fu_1330_p_ce;
output  [31:0] grp_fu_1335_p_din0;
output  [31:0] grp_fu_1335_p_din1;
input  [31:0] grp_fu_1335_p_dout0;
output   grp_fu_1335_p_ce;
output  [31:0] grp_fu_2672_p_din0;
output  [31:0] grp_fu_2672_p_din1;
input  [31:0] grp_fu_2672_p_dout0;
output   grp_fu_2672_p_ce;
output  [31:0] grp_fu_2676_p_din0;
output  [31:0] grp_fu_2676_p_din1;
input  [31:0] grp_fu_2676_p_dout0;
output   grp_fu_2676_p_ce;
output  [31:0] grp_fu_2680_p_din0;
output  [31:0] grp_fu_2680_p_din1;
input  [31:0] grp_fu_2680_p_dout0;
output   grp_fu_2680_p_ce;
output  [31:0] grp_fu_2684_p_din0;
output  [31:0] grp_fu_2684_p_din1;
input  [31:0] grp_fu_2684_p_dout0;
output   grp_fu_2684_p_ce;
output  [31:0] grp_fu_2688_p_din0;
output  [31:0] grp_fu_2688_p_din1;
input  [31:0] grp_fu_2688_p_dout0;
output   grp_fu_2688_p_ce;
output  [31:0] grp_fu_2692_p_din0;
output  [31:0] grp_fu_2692_p_din1;
input  [31:0] grp_fu_2692_p_dout0;
output   grp_fu_2692_p_ce;
output  [31:0] grp_fu_2696_p_din0;
output  [31:0] grp_fu_2696_p_din1;
input  [31:0] grp_fu_2696_p_dout0;
output   grp_fu_2696_p_ce;
output  [31:0] grp_fu_2700_p_din0;
output  [31:0] grp_fu_2700_p_din1;
input  [31:0] grp_fu_2700_p_dout0;
output   grp_fu_2700_p_ce;
output  [31:0] grp_fu_2704_p_din0;
output  [31:0] grp_fu_2704_p_din1;
input  [31:0] grp_fu_2704_p_dout0;
output   grp_fu_2704_p_ce;
output  [31:0] grp_fu_2708_p_din0;
output  [31:0] grp_fu_2708_p_din1;
input  [31:0] grp_fu_2708_p_dout0;
output   grp_fu_2708_p_ce;
output  [31:0] grp_fu_2712_p_din0;
output  [31:0] grp_fu_2712_p_din1;
input  [31:0] grp_fu_2712_p_dout0;
output   grp_fu_2712_p_ce;
output  [31:0] grp_fu_2716_p_din0;
output  [31:0] grp_fu_2716_p_din1;
input  [31:0] grp_fu_2716_p_dout0;
output   grp_fu_2716_p_ce;
output  [31:0] grp_fu_2720_p_din0;
output  [31:0] grp_fu_2720_p_din1;
input  [31:0] grp_fu_2720_p_dout0;
output   grp_fu_2720_p_ce;
output  [31:0] grp_fu_2724_p_din0;
output  [31:0] grp_fu_2724_p_din1;
input  [31:0] grp_fu_2724_p_dout0;
output   grp_fu_2724_p_ce;
output  [31:0] grp_fu_2608_p_din0;
output  [31:0] grp_fu_2608_p_din1;
input  [31:0] grp_fu_2608_p_dout0;
output   grp_fu_2608_p_ce;
output  [31:0] grp_fu_2612_p_din0;
output  [31:0] grp_fu_2612_p_din1;
input  [31:0] grp_fu_2612_p_dout0;
output   grp_fu_2612_p_ce;
output  [31:0] grp_fu_2616_p_din0;
output  [31:0] grp_fu_2616_p_din1;
input  [31:0] grp_fu_2616_p_dout0;
output   grp_fu_2616_p_ce;
output  [31:0] grp_fu_2620_p_din0;
output  [31:0] grp_fu_2620_p_din1;
input  [31:0] grp_fu_2620_p_dout0;
output   grp_fu_2620_p_ce;
output  [31:0] grp_fu_2624_p_din0;
output  [31:0] grp_fu_2624_p_din1;
input  [31:0] grp_fu_2624_p_dout0;
output   grp_fu_2624_p_ce;
output  [31:0] grp_fu_2628_p_din0;
output  [31:0] grp_fu_2628_p_din1;
input  [31:0] grp_fu_2628_p_dout0;
output   grp_fu_2628_p_ce;
output  [31:0] grp_fu_2632_p_din0;
output  [31:0] grp_fu_2632_p_din1;
input  [31:0] grp_fu_2632_p_dout0;
output   grp_fu_2632_p_ce;
output  [31:0] grp_fu_2636_p_din0;
output  [31:0] grp_fu_2636_p_din1;
input  [31:0] grp_fu_2636_p_dout0;
output   grp_fu_2636_p_ce;
output  [31:0] grp_fu_2640_p_din0;
output  [31:0] grp_fu_2640_p_din1;
input  [31:0] grp_fu_2640_p_dout0;
output   grp_fu_2640_p_ce;
output  [31:0] grp_fu_2644_p_din0;
output  [31:0] grp_fu_2644_p_din1;
input  [31:0] grp_fu_2644_p_dout0;
output   grp_fu_2644_p_ce;
output  [31:0] grp_fu_2648_p_din0;
output  [31:0] grp_fu_2648_p_din1;
input  [31:0] grp_fu_2648_p_dout0;
output   grp_fu_2648_p_ce;
output  [31:0] grp_fu_2652_p_din0;
output  [31:0] grp_fu_2652_p_din1;
input  [31:0] grp_fu_2652_p_dout0;
output   grp_fu_2652_p_ce;
output  [31:0] grp_fu_2656_p_din0;
output  [31:0] grp_fu_2656_p_din1;
input  [31:0] grp_fu_2656_p_dout0;
output   grp_fu_2656_p_ce;
output  [31:0] grp_fu_2660_p_din0;
output  [31:0] grp_fu_2660_p_din1;
input  [31:0] grp_fu_2660_p_dout0;
output   grp_fu_2660_p_ce;
output  [31:0] grp_fu_2664_p_din0;
output  [31:0] grp_fu_2664_p_din1;
input  [31:0] grp_fu_2664_p_dout0;
output   grp_fu_2664_p_ce;
output  [31:0] grp_fu_2668_p_din0;
output  [31:0] grp_fu_2668_p_din1;
input  [31:0] grp_fu_2668_p_dout0;
output   grp_fu_2668_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln272_fu_1256_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln272_reg_1446;
reg   [0:0] icmp_ln272_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln272_reg_1446_pp0_iter3_reg;
wire   [5:0] lshr_ln6_fu_1262_p4;
reg   [5:0] lshr_ln6_reg_1450;
reg   [5:0] lshr_ln6_reg_1450_pp0_iter1_reg;
reg   [5:0] lshr_ln6_reg_1450_pp0_iter2_reg;
reg   [5:0] lshr_ln6_reg_1450_pp0_iter3_reg;
reg   [5:0] lshr_ln6_reg_1450_pp0_iter4_reg;
reg   [5:0] lshr_ln6_reg_1450_pp0_iter5_reg;
wire   [5:0] or_ln6_fu_1302_p3;
reg   [5:0] or_ln6_reg_1535;
reg   [5:0] or_ln6_reg_1535_pp0_iter1_reg;
reg   [5:0] or_ln6_reg_1535_pp0_iter2_reg;
reg   [5:0] or_ln6_reg_1535_pp0_iter3_reg;
reg   [5:0] or_ln6_reg_1535_pp0_iter4_reg;
reg   [5:0] or_ln6_reg_1535_pp0_iter5_reg;
reg   [31:0] e_reg_1620;
reg   [31:0] e_47_reg_1625;
reg   [31:0] e_48_reg_1630;
reg   [31:0] e_49_reg_1635;
reg   [31:0] e_50_reg_1640;
reg   [31:0] e_51_reg_1645;
reg   [31:0] e_52_reg_1650;
reg   [31:0] e_53_reg_1655;
reg   [31:0] e_54_reg_1660;
reg   [31:0] e_55_reg_1665;
reg   [31:0] e_56_reg_1670;
reg   [31:0] e_57_reg_1675;
reg   [31:0] e_58_reg_1680;
reg   [31:0] e_59_reg_1685;
reg   [31:0] e_60_reg_1690;
reg   [31:0] e_61_reg_1695;
reg   [31:0] e_62_reg_1700;
reg   [31:0] e_63_reg_1705;
reg   [31:0] e_64_reg_1710;
reg   [31:0] e_65_reg_1715;
reg   [31:0] e_66_reg_1720;
reg   [31:0] e_67_reg_1725;
reg   [31:0] e_68_reg_1730;
reg   [31:0] e_69_reg_1735;
reg   [31:0] e_70_reg_1740;
reg   [31:0] e_71_reg_1745;
reg   [31:0] e_72_reg_1750;
reg   [31:0] e_73_reg_1755;
reg   [31:0] e_74_reg_1760;
reg   [31:0] e_75_reg_1765;
reg   [31:0] e_76_reg_1770;
reg   [31:0] e_46_reg_1775;
reg   [31:0] out_f_reg_1780;
reg   [31:0] out_f_84_reg_1785;
reg   [31:0] out_f_1_reg_1790;
reg   [31:0] out_f_2_reg_1795;
reg   [31:0] out_f_3_reg_1800;
reg   [31:0] out_f_4_reg_1805;
reg   [31:0] out_f_5_reg_1810;
reg   [31:0] out_f_6_reg_1815;
reg   [31:0] out_f_7_reg_1820;
reg   [31:0] out_f_8_reg_1825;
reg   [31:0] out_f_9_reg_1830;
reg   [31:0] out_f_10_reg_1835;
reg   [31:0] out_f_11_reg_1840;
reg   [31:0] out_f_12_reg_1845;
reg   [31:0] out_f_13_reg_1850;
reg   [31:0] out_f_14_reg_1855;
reg   [31:0] out_f_15_reg_1860;
reg   [31:0] out_f_16_reg_1865;
reg   [31:0] out_f_17_reg_1870;
reg   [31:0] out_f_18_reg_1875;
reg   [31:0] out_f_19_reg_1880;
reg   [31:0] out_f_20_reg_1885;
reg   [31:0] out_f_21_reg_1890;
reg   [31:0] out_f_22_reg_1895;
reg   [31:0] out_f_23_reg_1900;
reg   [31:0] out_f_24_reg_1905;
reg   [31:0] out_f_25_reg_1910;
reg   [31:0] out_f_26_reg_1915;
reg   [31:0] out_f_27_reg_1920;
reg   [31:0] out_f_28_reg_1925;
reg   [31:0] out_f_29_reg_1930;
reg   [31:0] out_f_30_reg_1935;
wire    grp_float_to_bf16_fu_928_ap_ready;
wire    grp_float_to_bf16_fu_934_ap_ready;
wire    grp_float_to_bf16_fu_940_ap_ready;
wire    grp_float_to_bf16_fu_946_ap_ready;
wire    grp_float_to_bf16_fu_952_ap_ready;
wire    grp_float_to_bf16_fu_958_ap_ready;
wire    grp_float_to_bf16_fu_964_ap_ready;
wire    grp_float_to_bf16_fu_970_ap_ready;
wire    grp_float_to_bf16_fu_976_ap_ready;
wire    grp_float_to_bf16_fu_982_ap_ready;
wire    grp_float_to_bf16_fu_988_ap_ready;
wire    grp_float_to_bf16_fu_994_ap_ready;
wire    grp_float_to_bf16_fu_1000_ap_ready;
wire    grp_float_to_bf16_fu_1006_ap_ready;
wire    grp_float_to_bf16_fu_1012_ap_ready;
wire    grp_float_to_bf16_fu_1018_ap_ready;
wire    grp_float_to_bf16_fu_1024_ap_ready;
wire    grp_float_to_bf16_fu_1030_ap_ready;
wire    grp_float_to_bf16_fu_1036_ap_ready;
wire    grp_float_to_bf16_fu_1042_ap_ready;
wire    grp_float_to_bf16_fu_1048_ap_ready;
wire    grp_float_to_bf16_fu_1054_ap_ready;
wire    grp_float_to_bf16_fu_1060_ap_ready;
wire    grp_float_to_bf16_fu_1066_ap_ready;
wire    grp_float_to_bf16_fu_1072_ap_ready;
wire    grp_float_to_bf16_fu_1078_ap_ready;
wire    grp_float_to_bf16_fu_1084_ap_ready;
wire    grp_float_to_bf16_fu_1090_ap_ready;
wire    grp_float_to_bf16_fu_1096_ap_ready;
wire    grp_float_to_bf16_fu_1102_ap_ready;
wire    grp_float_to_bf16_fu_1108_ap_ready;
wire    grp_float_to_bf16_fu_1114_ap_ready;
reg    grp_float_to_bf16_fu_928_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp217;
reg    grp_float_to_bf16_fu_934_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp218;
reg    grp_float_to_bf16_fu_940_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp219;
reg    grp_float_to_bf16_fu_946_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp220;
reg    grp_float_to_bf16_fu_952_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp221;
reg    grp_float_to_bf16_fu_958_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp222;
reg    grp_float_to_bf16_fu_964_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp223;
reg    grp_float_to_bf16_fu_970_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp224;
reg    grp_float_to_bf16_fu_976_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp225;
reg    grp_float_to_bf16_fu_982_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp226;
reg    grp_float_to_bf16_fu_988_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp227;
reg    grp_float_to_bf16_fu_994_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp228;
reg    grp_float_to_bf16_fu_1000_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp229;
reg    grp_float_to_bf16_fu_1006_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp230;
reg    grp_float_to_bf16_fu_1012_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp231;
reg    grp_float_to_bf16_fu_1018_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp232;
reg    grp_float_to_bf16_fu_1024_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp233;
reg    grp_float_to_bf16_fu_1030_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp234;
reg    grp_float_to_bf16_fu_1036_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp235;
reg    grp_float_to_bf16_fu_1042_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp236;
reg    grp_float_to_bf16_fu_1048_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp237;
reg    grp_float_to_bf16_fu_1054_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp238;
reg    grp_float_to_bf16_fu_1060_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp239;
reg    grp_float_to_bf16_fu_1066_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp240;
reg    grp_float_to_bf16_fu_1072_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp241;
reg    grp_float_to_bf16_fu_1078_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp242;
reg    grp_float_to_bf16_fu_1084_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp243;
reg    grp_float_to_bf16_fu_1090_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp244;
reg    grp_float_to_bf16_fu_1096_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp245;
reg    grp_float_to_bf16_fu_1102_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp246;
reg    grp_float_to_bf16_fu_1108_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp247;
reg    grp_float_to_bf16_fu_1114_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp248;
wire   [63:0] zext_ln272_fu_1272_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln278_fu_1310_p1;
wire   [63:0] zext_ln283_fu_1349_p1;
wire   [63:0] zext_ln283_1_fu_1377_p1;
reg   [9:0] idx_fu_112;
wire   [9:0] add_ln272_fu_1330_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg    exp_cache_ce1_local;
reg    exp_cache_ce0_local;
reg    exp_cache_1_ce1_local;
reg    exp_cache_1_ce0_local;
reg    exp_cache_2_ce1_local;
reg    exp_cache_2_ce0_local;
reg    exp_cache_3_ce1_local;
reg    exp_cache_3_ce0_local;
reg    exp_cache_4_ce1_local;
reg    exp_cache_4_ce0_local;
reg    exp_cache_5_ce1_local;
reg    exp_cache_5_ce0_local;
reg    exp_cache_6_ce1_local;
reg    exp_cache_6_ce0_local;
reg    exp_cache_7_ce1_local;
reg    exp_cache_7_ce0_local;
reg    exp_cache_8_ce1_local;
reg    exp_cache_8_ce0_local;
reg    exp_cache_9_ce1_local;
reg    exp_cache_9_ce0_local;
reg    exp_cache_10_ce1_local;
reg    exp_cache_10_ce0_local;
reg    exp_cache_11_ce1_local;
reg    exp_cache_11_ce0_local;
reg    exp_cache_12_ce1_local;
reg    exp_cache_12_ce0_local;
reg    exp_cache_13_ce1_local;
reg    exp_cache_13_ce0_local;
reg    exp_cache_14_ce1_local;
reg    exp_cache_14_ce0_local;
reg    exp_cache_15_ce1_local;
reg    exp_cache_15_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;
wire   [4:0] tmp_121_fu_1292_p4;
wire   [11:0] zext_ln272_1_fu_1341_p1;
wire   [11:0] add_ln282_fu_1344_p2;
wire   [11:0] zext_ln278_1_fu_1369_p1;
wire   [11:0] add_ln282_1_fu_1372_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 grp_float_to_bf16_fu_928_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_934_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_940_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_946_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_952_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_958_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_964_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_970_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_976_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_982_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_988_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_994_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1000_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1006_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1012_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1018_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1024_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1030_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1036_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1042_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1048_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1054_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1060_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1066_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1072_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1078_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1084_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1090_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1096_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1102_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1108_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1114_ap_start_reg = 1'b0;
#0 idx_fu_112 = 10'd0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1000_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1000_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1000_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1000_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1006_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1006_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1006_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1006_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1012_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1012_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1012_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1012_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1018_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1018_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1018_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1018_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1024_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1024_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1024_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1024_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1030_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1030_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1030_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1030_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1036_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1036_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1036_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1036_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1042_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1042_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1042_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1042_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1048_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1048_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1048_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1048_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1054_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1054_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1054_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1054_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1060_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1060_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1060_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1060_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1066_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1066_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1066_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1066_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1072_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1072_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1072_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1072_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1078_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1078_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1078_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1078_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1084_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1084_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1084_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1084_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1090_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1090_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1090_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1090_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1096_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1096_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1096_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1096_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1102_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1102_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1102_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1108_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1108_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1108_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1114_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1114_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1114_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_928_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_928_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_928_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_928_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_934_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_934_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_934_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_934_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_940_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_940_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_940_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_940_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_946_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_946_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_946_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_946_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_952_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_952_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_952_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_952_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_958_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_958_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_958_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_958_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_964_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_964_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_964_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_964_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_970_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_970_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_970_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_970_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_976_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_976_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_976_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_976_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_982_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_982_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_982_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_982_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_988_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_988_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_988_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_988_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_994_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln272_reg_1446_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_994_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_994_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_994_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln272_fu_1256_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_112 <= add_ln272_fu_1330_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_112 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln272_reg_1446 <= icmp_ln272_fu_1256_p2;
        icmp_ln272_reg_1446_pp0_iter1_reg <= icmp_ln272_reg_1446;
        lshr_ln6_reg_1450 <= {{ap_sig_allocacmp_i[9:4]}};
        lshr_ln6_reg_1450_pp0_iter1_reg <= lshr_ln6_reg_1450;
        or_ln6_reg_1535[5 : 1] <= or_ln6_fu_1302_p3[5 : 1];
        or_ln6_reg_1535_pp0_iter1_reg[5 : 1] <= or_ln6_reg_1535[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln272_reg_1446_pp0_iter2_reg <= icmp_ln272_reg_1446_pp0_iter1_reg;
        icmp_ln272_reg_1446_pp0_iter3_reg <= icmp_ln272_reg_1446_pp0_iter2_reg;
        lshr_ln6_reg_1450_pp0_iter2_reg <= lshr_ln6_reg_1450_pp0_iter1_reg;
        lshr_ln6_reg_1450_pp0_iter3_reg <= lshr_ln6_reg_1450_pp0_iter2_reg;
        lshr_ln6_reg_1450_pp0_iter4_reg <= lshr_ln6_reg_1450_pp0_iter3_reg;
        lshr_ln6_reg_1450_pp0_iter5_reg <= lshr_ln6_reg_1450_pp0_iter4_reg;
        or_ln6_reg_1535_pp0_iter2_reg[5 : 1] <= or_ln6_reg_1535_pp0_iter1_reg[5 : 1];
        or_ln6_reg_1535_pp0_iter3_reg[5 : 1] <= or_ln6_reg_1535_pp0_iter2_reg[5 : 1];
        or_ln6_reg_1535_pp0_iter4_reg[5 : 1] <= or_ln6_reg_1535_pp0_iter3_reg[5 : 1];
        or_ln6_reg_1535_pp0_iter5_reg[5 : 1] <= or_ln6_reg_1535_pp0_iter4_reg[5 : 1];
        out_f_10_reg_1835 <= grp_fu_2708_p_dout0;
        out_f_11_reg_1840 <= grp_fu_2712_p_dout0;
        out_f_12_reg_1845 <= grp_fu_2716_p_dout0;
        out_f_13_reg_1850 <= grp_fu_2720_p_dout0;
        out_f_14_reg_1855 <= grp_fu_2724_p_dout0;
        out_f_15_reg_1860 <= grp_fu_2608_p_dout0;
        out_f_16_reg_1865 <= grp_fu_2612_p_dout0;
        out_f_17_reg_1870 <= grp_fu_2616_p_dout0;
        out_f_18_reg_1875 <= grp_fu_2620_p_dout0;
        out_f_19_reg_1880 <= grp_fu_2624_p_dout0;
        out_f_1_reg_1790 <= grp_fu_2672_p_dout0;
        out_f_20_reg_1885 <= grp_fu_2628_p_dout0;
        out_f_21_reg_1890 <= grp_fu_2632_p_dout0;
        out_f_22_reg_1895 <= grp_fu_2636_p_dout0;
        out_f_23_reg_1900 <= grp_fu_2640_p_dout0;
        out_f_24_reg_1905 <= grp_fu_2644_p_dout0;
        out_f_25_reg_1910 <= grp_fu_2648_p_dout0;
        out_f_26_reg_1915 <= grp_fu_2652_p_dout0;
        out_f_27_reg_1920 <= grp_fu_2656_p_dout0;
        out_f_28_reg_1925 <= grp_fu_2660_p_dout0;
        out_f_29_reg_1930 <= grp_fu_2664_p_dout0;
        out_f_2_reg_1795 <= grp_fu_2676_p_dout0;
        out_f_30_reg_1935 <= grp_fu_2668_p_dout0;
        out_f_3_reg_1800 <= grp_fu_2680_p_dout0;
        out_f_4_reg_1805 <= grp_fu_2684_p_dout0;
        out_f_5_reg_1810 <= grp_fu_2688_p_dout0;
        out_f_6_reg_1815 <= grp_fu_2692_p_dout0;
        out_f_7_reg_1820 <= grp_fu_2696_p_dout0;
        out_f_84_reg_1785 <= grp_fu_1335_p_dout0;
        out_f_8_reg_1825 <= grp_fu_2700_p_dout0;
        out_f_9_reg_1830 <= grp_fu_2704_p_dout0;
        out_f_reg_1780 <= grp_fu_1330_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        e_46_reg_1775 <= exp_cache_15_q0;
        e_47_reg_1625 <= exp_cache_1_q1;
        e_48_reg_1630 <= exp_cache_2_q1;
        e_49_reg_1635 <= exp_cache_3_q1;
        e_50_reg_1640 <= exp_cache_4_q1;
        e_51_reg_1645 <= exp_cache_5_q1;
        e_52_reg_1650 <= exp_cache_6_q1;
        e_53_reg_1655 <= exp_cache_7_q1;
        e_54_reg_1660 <= exp_cache_8_q1;
        e_55_reg_1665 <= exp_cache_9_q1;
        e_56_reg_1670 <= exp_cache_10_q1;
        e_57_reg_1675 <= exp_cache_11_q1;
        e_58_reg_1680 <= exp_cache_12_q1;
        e_59_reg_1685 <= exp_cache_13_q1;
        e_60_reg_1690 <= exp_cache_14_q1;
        e_61_reg_1695 <= exp_cache_15_q1;
        e_62_reg_1700 <= exp_cache_q0;
        e_63_reg_1705 <= exp_cache_1_q0;
        e_64_reg_1710 <= exp_cache_2_q0;
        e_65_reg_1715 <= exp_cache_3_q0;
        e_66_reg_1720 <= exp_cache_4_q0;
        e_67_reg_1725 <= exp_cache_5_q0;
        e_68_reg_1730 <= exp_cache_6_q0;
        e_69_reg_1735 <= exp_cache_7_q0;
        e_70_reg_1740 <= exp_cache_8_q0;
        e_71_reg_1745 <= exp_cache_9_q0;
        e_72_reg_1750 <= exp_cache_10_q0;
        e_73_reg_1755 <= exp_cache_11_q0;
        e_74_reg_1760 <= exp_cache_12_q0;
        e_75_reg_1765 <= exp_cache_13_q0;
        e_76_reg_1770 <= exp_cache_14_q0;
        e_reg_1620 <= exp_cache_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln272_fu_1256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_10_ce0_local = 1'b1;
    end else begin
        exp_cache_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_10_ce1_local = 1'b1;
    end else begin
        exp_cache_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_11_ce0_local = 1'b1;
    end else begin
        exp_cache_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_11_ce1_local = 1'b1;
    end else begin
        exp_cache_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_12_ce0_local = 1'b1;
    end else begin
        exp_cache_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_12_ce1_local = 1'b1;
    end else begin
        exp_cache_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_13_ce0_local = 1'b1;
    end else begin
        exp_cache_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_13_ce1_local = 1'b1;
    end else begin
        exp_cache_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_14_ce0_local = 1'b1;
    end else begin
        exp_cache_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_14_ce1_local = 1'b1;
    end else begin
        exp_cache_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_15_ce0_local = 1'b1;
    end else begin
        exp_cache_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_15_ce1_local = 1'b1;
    end else begin
        exp_cache_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_1_ce0_local = 1'b1;
    end else begin
        exp_cache_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_1_ce1_local = 1'b1;
    end else begin
        exp_cache_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_2_ce0_local = 1'b1;
    end else begin
        exp_cache_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_2_ce1_local = 1'b1;
    end else begin
        exp_cache_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_3_ce0_local = 1'b1;
    end else begin
        exp_cache_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_3_ce1_local = 1'b1;
    end else begin
        exp_cache_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_4_ce0_local = 1'b1;
    end else begin
        exp_cache_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_4_ce1_local = 1'b1;
    end else begin
        exp_cache_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_5_ce0_local = 1'b1;
    end else begin
        exp_cache_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_5_ce1_local = 1'b1;
    end else begin
        exp_cache_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_6_ce0_local = 1'b1;
    end else begin
        exp_cache_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_6_ce1_local = 1'b1;
    end else begin
        exp_cache_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_7_ce0_local = 1'b1;
    end else begin
        exp_cache_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_7_ce1_local = 1'b1;
    end else begin
        exp_cache_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_8_ce0_local = 1'b1;
    end else begin
        exp_cache_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_8_ce1_local = 1'b1;
    end else begin
        exp_cache_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_9_ce0_local = 1'b1;
    end else begin
        exp_cache_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_9_ce1_local = 1'b1;
    end else begin
        exp_cache_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_ce0_local = 1'b1;
    end else begin
        exp_cache_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_cache_ce1_local = 1'b1;
    end else begin
        exp_cache_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = grp_float_to_bf16_fu_2352_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = grp_float_to_bf16_fu_2416_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = grp_float_to_bf16_fu_2348_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = grp_float_to_bf16_fu_2412_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = grp_float_to_bf16_fu_2344_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = grp_float_to_bf16_fu_2408_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = grp_float_to_bf16_fu_2340_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = grp_float_to_bf16_fu_2404_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = grp_float_to_bf16_fu_2336_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = grp_float_to_bf16_fu_2400_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = grp_float_to_bf16_fu_2332_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = grp_float_to_bf16_fu_2396_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = grp_float_to_bf16_fu_2328_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = grp_float_to_bf16_fu_2392_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = grp_float_to_bf16_fu_2580_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = grp_float_to_bf16_fu_2388_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = grp_float_to_bf16_fu_2576_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = grp_float_to_bf16_fu_2384_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln283_1_fu_1377_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln283_fu_1349_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = grp_float_to_bf16_fu_2356_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = grp_float_to_bf16_fu_2420_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;

assign add_ln272_fu_1330_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln282_1_fu_1372_p2 = (zext_ln278_1_fu_1369_p1 + mul_ln142);

assign add_ln282_fu_1344_p2 = (zext_ln272_1_fu_1341_p1 + mul_ln142);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp217 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp218 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp219 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp220 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp221 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp222 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp223 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp224 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp225 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp226 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp227 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp228 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp229 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp230 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp231 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp232 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp233 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp234 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp235 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp236 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp237 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp238 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp239 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp240 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp241 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp242 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp243 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp244 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp245 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp246 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp247 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp248 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign exp_cache_10_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_10_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_10_ce0 = exp_cache_10_ce0_local;

assign exp_cache_10_ce1 = exp_cache_10_ce1_local;

assign exp_cache_11_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_11_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_11_ce0 = exp_cache_11_ce0_local;

assign exp_cache_11_ce1 = exp_cache_11_ce1_local;

assign exp_cache_12_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_12_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_12_ce0 = exp_cache_12_ce0_local;

assign exp_cache_12_ce1 = exp_cache_12_ce1_local;

assign exp_cache_13_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_13_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_13_ce0 = exp_cache_13_ce0_local;

assign exp_cache_13_ce1 = exp_cache_13_ce1_local;

assign exp_cache_14_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_14_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_14_ce0 = exp_cache_14_ce0_local;

assign exp_cache_14_ce1 = exp_cache_14_ce1_local;

assign exp_cache_15_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_15_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_15_ce0 = exp_cache_15_ce0_local;

assign exp_cache_15_ce1 = exp_cache_15_ce1_local;

assign exp_cache_1_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_1_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_1_ce0 = exp_cache_1_ce0_local;

assign exp_cache_1_ce1 = exp_cache_1_ce1_local;

assign exp_cache_2_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_2_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_2_ce0 = exp_cache_2_ce0_local;

assign exp_cache_2_ce1 = exp_cache_2_ce1_local;

assign exp_cache_3_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_3_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_3_ce0 = exp_cache_3_ce0_local;

assign exp_cache_3_ce1 = exp_cache_3_ce1_local;

assign exp_cache_4_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_4_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_4_ce0 = exp_cache_4_ce0_local;

assign exp_cache_4_ce1 = exp_cache_4_ce1_local;

assign exp_cache_5_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_5_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_5_ce0 = exp_cache_5_ce0_local;

assign exp_cache_5_ce1 = exp_cache_5_ce1_local;

assign exp_cache_6_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_6_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_6_ce0 = exp_cache_6_ce0_local;

assign exp_cache_6_ce1 = exp_cache_6_ce1_local;

assign exp_cache_7_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_7_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_7_ce0 = exp_cache_7_ce0_local;

assign exp_cache_7_ce1 = exp_cache_7_ce1_local;

assign exp_cache_8_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_8_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_8_ce0 = exp_cache_8_ce0_local;

assign exp_cache_8_ce1 = exp_cache_8_ce1_local;

assign exp_cache_9_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_9_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_9_ce0 = exp_cache_9_ce0_local;

assign exp_cache_9_ce1 = exp_cache_9_ce1_local;

assign exp_cache_address0 = zext_ln278_fu_1310_p1;

assign exp_cache_address1 = zext_ln272_fu_1272_p1;

assign exp_cache_ce0 = exp_cache_ce0_local;

assign exp_cache_ce1 = exp_cache_ce1_local;

assign grp_float_to_bf16_fu_1000_ap_ready = grp_float_to_bf16_fu_2560_p_ready;

assign grp_float_to_bf16_fu_1006_ap_ready = grp_float_to_bf16_fu_2564_p_ready;

assign grp_float_to_bf16_fu_1012_ap_ready = grp_float_to_bf16_fu_2568_p_ready;

assign grp_float_to_bf16_fu_1018_ap_ready = grp_float_to_bf16_fu_2572_p_ready;

assign grp_float_to_bf16_fu_1024_ap_ready = grp_float_to_bf16_fu_2576_p_ready;

assign grp_float_to_bf16_fu_1030_ap_ready = grp_float_to_bf16_fu_2580_p_ready;

assign grp_float_to_bf16_fu_1036_ap_ready = grp_float_to_bf16_fu_2328_p_ready;

assign grp_float_to_bf16_fu_1042_ap_ready = grp_float_to_bf16_fu_2332_p_ready;

assign grp_float_to_bf16_fu_1048_ap_ready = grp_float_to_bf16_fu_2336_p_ready;

assign grp_float_to_bf16_fu_1054_ap_ready = grp_float_to_bf16_fu_2340_p_ready;

assign grp_float_to_bf16_fu_1060_ap_ready = grp_float_to_bf16_fu_2344_p_ready;

assign grp_float_to_bf16_fu_1066_ap_ready = grp_float_to_bf16_fu_2348_p_ready;

assign grp_float_to_bf16_fu_1072_ap_ready = grp_float_to_bf16_fu_2352_p_ready;

assign grp_float_to_bf16_fu_1078_ap_ready = grp_float_to_bf16_fu_2356_p_ready;

assign grp_float_to_bf16_fu_1084_ap_ready = grp_float_to_bf16_fu_2360_p_ready;

assign grp_float_to_bf16_fu_1090_ap_ready = grp_float_to_bf16_fu_2364_p_ready;

assign grp_float_to_bf16_fu_1096_ap_ready = grp_float_to_bf16_fu_2368_p_ready;

assign grp_float_to_bf16_fu_1102_ap_ready = grp_float_to_bf16_fu_2372_p_ready;

assign grp_float_to_bf16_fu_1108_ap_ready = grp_float_to_bf16_fu_2376_p_ready;

assign grp_float_to_bf16_fu_1114_ap_ready = grp_float_to_bf16_fu_2380_p_ready;

assign grp_float_to_bf16_fu_2328_p_din1 = out_f_17_reg_1870;

assign grp_float_to_bf16_fu_2328_p_start = grp_float_to_bf16_fu_1036_ap_start_reg;

assign grp_float_to_bf16_fu_2332_p_din1 = out_f_18_reg_1875;

assign grp_float_to_bf16_fu_2332_p_start = grp_float_to_bf16_fu_1042_ap_start_reg;

assign grp_float_to_bf16_fu_2336_p_din1 = out_f_19_reg_1880;

assign grp_float_to_bf16_fu_2336_p_start = grp_float_to_bf16_fu_1048_ap_start_reg;

assign grp_float_to_bf16_fu_2340_p_din1 = out_f_20_reg_1885;

assign grp_float_to_bf16_fu_2340_p_start = grp_float_to_bf16_fu_1054_ap_start_reg;

assign grp_float_to_bf16_fu_2344_p_din1 = out_f_21_reg_1890;

assign grp_float_to_bf16_fu_2344_p_start = grp_float_to_bf16_fu_1060_ap_start_reg;

assign grp_float_to_bf16_fu_2348_p_din1 = out_f_22_reg_1895;

assign grp_float_to_bf16_fu_2348_p_start = grp_float_to_bf16_fu_1066_ap_start_reg;

assign grp_float_to_bf16_fu_2352_p_din1 = out_f_23_reg_1900;

assign grp_float_to_bf16_fu_2352_p_start = grp_float_to_bf16_fu_1072_ap_start_reg;

assign grp_float_to_bf16_fu_2356_p_din1 = out_f_24_reg_1905;

assign grp_float_to_bf16_fu_2356_p_start = grp_float_to_bf16_fu_1078_ap_start_reg;

assign grp_float_to_bf16_fu_2360_p_din1 = out_f_25_reg_1910;

assign grp_float_to_bf16_fu_2360_p_start = grp_float_to_bf16_fu_1084_ap_start_reg;

assign grp_float_to_bf16_fu_2364_p_din1 = out_f_26_reg_1915;

assign grp_float_to_bf16_fu_2364_p_start = grp_float_to_bf16_fu_1090_ap_start_reg;

assign grp_float_to_bf16_fu_2368_p_din1 = out_f_27_reg_1920;

assign grp_float_to_bf16_fu_2368_p_start = grp_float_to_bf16_fu_1096_ap_start_reg;

assign grp_float_to_bf16_fu_2372_p_din1 = out_f_28_reg_1925;

assign grp_float_to_bf16_fu_2372_p_start = grp_float_to_bf16_fu_1102_ap_start_reg;

assign grp_float_to_bf16_fu_2376_p_din1 = out_f_29_reg_1930;

assign grp_float_to_bf16_fu_2376_p_start = grp_float_to_bf16_fu_1108_ap_start_reg;

assign grp_float_to_bf16_fu_2380_p_din1 = out_f_30_reg_1935;

assign grp_float_to_bf16_fu_2380_p_start = grp_float_to_bf16_fu_1114_ap_start_reg;

assign grp_float_to_bf16_fu_2384_p_din1 = out_f_reg_1780;

assign grp_float_to_bf16_fu_2384_p_start = grp_float_to_bf16_fu_928_ap_start_reg;

assign grp_float_to_bf16_fu_2388_p_din1 = out_f_84_reg_1785;

assign grp_float_to_bf16_fu_2388_p_start = grp_float_to_bf16_fu_934_ap_start_reg;

assign grp_float_to_bf16_fu_2392_p_din1 = out_f_1_reg_1790;

assign grp_float_to_bf16_fu_2392_p_start = grp_float_to_bf16_fu_940_ap_start_reg;

assign grp_float_to_bf16_fu_2396_p_din1 = out_f_2_reg_1795;

assign grp_float_to_bf16_fu_2396_p_start = grp_float_to_bf16_fu_946_ap_start_reg;

assign grp_float_to_bf16_fu_2400_p_din1 = out_f_3_reg_1800;

assign grp_float_to_bf16_fu_2400_p_start = grp_float_to_bf16_fu_952_ap_start_reg;

assign grp_float_to_bf16_fu_2404_p_din1 = out_f_4_reg_1805;

assign grp_float_to_bf16_fu_2404_p_start = grp_float_to_bf16_fu_958_ap_start_reg;

assign grp_float_to_bf16_fu_2408_p_din1 = out_f_5_reg_1810;

assign grp_float_to_bf16_fu_2408_p_start = grp_float_to_bf16_fu_964_ap_start_reg;

assign grp_float_to_bf16_fu_2412_p_din1 = out_f_6_reg_1815;

assign grp_float_to_bf16_fu_2412_p_start = grp_float_to_bf16_fu_970_ap_start_reg;

assign grp_float_to_bf16_fu_2416_p_din1 = out_f_7_reg_1820;

assign grp_float_to_bf16_fu_2416_p_start = grp_float_to_bf16_fu_976_ap_start_reg;

assign grp_float_to_bf16_fu_2420_p_din1 = out_f_8_reg_1825;

assign grp_float_to_bf16_fu_2420_p_start = grp_float_to_bf16_fu_982_ap_start_reg;

assign grp_float_to_bf16_fu_2424_p_din1 = out_f_9_reg_1830;

assign grp_float_to_bf16_fu_2424_p_start = grp_float_to_bf16_fu_988_ap_start_reg;

assign grp_float_to_bf16_fu_2428_p_din1 = out_f_10_reg_1835;

assign grp_float_to_bf16_fu_2428_p_start = grp_float_to_bf16_fu_994_ap_start_reg;

assign grp_float_to_bf16_fu_2560_p_din1 = out_f_11_reg_1840;

assign grp_float_to_bf16_fu_2560_p_start = grp_float_to_bf16_fu_1000_ap_start_reg;

assign grp_float_to_bf16_fu_2564_p_din1 = out_f_12_reg_1845;

assign grp_float_to_bf16_fu_2564_p_start = grp_float_to_bf16_fu_1006_ap_start_reg;

assign grp_float_to_bf16_fu_2568_p_din1 = out_f_13_reg_1850;

assign grp_float_to_bf16_fu_2568_p_start = grp_float_to_bf16_fu_1012_ap_start_reg;

assign grp_float_to_bf16_fu_2572_p_din1 = out_f_14_reg_1855;

assign grp_float_to_bf16_fu_2572_p_start = grp_float_to_bf16_fu_1018_ap_start_reg;

assign grp_float_to_bf16_fu_2576_p_din1 = out_f_15_reg_1860;

assign grp_float_to_bf16_fu_2576_p_start = grp_float_to_bf16_fu_1024_ap_start_reg;

assign grp_float_to_bf16_fu_2580_p_din1 = out_f_16_reg_1865;

assign grp_float_to_bf16_fu_2580_p_start = grp_float_to_bf16_fu_1030_ap_start_reg;

assign grp_float_to_bf16_fu_928_ap_ready = grp_float_to_bf16_fu_2384_p_ready;

assign grp_float_to_bf16_fu_934_ap_ready = grp_float_to_bf16_fu_2388_p_ready;

assign grp_float_to_bf16_fu_940_ap_ready = grp_float_to_bf16_fu_2392_p_ready;

assign grp_float_to_bf16_fu_946_ap_ready = grp_float_to_bf16_fu_2396_p_ready;

assign grp_float_to_bf16_fu_952_ap_ready = grp_float_to_bf16_fu_2400_p_ready;

assign grp_float_to_bf16_fu_958_ap_ready = grp_float_to_bf16_fu_2404_p_ready;

assign grp_float_to_bf16_fu_964_ap_ready = grp_float_to_bf16_fu_2408_p_ready;

assign grp_float_to_bf16_fu_970_ap_ready = grp_float_to_bf16_fu_2412_p_ready;

assign grp_float_to_bf16_fu_976_ap_ready = grp_float_to_bf16_fu_2416_p_ready;

assign grp_float_to_bf16_fu_982_ap_ready = grp_float_to_bf16_fu_2420_p_ready;

assign grp_float_to_bf16_fu_988_ap_ready = grp_float_to_bf16_fu_2424_p_ready;

assign grp_float_to_bf16_fu_994_ap_ready = grp_float_to_bf16_fu_2428_p_ready;

assign grp_fu_1330_p_ce = 1'b1;

assign grp_fu_1330_p_din0 = e_reg_1620;

assign grp_fu_1330_p_din1 = inv_sum;

assign grp_fu_1335_p_ce = 1'b1;

assign grp_fu_1335_p_din0 = e_47_reg_1625;

assign grp_fu_1335_p_din1 = inv_sum;

assign grp_fu_2608_p_ce = 1'b1;

assign grp_fu_2608_p_din0 = e_62_reg_1700;

assign grp_fu_2608_p_din1 = inv_sum;

assign grp_fu_2612_p_ce = 1'b1;

assign grp_fu_2612_p_din0 = e_63_reg_1705;

assign grp_fu_2612_p_din1 = inv_sum;

assign grp_fu_2616_p_ce = 1'b1;

assign grp_fu_2616_p_din0 = e_64_reg_1710;

assign grp_fu_2616_p_din1 = inv_sum;

assign grp_fu_2620_p_ce = 1'b1;

assign grp_fu_2620_p_din0 = e_65_reg_1715;

assign grp_fu_2620_p_din1 = inv_sum;

assign grp_fu_2624_p_ce = 1'b1;

assign grp_fu_2624_p_din0 = e_66_reg_1720;

assign grp_fu_2624_p_din1 = inv_sum;

assign grp_fu_2628_p_ce = 1'b1;

assign grp_fu_2628_p_din0 = e_67_reg_1725;

assign grp_fu_2628_p_din1 = inv_sum;

assign grp_fu_2632_p_ce = 1'b1;

assign grp_fu_2632_p_din0 = e_68_reg_1730;

assign grp_fu_2632_p_din1 = inv_sum;

assign grp_fu_2636_p_ce = 1'b1;

assign grp_fu_2636_p_din0 = e_69_reg_1735;

assign grp_fu_2636_p_din1 = inv_sum;

assign grp_fu_2640_p_ce = 1'b1;

assign grp_fu_2640_p_din0 = e_70_reg_1740;

assign grp_fu_2640_p_din1 = inv_sum;

assign grp_fu_2644_p_ce = 1'b1;

assign grp_fu_2644_p_din0 = e_71_reg_1745;

assign grp_fu_2644_p_din1 = inv_sum;

assign grp_fu_2648_p_ce = 1'b1;

assign grp_fu_2648_p_din0 = e_72_reg_1750;

assign grp_fu_2648_p_din1 = inv_sum;

assign grp_fu_2652_p_ce = 1'b1;

assign grp_fu_2652_p_din0 = e_73_reg_1755;

assign grp_fu_2652_p_din1 = inv_sum;

assign grp_fu_2656_p_ce = 1'b1;

assign grp_fu_2656_p_din0 = e_74_reg_1760;

assign grp_fu_2656_p_din1 = inv_sum;

assign grp_fu_2660_p_ce = 1'b1;

assign grp_fu_2660_p_din0 = e_75_reg_1765;

assign grp_fu_2660_p_din1 = inv_sum;

assign grp_fu_2664_p_ce = 1'b1;

assign grp_fu_2664_p_din0 = e_76_reg_1770;

assign grp_fu_2664_p_din1 = inv_sum;

assign grp_fu_2668_p_ce = 1'b1;

assign grp_fu_2668_p_din0 = e_46_reg_1775;

assign grp_fu_2668_p_din1 = inv_sum;

assign grp_fu_2672_p_ce = 1'b1;

assign grp_fu_2672_p_din0 = e_48_reg_1630;

assign grp_fu_2672_p_din1 = inv_sum;

assign grp_fu_2676_p_ce = 1'b1;

assign grp_fu_2676_p_din0 = e_49_reg_1635;

assign grp_fu_2676_p_din1 = inv_sum;

assign grp_fu_2680_p_ce = 1'b1;

assign grp_fu_2680_p_din0 = e_50_reg_1640;

assign grp_fu_2680_p_din1 = inv_sum;

assign grp_fu_2684_p_ce = 1'b1;

assign grp_fu_2684_p_din0 = e_51_reg_1645;

assign grp_fu_2684_p_din1 = inv_sum;

assign grp_fu_2688_p_ce = 1'b1;

assign grp_fu_2688_p_din0 = e_52_reg_1650;

assign grp_fu_2688_p_din1 = inv_sum;

assign grp_fu_2692_p_ce = 1'b1;

assign grp_fu_2692_p_din0 = e_53_reg_1655;

assign grp_fu_2692_p_din1 = inv_sum;

assign grp_fu_2696_p_ce = 1'b1;

assign grp_fu_2696_p_din0 = e_54_reg_1660;

assign grp_fu_2696_p_din1 = inv_sum;

assign grp_fu_2700_p_ce = 1'b1;

assign grp_fu_2700_p_din0 = e_55_reg_1665;

assign grp_fu_2700_p_din1 = inv_sum;

assign grp_fu_2704_p_ce = 1'b1;

assign grp_fu_2704_p_din0 = e_56_reg_1670;

assign grp_fu_2704_p_din1 = inv_sum;

assign grp_fu_2708_p_ce = 1'b1;

assign grp_fu_2708_p_din0 = e_57_reg_1675;

assign grp_fu_2708_p_din1 = inv_sum;

assign grp_fu_2712_p_ce = 1'b1;

assign grp_fu_2712_p_din0 = e_58_reg_1680;

assign grp_fu_2712_p_din1 = inv_sum;

assign grp_fu_2716_p_ce = 1'b1;

assign grp_fu_2716_p_din0 = e_59_reg_1685;

assign grp_fu_2716_p_din1 = inv_sum;

assign grp_fu_2720_p_ce = 1'b1;

assign grp_fu_2720_p_din0 = e_60_reg_1690;

assign grp_fu_2720_p_din1 = inv_sum;

assign grp_fu_2724_p_ce = 1'b1;

assign grp_fu_2724_p_din0 = e_61_reg_1695;

assign grp_fu_2724_p_din1 = inv_sum;

assign icmp_ln272_fu_1256_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln6_fu_1262_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign or_ln6_fu_1302_p3 = {{tmp_121_fu_1292_p4}, {1'd1}};

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 = zext_ln283_1_fu_1377_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 = zext_ln283_fu_1349_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 = grp_float_to_bf16_fu_2360_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 = grp_float_to_bf16_fu_2424_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 = zext_ln283_1_fu_1377_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 = zext_ln283_fu_1349_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 = grp_float_to_bf16_fu_2364_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 = grp_float_to_bf16_fu_2428_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 = zext_ln283_1_fu_1377_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 = zext_ln283_fu_1349_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 = grp_float_to_bf16_fu_2368_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 = grp_float_to_bf16_fu_2560_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 = zext_ln283_1_fu_1377_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 = zext_ln283_fu_1349_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 = grp_float_to_bf16_fu_2372_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 = grp_float_to_bf16_fu_2564_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 = zext_ln283_1_fu_1377_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 = zext_ln283_fu_1349_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 = grp_float_to_bf16_fu_2376_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 = grp_float_to_bf16_fu_2568_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 = zext_ln283_1_fu_1377_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 = zext_ln283_fu_1349_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 = grp_float_to_bf16_fu_2380_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 = grp_float_to_bf16_fu_2572_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;

assign tmp_121_fu_1292_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign zext_ln272_1_fu_1341_p1 = lshr_ln6_reg_1450_pp0_iter5_reg;

assign zext_ln272_fu_1272_p1 = lshr_ln6_fu_1262_p4;

assign zext_ln278_1_fu_1369_p1 = or_ln6_reg_1535_pp0_iter5_reg;

assign zext_ln278_fu_1310_p1 = or_ln6_fu_1302_p3;

assign zext_ln283_1_fu_1377_p1 = add_ln282_1_fu_1372_p2;

assign zext_ln283_fu_1349_p1 = add_ln282_fu_1344_p2;

always @ (posedge ap_clk) begin
    or_ln6_reg_1535[0] <= 1'b1;
    or_ln6_reg_1535_pp0_iter1_reg[0] <= 1'b1;
    or_ln6_reg_1535_pp0_iter2_reg[0] <= 1'b1;
    or_ln6_reg_1535_pp0_iter3_reg[0] <= 1'b1;
    or_ln6_reg_1535_pp0_iter4_reg[0] <= 1'b1;
    or_ln6_reg_1535_pp0_iter5_reg[0] <= 1'b1;
end

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_272_16
