#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 20:16:48 2020
# Process ID: 53778
# Current directory: /home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/synth_1
# Command line: vivado -log LAPILU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LAPILU.tcl
# Log file: /home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/synth_1/LAPILU.vds
# Journal file: /home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source LAPILU.tcl -notrace
Command: synth_design -top LAPILU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1993.738 ; gain = 201.719 ; free physical = 1083 ; free virtual = 2723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAPILU' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:44]
	Parameter DATA_BUS_LENGTH bound to: 8 - type: integer 
	Parameter ADDRESS_BUS_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NBitsAcumulator' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsAcumulator.vhd:47]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NBitsAcumulator' (1#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsAcumulator.vhd:47]
INFO: [Synth 8-638] synthesizing module 'NBitsRegister' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsRegister.vhd:41]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NBitsRegister' (2#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsRegister.vhd:41]
INFO: [Synth 8-638] synthesizing module 'AritmeticLogicUnit' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:59]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NBitsFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:64]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-638] synthesizing module 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'OneBitFullAdder' (3#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:36]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-3491] module 'OneBitFullAdder' declared at '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:26' bound to instance 'ADDER_i' of component 'OneBitFullAdder' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'NBitsFullAdder' (4#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:64]
INFO: [Synth 8-638] synthesizing module 'NBitsZeroIdentifier' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsZeroIdentifier.vhd:36]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NBitsZeroIdentifier' (5#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsZeroIdentifier.vhd:36]
WARNING: [Synth 8-614] signal 'CARRY_IN' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'B_OPERAND' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'ADDER_RESULT' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'ADDER_CARRY_OUT' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'A_OPERAND' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'ADDER_B_OPERAND' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'ADDER_CARRY_PENULTIMATE_BIT' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'LOGIC_RESULT' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:120]
WARNING: [Synth 8-614] signal 'RESULT_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:191]
WARNING: [Synth 8-614] signal 'RESULT_IS_ZERO_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:191]
WARNING: [Synth 8-614] signal 'CARRY_OUT_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:191]
WARNING: [Synth 8-614] signal 'OVERFLOW_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:191]
WARNING: [Synth 8-614] signal 'RESULT_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:207]
WARNING: [Synth 8-614] signal 'RESULT_IS_ZERO_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:207]
WARNING: [Synth 8-614] signal 'CARRY_OUT_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:207]
WARNING: [Synth 8-614] signal 'OVERFLOW_BUFFER' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'AritmeticLogicUnit' (6#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/ProgramCounter.vhd:49]
	Parameter DATA_BUS_LENGTH bound to: 8 - type: integer 
	Parameter ADDRESS_BUS_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TFlipFlop' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/FlipFlopT.vhd:36]
WARNING: [Synth 8-614] signal 'LOAD' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/FlipFlopT.vhd:39]
WARNING: [Synth 8-614] signal 'DATA' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/FlipFlopT.vhd:39]
WARNING: [Synth 8-614] signal 'TEMP' is read in the process but is not in the sensitivity list [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/FlipFlopT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'TFlipFlop' (7#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/FlipFlopT.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (8#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/ProgramCounter.vhd:49]
INFO: [Synth 8-638] synthesizing module 'StepCounter' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/StepCounter.vhd:42]
	Parameter DATA_BUS_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StepCounter' (9#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/StepCounter.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ProcessorStatusRegister' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/ProcessorStatusRegister.vhd:65]
	Parameter DATA_BUS_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ProcessorStatusRegister' (10#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/ProcessorStatusRegister.vhd:65]
INFO: [Synth 8-638] synthesizing module 'StackPointerRegister' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/StackPointerRegister.vhd:51]
	Parameter DATA_BUS_LENGTH bound to: 8 - type: integer 
	Parameter ADDRESS_BUS_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StackPointerRegister' (11#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/StackPointerRegister.vhd:51]
INFO: [Synth 8-638] synthesizing module 'MemoryAddressRegister' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/MemoryAddressRegister.vhd:48]
	Parameter DATA_BUS_LENGTH bound to: 8 - type: integer 
	Parameter ADDRESS_BUS_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MemoryAddressRegister' (12#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/MemoryAddressRegister.vhd:48]
INFO: [Synth 8-4471] merging register 'CONTROL_SIGNAL_STACK_POINTER_LOAD_FROM_DATA_BUS_reg' into 'CONTROL_SIGNAL_ALU_OUT_ENABLE_TO_DATA_BUS_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:359]
INFO: [Synth 8-4471] merging register 'CONTROL_SIGNAL_STACK_POINTER_OUTPUT_TO_DATA_BUS_reg' into 'CONTROL_SIGNAL_ALU_OUT_ENABLE_TO_DATA_BUS_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_SIGNAL_STACK_POINTER_LOAD_FROM_DATA_BUS_reg was removed.  [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_SIGNAL_STACK_POINTER_OUTPUT_TO_DATA_BUS_reg was removed.  [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:362]
INFO: [Synth 8-4471] merging register 'CONTROL_SIGNAL_ACUMULATOR_LOAD_FROM_ALU_reg' into 'CONTROL_SIGNAL_ALU_OUT_ENABLE_TO_ACUMULATOR_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:187]
INFO: [Synth 8-4471] merging register 'CONTROL_SIGNAL_PROCESSOR_STATUS_REGISTER_LOAD_FROM_ALU_reg' into 'CONTROL_SIGNAL_ACUMULATOR_OUTPUT_ENABLE_TO_ALU_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_SIGNAL_ACUMULATOR_LOAD_FROM_ALU_reg was removed.  [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_SIGNAL_PROCESSOR_STATUS_REGISTER_LOAD_FROM_ALU_reg was removed.  [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'LAPILU' (13#1) [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/LAPILU.vhd:44]
WARNING: [Synth 8-3331] design ProcessorStatusRegister has unconnected port DATA_BUS_INPUT[7]
WARNING: [Synth 8-3331] design ProcessorStatusRegister has unconnected port DATA_BUS_INPUT[6]
WARNING: [Synth 8-3331] design ProcessorStatusRegister has unconnected port DATA_BUS_INPUT[5]
WARNING: [Synth 8-3331] design AritmeticLogicUnit has unconnected port RESET
WARNING: [Synth 8-3331] design LAPILU has unconnected port IRQ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2130.488 ; gain = 338.469 ; free physical = 1030 ; free virtual = 2672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2145.332 ; gain = 353.312 ; free physical = 1050 ; free virtual = 2691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2145.332 ; gain = 353.312 ; free physical = 1050 ; free virtual = 2691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2145.332 ; gain = 0.000 ; free physical = 1039 ; free virtual = 2680
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/constrs_1/imports/VHDL/Puertos-Nexys-A7-100T.xdc]
Finished Parsing XDC File [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/constrs_1/imports/VHDL/Puertos-Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/constrs_1/imports/VHDL/Puertos-Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LAPILU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LAPILU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.129 ; gain = 0.000 ; free physical = 947 ; free virtual = 2590
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2263.129 ; gain = 0.000 ; free physical = 947 ; free virtual = 2590
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 1036 ; free virtual = 2678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 1036 ; free virtual = 2678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 1036 ; free virtual = 2678
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'LOGIC_RESULT_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'ADDER_B_OPERAND_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'ADDER_CARRY_IN_reg' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:105]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 1040 ; free virtual = 2684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	  11 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	  58 Input      4 Bit        Muxes := 1     
	  60 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 716   
	  11 Input      1 Bit        Muxes := 4     
	 118 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  96 Input      1 Bit        Muxes := 1     
	 142 Input      1 Bit        Muxes := 1     
	 137 Input      1 Bit        Muxes := 1     
	 147 Input      1 Bit        Muxes := 1     
	 148 Input      1 Bit        Muxes := 1     
	 120 Input      1 Bit        Muxes := 1     
	 107 Input      1 Bit        Muxes := 1     
	 101 Input      1 Bit        Muxes := 1     
	  95 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  65 Input      1 Bit        Muxes := 1     
	  68 Input      1 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 1     
	  67 Input      1 Bit        Muxes := 1     
	  69 Input      1 Bit        Muxes := 1     
	  60 Input      1 Bit        Muxes := 1     
	  63 Input      1 Bit        Muxes := 1     
	  61 Input      1 Bit        Muxes := 1     
	  62 Input      1 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
	 119 Input      1 Bit        Muxes := 1     
	 127 Input      1 Bit        Muxes := 1     
	  70 Input      1 Bit        Muxes := 1     
	 112 Input      1 Bit        Muxes := 1     
	 113 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LAPILU 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  58 Input      4 Bit        Muxes := 1     
	  60 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 628   
	 118 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  96 Input      1 Bit        Muxes := 1     
	 142 Input      1 Bit        Muxes := 1     
	 137 Input      1 Bit        Muxes := 1     
	 147 Input      1 Bit        Muxes := 1     
	 148 Input      1 Bit        Muxes := 1     
	 120 Input      1 Bit        Muxes := 1     
	 107 Input      1 Bit        Muxes := 1     
	 101 Input      1 Bit        Muxes := 1     
	  95 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  65 Input      1 Bit        Muxes := 1     
	  68 Input      1 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 1     
	  67 Input      1 Bit        Muxes := 1     
	  69 Input      1 Bit        Muxes := 1     
	  60 Input      1 Bit        Muxes := 1     
	  63 Input      1 Bit        Muxes := 1     
	  61 Input      1 Bit        Muxes := 1     
	  62 Input      1 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
	 119 Input      1 Bit        Muxes := 1     
	 127 Input      1 Bit        Muxes := 1     
	  70 Input      1 Bit        Muxes := 1     
	 112 Input      1 Bit        Muxes := 1     
	 113 Input      1 Bit        Muxes := 1     
Module NBitsAcumulator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NBitsRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module OneBitFullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module AritmeticLogicUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
Module TFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module ProcessorStatusRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module StackPointerRegister 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MemoryAddressRegister 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ProcessorStatusRegister has unconnected port DATA_BUS_INPUT[7]
WARNING: [Synth 8-3331] design ProcessorStatusRegister has unconnected port DATA_BUS_INPUT[6]
WARNING: [Synth 8-3331] design ProcessorStatusRegister has unconnected port DATA_BUS_INPUT[5]
WARNING: [Synth 8-3331] design AritmeticLogicUnit has unconnected port RESET
WARNING: [Synth 8-3331] design AritmeticLogicUnit has unconnected port OUT_ENABLE_TO_DATA_BUS
WARNING: [Synth 8-3331] design AritmeticLogicUnit has unconnected port OUT_ENABLE_TO_ACUMULATOR
WARNING: [Synth 8-3331] design LAPILU has unconnected port IRQ
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[7]' (FDRE) to 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\STACK_POINTER_REGISTER/ADDER_CARRY_IN_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[0] )
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[1]' (FDRE) to 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[2]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[2]' (FDRE) to 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[3]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[3]' (FDRE) to 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[4]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[4]' (FDRE) to 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[5]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[5]' (FDRE) to 'STACK_POINTER_REGISTER/ADDER_B_OPERAND_reg[6]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR_STATUS_REGISTER/DATA_BUS_OUTPUT_reg[5]' (FDRE) to 'PROCESSOR_STATUS_REGISTER/DATA_BUS_OUTPUT_reg[6]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR_STATUS_REGISTER/DATA_BUS_OUTPUT_reg[6]' (FDRE) to 'PROCESSOR_STATUS_REGISTER/DATA_BUS_OUTPUT_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PROCESSOR_STATUS_REGISTER/DATA_BUS_OUTPUT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CONTROL_SIGNAL_ALU_OUT_ENABLE_TO_DATA_BUS_reg)
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[8]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[9]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[9]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[10]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[10]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[11]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[11]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[12]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[12]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[13]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[13]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[14]'
INFO: [Synth 8-3886] merging instance 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[14]' (FDSE) to 'STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS_reg[15]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[0] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[0].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[0] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[1] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[1].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[1] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[2] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[2].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[2] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[3] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[3].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[3] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[4] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[4].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[4] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[4] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[5] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[5].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[5] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[5] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[6] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[6].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[6] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[6] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADDER_CARRY_PENULTIMATE_BIT with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[6].ADDER_i/CARRY_OUT_inferred/CARRY_OUT' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADDER_CARRY_PENULTIMATE_BIT with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ADDER_CARRY_PENULTIMATE_BIT is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[7] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[7].ADDER_i/SUM_inferred/SUM' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0[7] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0[7] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0 with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsFullAdder/FOR_TO_GENERATE_ADDERS[7].ADDER_i/CARRY_OUT_inferred/CARRY_OUT' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data0 with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsFullAdder.vhd:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RESULT_IS_ZERO_BUFFER with 1st driver pin 'ARITMETIC_LOGIC_UNIT/NBitsZeroIdentifier/AND_RESULTS_3_inferred/IS_ZERO' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsZeroIdentifier.vhd:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RESULT_IS_ZERO_BUFFER with 2nd driver pin 'VCC' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsZeroIdentifier.vhd:44]
CRITICAL WARNING: [Synth 8-6858] multi-driven net RESULT_IS_ZERO_BUFFER is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/NBitsZeroIdentifier.vhd:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[3] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[7]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[3] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net FIRST_HALF[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[2] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[6]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[2] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net FIRST_HALF[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[1] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[5]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[1] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net FIRST_HALF[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[0] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[4]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIRST_HALF[0] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net FIRST_HALF[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[3] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[3]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[3] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net SECOND_HALF[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[2] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[2]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[2] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net SECOND_HALF[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[1] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[1]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[1] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net SECOND_HALF[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[0] with 1st driver pin 'ARITMETIC_LOGIC_UNIT/RESULT_BUFFER_inferred/out0[0]' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SECOND_HALF[0] with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6858] multi-driven net SECOND_HALF[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:116]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CARRY_OUT_BUFFER with 1st driver pin 'ARITMETIC_LOGIC_UNIT/CARRY_OUT_BUFFER_inferred/out0' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CARRY_OUT_BUFFER with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net CARRY_OUT_BUFFER is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:121]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[7]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[7]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[6]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[6]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[5]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[5]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[4]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[4]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[3]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[3]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[2]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[2]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[1]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[1]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[0]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/LOGIC_RESULT_reg[0]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:142]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[7]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[7]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[6]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[6]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[5]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[5]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[4]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[4]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[3]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[3]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[2]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[2]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[1]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[1]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[0]) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_B_OPERAND_reg[0]/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:104]
WARNING: [Synth 8-3332] Sequential element (ARITMETIC_LOGIC_UNIT/ADDER_CARRY_IN_reg) is unused and will be removed from module LAPILU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ARITMETIC_LOGIC_UNIT/ADDER_CARRY_IN_reg/Q' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:105]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/sources_1/new/AritmeticLogicUnit.vhd:105]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 1007 ; free virtual = 2659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 872 ; free virtual = 2525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 872 ; free virtual = 2525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     5|
|3     |LUT2  |    60|
|4     |LUT3  |    54|
|5     |LUT4  |    83|
|6     |LUT5  |    63|
|7     |LUT6  |   292|
|8     |FDCE  |    79|
|9     |FDPE  |    18|
|10    |FDRE  |   174|
|11    |LDC   |    16|
|12    |IBUF  |     2|
|13    |IOBUF |     8|
|14    |OBUF  |    18|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------+------+
|      |Instance                                             |Module                  |Cells |
+------+-----------------------------------------------------+------------------------+------+
|1     |top                                                  |                        |   873|
|2     |  ACUMULATOR                                         |NBitsAcumulator         |    26|
|3     |  INSTRUCTION_REGISTER                               |NBitsRegister           |   350|
|4     |  MEMORY_ADDRESS_REGISTER                            |MemoryAddressRegister   |    78|
|5     |  PROCESSOR_STATUS_REGISTER                          |ProcessorStatusRegister |    26|
|6     |  PROGRAM_COUNTER                                    |ProgramCounter          |   172|
|7     |    \FOR_TO_GENERATE_FLIP_FLOPS_T[0].FLIP_FLOP_T_i   |TFlipFlop_5             |    11|
|8     |    \FOR_TO_GENERATE_FLIP_FLOPS_T[10].FLIP_FLOP_T_i  |TFlipFlop_6             |     8|
|9     |    \FOR_TO_GENERATE_FLIP_FLOPS_T[11].FLIP_FLOP_T_i  |TFlipFlop_7             |    11|
|10    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[12].FLIP_FLOP_T_i  |TFlipFlop_8             |     6|
|11    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[13].FLIP_FLOP_T_i  |TFlipFlop_9             |     8|
|12    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[14].FLIP_FLOP_T_i  |TFlipFlop_10            |     7|
|13    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[15].FLIP_FLOP_T_i  |TFlipFlop_11            |     7|
|14    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[1].FLIP_FLOP_T_i   |TFlipFlop_12            |     6|
|15    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[2].FLIP_FLOP_T_i   |TFlipFlop_13            |     7|
|16    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[3].FLIP_FLOP_T_i   |TFlipFlop_14            |     8|
|17    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[4].FLIP_FLOP_T_i   |TFlipFlop_15            |     9|
|18    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[5].FLIP_FLOP_T_i   |TFlipFlop_16            |     7|
|19    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[6].FLIP_FLOP_T_i   |TFlipFlop_17            |    10|
|20    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[7].FLIP_FLOP_T_i   |TFlipFlop_18            |     7|
|21    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[8].FLIP_FLOP_T_i   |TFlipFlop_19            |     9|
|22    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[9].FLIP_FLOP_T_i   |TFlipFlop_20            |    10|
|23    |  REGISTER_X                                         |NBitsRegister_0         |    17|
|24    |  REGISTER_Y                                         |NBitsRegister_1         |    28|
|25    |  STACK_POINTER_REGISTER                             |StackPointerRegister    |    39|
|26    |  STEP_COUNTER                                       |StepCounter             |    30|
|27    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[0].FLIP_FLOP_T_i   |TFlipFlop               |     7|
|28    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[1].FLIP_FLOP_T_i   |TFlipFlop_2             |    11|
|29    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[2].FLIP_FLOP_T_i   |TFlipFlop_3             |     8|
|30    |    \FOR_TO_GENERATE_FLIP_FLOPS_T[3].FLIP_FLOP_T_i   |TFlipFlop_4             |     4|
+------+-----------------------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.129 ; gain = 471.109 ; free physical = 871 ; free virtual = 2524
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 111 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2263.129 ; gain = 353.312 ; free physical = 921 ; free virtual = 2573
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2263.137 ; gain = 471.109 ; free physical = 921 ; free virtual = 2573
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2263.137 ; gain = 0.000 ; free physical = 987 ; free virtual = 2640
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.137 ; gain = 0.000 ; free physical = 950 ; free virtual = 2603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 55 Warnings, 111 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:39 . Memory (MB): peak = 2263.137 ; gain = 736.000 ; free physical = 1082 ; free virtual = 2734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.137 ; gain = 0.000 ; free physical = 1082 ; free virtual = 2735
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/synth_1/LAPILU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LAPILU_utilization_synth.rpt -pb LAPILU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 20:18:44 2020...
