Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 25 14:28:33 2024
| Host         : LukasDell running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file Divider_methodology_drc_routed.rpt -pb Divider_methodology_drc_routed.pb -rpx Divider_methodology_drc_routed.rpx
| Design       : Divider
| Device       : xc7a35tcsg325-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 97
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 97     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dividend[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dividend[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dividend[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dividend[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dividend[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dividend[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dividend[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dividend[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dividend[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dividend[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dividend[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dividend[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dividend[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dividend[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dividend[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dividend[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on dividend[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on dividend[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on dividend[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on dividend[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on dividend[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on dividend[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on dividend[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on dividend[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on dividend[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on dividend[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on dividend[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on dividend[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on dividend[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on dividend[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on dividend[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on dividend[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on divisor[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on divisor[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on divisor[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on divisor[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on divisor[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on divisor[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on divisor[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on divisor[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on divisor[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on divisor[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on divisor[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on divisor[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on divisor[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on divisor[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on divisor[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on divisor[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on divisor[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on divisor[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on divisor[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on divisor[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on divisor[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on divisor[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on divisor[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on divisor[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on divisor[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on divisor[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on divisor[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on divisor[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on divisor[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on divisor[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on divisor[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on divisor[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on quotient[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on quotient[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on quotient[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on quotient[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on quotient[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on quotient[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on quotient[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on quotient[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on quotient[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on quotient[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on quotient[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on quotient[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on quotient[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on quotient[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on quotient[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on quotient[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on quotient[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on quotient[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on quotient[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on quotient[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on quotient[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on quotient[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on quotient[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on quotient[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on quotient[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on quotient[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on quotient[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on quotient[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on quotient[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on quotient[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on quotient[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on quotient[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


