#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60f0c85e3490 .scope module, "regFile" "regFile" 2 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "inputData";
    .port_info 2 /INPUT 3 "DR";
    .port_info 3 /INPUT 3 "SR1";
    .port_info 4 /INPUT 3 "SR2";
    .port_info 5 /OUTPUT 16 "outputData1";
    .port_info 6 /OUTPUT 16 "outputData2";
L_0x60f0c8642c00 .functor BUFZ 16, v0x60f0c86425b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60f0c8642cc0 .functor BUFZ 16, v0x60f0c86427a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x790655c89018 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60f0c85e3710_0 .net "DR", 2 0, o0x790655c89018;  0 drivers
v0x60f0c8641880_0 .var "R0", 15 0;
v0x60f0c8641960_0 .var "R1", 15 0;
v0x60f0c8641a20_0 .var "R2", 15 0;
v0x60f0c8641b00_0 .var "R3", 15 0;
v0x60f0c8641c30_0 .var "R4", 15 0;
v0x60f0c8641d10_0 .var "R5", 15 0;
v0x60f0c8641df0_0 .var "R6", 15 0;
v0x60f0c8641ed0_0 .var "R7", 15 0;
o0x790655c891c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60f0c8641fb0_0 .net "SR1", 2 0, o0x790655c891c8;  0 drivers
o0x790655c891f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60f0c8642090_0 .net "SR2", 2 0, o0x790655c891f8;  0 drivers
o0x790655c89228 .functor BUFZ 1, C4<z>; HiZ drive
v0x60f0c8642170_0 .net "clk", 0 0, o0x790655c89228;  0 drivers
o0x790655c89258 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60f0c8642230_0 .net "inputData", 15 0, o0x790655c89258;  0 drivers
v0x60f0c8642310_0 .var/i "intDR", 31 0;
v0x60f0c86423f0_0 .var/i "intSR1", 31 0;
v0x60f0c86424d0_0 .var/i "intSR2", 31 0;
v0x60f0c86425b0_0 .var "oD1", 15 0;
v0x60f0c86427a0_0 .var "oD2", 15 0;
v0x60f0c8642880_0 .net "outputData1", 15 0, L_0x60f0c8642c00;  1 drivers
v0x60f0c8642960_0 .net "outputData2", 15 0, L_0x60f0c8642cc0;  1 drivers
v0x60f0c8642a40_0 .var "writeEnable", 7 0;
E_0x60f0c861e730 .event posedge, v0x60f0c8642170_0;
E_0x60f0c861cfd0 .event anyedge, v0x60f0c8642090_0, v0x60f0c8641fb0_0;
E_0x60f0c86071d0 .event anyedge, v0x60f0c8642090_0, v0x60f0c8641fb0_0, v0x60f0c85e3710_0;
    .scope S_0x60f0c85e3490;
T_0 ;
    %pushi/vec4 0, 0, 128;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641ed0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641df0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641d10_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641c30_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641b00_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641a20_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x60f0c8641960_0, 0, 16;
    %store/vec4 v0x60f0c8641880_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60f0c8642a40_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x60f0c85e3490;
T_1 ;
    %wait E_0x60f0c86071d0;
    %load/vec4 v0x60f0c85e3710_0;
    %pad/u 32;
    %assign/vec4 v0x60f0c8642310_0, 0;
    %load/vec4 v0x60f0c8641fb0_0;
    %pad/u 32;
    %assign/vec4 v0x60f0c86423f0_0, 0;
    %load/vec4 v0x60f0c8642090_0;
    %pad/u 32;
    %assign/vec4 v0x60f0c86424d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x60f0c8642310_0;
    %assign/vec4/off/d v0x60f0c8642a40_0, 4, 5;
    %vpi_call 2 41 "$display", "DR: %d, SR1: %d, SR2: %d", v0x60f0c85e3710_0, v0x60f0c8641fb0_0, v0x60f0c8642090_0 {0 0 0};
    %vpi_call 2 42 "$display", "UPDATE writeEnable: %d %d %d %d %d %d %d %d", &PV<v0x60f0c8642a40_0, 0, 1>, &PV<v0x60f0c8642a40_0, 1, 1>, &PV<v0x60f0c8642a40_0, 2, 1>, &PV<v0x60f0c8642a40_0, 3, 1>, &PV<v0x60f0c8642a40_0, 4, 1>, &PV<v0x60f0c8642a40_0, 5, 1>, &PV<v0x60f0c8642a40_0, 6, 1>, &PV<v0x60f0c8642a40_0, 7, 1> {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x60f0c85e3490;
T_2 ;
    %wait E_0x60f0c861cfd0;
    %load/vec4 v0x60f0c8641fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %vpi_call 2 64 "$display", "ERROR: Invalid SR1 code." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x60f0c8641880_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x60f0c8641960_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x60f0c8641a20_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x60f0c8641b00_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x60f0c8641c30_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x60f0c8641d10_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x60f0c8641df0_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x60f0c8641ed0_0;
    %store/vec4 v0x60f0c86425b0_0, 0, 16;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60f0c8642090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %vpi_call 2 80 "$display", "ERROR: Invalid SR2 code." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.10 ;
    %load/vec4 v0x60f0c8641880_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.11 ;
    %load/vec4 v0x60f0c8641960_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.12 ;
    %load/vec4 v0x60f0c8641a20_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.13 ;
    %load/vec4 v0x60f0c8641b00_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.14 ;
    %load/vec4 v0x60f0c8641c30_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.15 ;
    %load/vec4 v0x60f0c8641d10_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.16 ;
    %load/vec4 v0x60f0c8641df0_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v0x60f0c8641ed0_0;
    %store/vec4 v0x60f0c86427a0_0, 0, 16;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x60f0c85e3490;
T_3 ;
    %wait E_0x60f0c861e730;
    %vpi_call 2 93 "$display", "writeEnable: %d %d %d %d %d %d %d %d", &PV<v0x60f0c8642a40_0, 0, 1>, &PV<v0x60f0c8642a40_0, 1, 1>, &PV<v0x60f0c8642a40_0, 2, 1>, &PV<v0x60f0c8642a40_0, 3, 1>, &PV<v0x60f0c8642a40_0, 4, 1>, &PV<v0x60f0c8642a40_0, 5, 1>, &PV<v0x60f0c8642a40_0, 6, 1>, &PV<v0x60f0c8642a40_0, 7, 1>, 1'bx {0 0 0};
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x60f0c8641880_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x60f0c8641880_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x60f0c8641960_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x60f0c8641960_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x60f0c8641a20_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x60f0c8641a20_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x60f0c8641b00_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x60f0c8641b00_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x60f0c8641c30_0;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x60f0c8641c30_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x60f0c8641d10_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x60f0c8641d10_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v0x60f0c8641df0_0;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %assign/vec4 v0x60f0c8641df0_0, 0;
    %load/vec4 v0x60f0c8642a40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x60f0c8642230_0;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x60f0c8641ed0_0;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x60f0c8641ed0_0, 0;
    %vpi_call 2 109 "$display", "Registers: %d %d %d %d %d %d %d %d", v0x60f0c8641880_0, v0x60f0c8641960_0, v0x60f0c8641a20_0, v0x60f0c8641b00_0, v0x60f0c8641c30_0, v0x60f0c8641d10_0, v0x60f0c8641df0_0, v0x60f0c8641ed0_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regFile.v";
