

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Apr 16 09:36:14 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  186577|  186577|  186577|  186577|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  186576|  186576|        46|          -|          -|  4056|    no    |
        | + W_Row_Loop_W_Col_Loop          |      38|      38|         7|          4|          1|     9|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    387|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        1|      -|      32|      3|    -|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        -|      -|     218|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      6|     671|   1555|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nfYi_U4  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        1|   0|   0|    0|    54|   32|     1|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  32|   3|    0|    60|   64|     2|         1920|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_2_fu_600_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln18_2_fu_425_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_485_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln23_1_fu_570_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_2_fu_560_p2     |     +    |      0|  0|  12|           7|           7|
    |add_ln23_3_fu_579_p2     |     +    |      0|  0|  12|          11|          11|
    |add_ln23_fu_528_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln30_1_fu_408_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln8_fu_284_p2        |     +    |      0|  0|  12|          12|           1|
    |c_fu_340_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_595_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_290_p2              |     +    |      0|  0|  15|           5|           1|
    |wc_fu_590_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_431_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln23_1_fu_514_p2     |     -    |      0|  0|  12|          11|          11|
    |sub_ln23_2_fu_554_p2     |     -    |      0|  0|  12|           7|           7|
    |sub_ln23_fu_475_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln30_fu_390_p2       |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_648_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_334_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_296_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_328_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln18_fu_419_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_437_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_15_fu_636_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_630_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_278_p2       |   icmp   |      0|  0|  13|          12|           7|
    |or_ln29_fu_642_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_346_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_606_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln18_3_fu_451_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_fu_443_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln30_1_fu_310_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_352_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln30_3_fu_360_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_302_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_322_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 387|         187|         185|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_219_p4  |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_253_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_230_p4            |   9|          2|    2|          4|
    |c_0_reg_193                              |   9|          2|    5|         10|
    |f_0_reg_204                              |   9|          2|    3|          6|
    |grp_fu_260_p0                            |  15|          3|   32|         96|
    |grp_fu_260_p1                            |  15|          3|   32|         96|
    |indvar_flatten21_reg_159                 |   9|          2|   12|         24|
    |indvar_flatten7_reg_181                  |   9|          2|    8|         16|
    |indvar_flatten_reg_215                   |   9|          2|    4|          8|
    |r_0_reg_170                              |   9|          2|    5|         10|
    |w_sum_1_reg_237                          |   9|          2|   32|         64|
    |wc_0_reg_249                             |   9|          2|    2|          4|
    |wr_0_reg_226                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 203|         45|  147|        369|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_2_reg_722               |   4|   0|    4|          0|
    |add_ln8_reg_676                  |  12|   0|   12|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_193                      |   5|   0|    5|          0|
    |conv_out_addr_reg_713            |  12|   0|   12|          0|
    |f_0_reg_204                      |   3|   0|    3|          0|
    |f_reg_777                        |   3|   0|    3|          0|
    |icmp_ln11_reg_681                |   1|   0|    1|          0|
    |icmp_ln18_reg_718                |   1|   0|    1|          0|
    |icmp_ln18_reg_718_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_159         |  12|   0|   12|          0|
    |indvar_flatten7_reg_181          |   8|   0|    8|          0|
    |indvar_flatten_reg_215           |   4|   0|    4|          0|
    |r_0_reg_170                      |   5|   0|    5|          0|
    |select_ln11_reg_782              |   8|   0|    8|          0|
    |select_ln18_3_reg_732            |   2|   0|    2|          0|
    |select_ln18_reg_727              |   2|   0|    2|          0|
    |select_ln30_1_reg_686            |   5|   0|    5|          0|
    |select_ln30_2_reg_692            |   3|   0|    3|          0|
    |select_ln30_3_reg_697            |   5|   0|    5|          0|
    |tmp_s_reg_757                    |  32|   0|   32|          0|
    |w_sum_1_reg_237                  |  32|   0|   32|          0|
    |w_sum_reg_792                    |  32|   0|   32|          0|
    |wc_0_reg_249                     |   2|   0|    2|          0|
    |wc_reg_762                       |   2|   0|    2|          0|
    |wr_0_reg_226                     |   2|   0|    2|          0|
    |zext_ln23_reg_703                |   3|   0|   64|         61|
    |zext_ln30_3_reg_708              |   3|   0|    7|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 218|   0|  283|         65|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

