var pairs =
{
"clkmode":{"hdl":1,"mode":1,"directs":1,"string":1,"signal_name":1,"input1":1,"value":1,"eclk":1}
,"hdl":{"attribute":1}
,"valid":{"mode":1}
,"mode":{"values":1}
,"values":{"sclk":1}
,"sclk":{"eclk":1}
,"eclk":{"default":1,"register":1}
,"default":{"sclk":1}
,"attached":{"either":1}
,"either":{"register":1}
,"register":{"declaration":1,"clocked":1}
,"declaration":{"flip-flop":1}
,"flip-flop":{"flip-flop":1,"instance":1}
,"instance":{"clkmode":1}
,"directs":{"mapper":1}
,"mapper":{"clock":1}
,"clock":{"edge":1,"routing":1}
,"edge":{"clock":1}
,"routing":{"applied":1}
,"applied":{"value":1}
,"value":{"eclk":1}
,"clocked":{"eclk":1}
,"recommended":{"preference":1}
,"preference":{"put":1}
,"put":{"net":1}
,"net":{"closest":1}
,"closest":{"flip-flop":1}
,"device":{"support":1}
,"latticesc":{"latticeecp2":1}
,"vhdl":{"syntax":1,"example":1}
,"attribute":{"clkmode":1,"signal_name":1,"input1":1}
,"string":{"attribute":1}
,"signal_name":{"signal":1,"clkmode":1,"synthesis":1}
,"signal":{"value":1,"eclk":1}
,"example":{"code":1}
,"input1":{"signal":1,"clkmode":1,"synthesis":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"pintype":{"signal_name":1}
,"synthesis":{"clkmode":1}
,"input":{"input1":1}
}
;Search.control.loadWordPairs(pairs);
