

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_56_2'
================================================================
* Date:           Mon Jan 26 23:10:45 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:56]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_8, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_9, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_10, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_11, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_12, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_13, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_14, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_15, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 23 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln56 = store i7 0, i7 %j" [top.cpp:56]   --->   Operation 24 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_3 = load i7 %j" [top.cpp:56]   --->   Operation 27 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.89ns)   --->   "%icmp_ln56 = icmp_eq  i7 %j_3, i7 64" [top.cpp:56]   --->   Operation 28 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln56 = add i7 %j_3, i7 1" [top.cpp:56]   --->   Operation 29 'add' 'add_ln56' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.body4.split, void %for.end.exitStub" [top.cpp:56]   --->   Operation 30 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i7 %j_3" [top.cpp:56]   --->   Operation 31 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_3, i32 4, i32 5" [top.cpp:56]   --->   Operation 32 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_read, i2 %lshr_ln1" [top.cpp:58]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %tmp_s" [top.cpp:58]   --->   Operation 34 'zext' 'zext_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 35 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 36 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 37 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 38 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 39 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 40 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 41 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 42 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 43 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 44 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 45 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 46 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 47 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 48 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 49 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 50 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.35ns)   --->   "%A_0_load = load i10 %A_0_addr" [top.cpp:58]   --->   Operation 51 'load' 'A_0_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 52 [2/2] (1.35ns)   --->   "%A_1_load = load i10 %A_1_addr" [top.cpp:58]   --->   Operation 52 'load' 'A_1_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 53 [2/2] (1.35ns)   --->   "%A_2_load = load i10 %A_2_addr" [top.cpp:58]   --->   Operation 53 'load' 'A_2_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%A_3_load = load i10 %A_3_addr" [top.cpp:58]   --->   Operation 54 'load' 'A_3_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 55 [2/2] (1.35ns)   --->   "%A_4_load = load i10 %A_4_addr" [top.cpp:58]   --->   Operation 55 'load' 'A_4_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%A_5_load = load i10 %A_5_addr" [top.cpp:58]   --->   Operation 56 'load' 'A_5_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 57 [2/2] (1.35ns)   --->   "%A_6_load = load i10 %A_6_addr" [top.cpp:58]   --->   Operation 57 'load' 'A_6_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%A_7_load = load i10 %A_7_addr" [top.cpp:58]   --->   Operation 58 'load' 'A_7_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%A_8_load = load i10 %A_8_addr" [top.cpp:58]   --->   Operation 59 'load' 'A_8_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%A_9_load = load i10 %A_9_addr" [top.cpp:58]   --->   Operation 60 'load' 'A_9_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%A_10_load = load i10 %A_10_addr" [top.cpp:58]   --->   Operation 61 'load' 'A_10_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%A_11_load = load i10 %A_11_addr" [top.cpp:58]   --->   Operation 62 'load' 'A_11_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 63 [2/2] (1.35ns)   --->   "%A_12_load = load i10 %A_12_addr" [top.cpp:58]   --->   Operation 63 'load' 'A_12_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%A_13_load = load i10 %A_13_addr" [top.cpp:58]   --->   Operation 64 'load' 'A_13_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%A_14_load = load i10 %A_14_addr" [top.cpp:58]   --->   Operation 65 'load' 'A_14_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%A_15_load = load i10 %A_15_addr" [top.cpp:58]   --->   Operation 66 'load' 'A_15_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln56 = store i7 %add_ln56, i7 %j" [top.cpp:56]   --->   Operation 67 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.48>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 102 'load' 'p_load3' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:58]   --->   Operation 68 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:57]   --->   Operation 69 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:56]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [top.cpp:56]   --->   Operation 71 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i24 %p_load" [top.cpp:58]   --->   Operation 72 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_0_load = load i10 %A_0_addr" [top.cpp:58]   --->   Operation 73 'load' 'A_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 74 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i10 %A_1_addr" [top.cpp:58]   --->   Operation 74 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 75 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i10 %A_2_addr" [top.cpp:58]   --->   Operation 75 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 76 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i10 %A_3_addr" [top.cpp:58]   --->   Operation 76 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 77 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i10 %A_4_addr" [top.cpp:58]   --->   Operation 77 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 78 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i10 %A_5_addr" [top.cpp:58]   --->   Operation 78 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 79 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i10 %A_6_addr" [top.cpp:58]   --->   Operation 79 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 80 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i10 %A_7_addr" [top.cpp:58]   --->   Operation 80 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 81 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_8_load = load i10 %A_8_addr" [top.cpp:58]   --->   Operation 81 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_9_load = load i10 %A_9_addr" [top.cpp:58]   --->   Operation 82 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 83 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_10_load = load i10 %A_10_addr" [top.cpp:58]   --->   Operation 83 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 84 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_11_load = load i10 %A_11_addr" [top.cpp:58]   --->   Operation 84 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 85 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_12_load = load i10 %A_12_addr" [top.cpp:58]   --->   Operation 85 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 86 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_13_load = load i10 %A_13_addr" [top.cpp:58]   --->   Operation 86 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 87 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_14_load = load i10 %A_14_addr" [top.cpp:58]   --->   Operation 87 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 88 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_15_load = load i10 %A_15_addr" [top.cpp:58]   --->   Operation 88 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 89 [1/1] (0.57ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %A_0_load, i4 1, i24 %A_1_load, i4 2, i24 %A_2_load, i4 3, i24 %A_3_load, i4 4, i24 %A_4_load, i4 5, i24 %A_5_load, i4 6, i24 %A_6_load, i4 7, i24 %A_7_load, i4 8, i24 %A_8_load, i4 9, i24 %A_9_load, i4 10, i24 %A_10_load, i4 11, i24 %A_11_load, i4 12, i24 %A_12_load, i4 13, i24 %A_13_load, i4 14, i24 %A_14_load, i4 15, i24 %A_15_load, i24 0, i4 %trunc_ln56" [top.cpp:58]   --->   Operation 89 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i24 %tmp_2" [top.cpp:58]   --->   Operation 90 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.10ns)   --->   "%add_ln58 = add i24 %tmp_2, i24 %p_load" [top.cpp:58]   --->   Operation 91 'add' 'add_ln58' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln58_1 = add i25 %sext_ln58_1, i25 %sext_ln58" [top.cpp:58]   --->   Operation 92 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_1, i32 24" [top.cpp:58]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58, i32 23" [top.cpp:58]   --->   Operation 94 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58 = xor i1 %tmp, i1 1" [top.cpp:58]   --->   Operation 95 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58 = and i1 %tmp_68, i1 %xor_ln58" [top.cpp:58]   --->   Operation 96 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp, i1 %tmp_68" [top.cpp:58]   --->   Operation 97 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%select_ln58 = select i1 %and_ln58, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 98 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %xor_ln58_1, i24 %select_ln58, i24 %add_ln58" [top.cpp:58]   --->   Operation 99 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln58 = store i24 %select_ln58_1, i24 %empty" [top.cpp:58]   --->   Operation 100 'store' 'store_ln58' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body4" [top.cpp:56]   --->   Operation 101 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln56', top.cpp:56) of constant 0 on local variable 'j', top.cpp:56 [38]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:56) on local variable 'j', top.cpp:56 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', top.cpp:56) [43]  (0.897 ns)
	'store' operation 0 bit ('store_ln56', top.cpp:56) of variable 'add_ln56', top.cpp:56 on local variable 'j', top.cpp:56 [99]  (0.489 ns)

 <State 2>: 3.956ns
The critical path consists of the following:
	'load' operation 24 bit ('A_0_load', top.cpp:58) on array 'A_0' [72]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_2', top.cpp:58) [88]  (0.570 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [90]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [98]  (0.435 ns)
	'store' operation 0 bit ('store_ln58', top.cpp:58) of variable 'select_ln58_1', top.cpp:58 on local variable 'empty' [100]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
