INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.srcs/sources_1/new/clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clks
INFO: [VRFC 10-2458] undeclared symbol div12, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.srcs/sources_1/new/clks.v:34]
INFO: [VRFC 10-2458] undeclared symbol div13, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.srcs/sources_1/new/clks.v:38]
INFO: [VRFC 10-2458] undeclared symbol div14, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.srcs/sources_1/new/clks.v:42]
INFO: [VRFC 10-2458] undeclared symbol div15, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.srcs/sources_1/new/clks.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.srcs/sim_1/new/tb_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartA/Lab4_PartA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
