performing high-level synthesis for kernel: memRead
Log file: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memRead/memRead/vitis_hls.log