//! **************************************************************************
// Written by: Map P.20131013 on Sat Jan 31 14:30:46 2015
//! **************************************************************************

SCHEMATIC START;
COMP "RXN_IN<1>" LOCATE = SITE "AF13" LEVEL 1;
COMP "Q0_CLK0_GTREFCLK_PAD_N_IN" LOCATE = SITE "AB13" LEVEL 1;
COMP "RXP_IN<1>" LOCATE = SITE "AE13" LEVEL 1;
COMP "Q0_CLK0_GTREFCLK_PAD_P_IN" LOCATE = SITE "AA13" LEVEL 1;
COMP "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i" LOCATE =
        SITE "GTPE2_CHANNEL_X0Y0" LEVEL 1;
COMP "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i" LOCATE =
        SITE "GTPE2_CHANNEL_X0Y1" LEVEL 1;
COMP "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i" LOCATE =
        SITE "GTPE2_CHANNEL_X0Y3" LEVEL 1;
COMP "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i" LOCATE =
        SITE "GTPE2_CHANNEL_X0Y2" LEVEL 1;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<220> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<221> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK2;
TIMEGRP gt0_rxusrclk_i = BEL "gt0_rxresetdone_r" BEL "gt0_rxresetdone_r2" PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<221>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<221>"
        BEL "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_12" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_11" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_10" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_9" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_7" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_6" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_5" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_4" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_3" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_2" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_1" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3"
        BEL "jesd204b_rx4_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3"
        BEL "gt0_frame_check/read_counter_i_8" BEL
        "gt0_frame_check/read_counter_i_7" BEL
        "gt0_frame_check/read_counter_i_6" BEL
        "gt0_frame_check/read_counter_i_5" BEL
        "gt0_frame_check/read_counter_i_4" BEL
        "gt0_frame_check/read_counter_i_3" BEL
        "gt0_frame_check/read_counter_i_2" BEL
        "gt0_frame_check/read_counter_i_1" BEL
        "gt0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0"
        BEL "gt0_frame_check/rx_data_r3_15" BEL
        "gt0_frame_check/rx_data_r3_14" BEL "gt0_frame_check/rx_data_r3_13"
        BEL "gt0_frame_check/rx_data_r3_12" BEL
        "gt0_frame_check/rx_data_r3_11" BEL "gt0_frame_check/rx_data_r3_10"
        BEL "gt0_frame_check/rx_data_r3_9" BEL "gt0_frame_check/rx_data_r3_8"
        BEL "gt0_frame_check/rx_data_r3_7" BEL "gt0_frame_check/rx_data_r3_6"
        BEL "gt0_frame_check/rx_data_r3_5" BEL "gt0_frame_check/rx_data_r3_4"
        BEL "gt0_frame_check/rx_data_r3_3" BEL "gt0_frame_check/rx_data_r3_2"
        BEL "gt0_frame_check/rx_data_r3_1" BEL "gt0_frame_check/rx_data_r3_0"
        BEL "gt0_frame_check/rxctrl_r3_1" BEL "gt0_frame_check/rxctrl_r3_0"
        BEL "gt0_frame_check/rx_data_ram_r_28" BEL
        "gt0_frame_check/rx_data_ram_r_27" BEL
        "gt0_frame_check/rx_data_ram_r_26" BEL
        "gt0_frame_check/rx_data_ram_r_25" BEL
        "gt0_frame_check/rx_data_ram_r_24" BEL
        "gt0_frame_check/rx_data_ram_r_23" BEL
        "gt0_frame_check/rx_data_ram_r_21" BEL
        "gt0_frame_check/rx_data_ram_r_20" BEL
        "gt0_frame_check/rx_data_ram_r_19" BEL
        "gt0_frame_check/rx_data_ram_r_18" BEL
        "gt0_frame_check/rx_data_ram_r_17" BEL
        "gt0_frame_check/rx_data_ram_r_16" BEL "gt0_frame_check/begin_r" BEL
        "gt0_frame_check/rxctrl_r2_1" BEL "gt0_frame_check/rxctrl_r2_0" BEL
        "gt0_frame_check/track_data_r" BEL "gt0_frame_check/rx_data_r2_15" BEL
        "gt0_frame_check/rx_data_r2_14" BEL "gt0_frame_check/rx_data_r2_13"
        BEL "gt0_frame_check/rx_data_r2_12" BEL
        "gt0_frame_check/rx_data_r2_11" BEL "gt0_frame_check/rx_data_r2_10"
        BEL "gt0_frame_check/rx_data_r2_9" BEL "gt0_frame_check/rx_data_r2_8"
        BEL "gt0_frame_check/rx_data_r2_7" BEL "gt0_frame_check/rx_data_r2_6"
        BEL "gt0_frame_check/rx_data_r2_5" BEL "gt0_frame_check/rx_data_r2_4"
        BEL "gt0_frame_check/rx_data_r2_3" BEL "gt0_frame_check/rx_data_r2_2"
        BEL "gt0_frame_check/rx_data_r2_1" BEL "gt0_frame_check/rx_data_r2_0"
        BEL "gt0_frame_check/system_reset_r" BEL
        "gt0_frame_check/start_of_packet_detected_r" BEL
        "gt0_frame_check/reset_on_error_in_r" BEL "gt0_frame_check/rxctrl_r_1"
        BEL "gt0_frame_check/rxctrl_r_0" BEL "gt0_frame_check/rx_data_r_15"
        BEL "gt0_frame_check/rx_data_r_14" BEL "gt0_frame_check/rx_data_r_13"
        BEL "gt0_frame_check/rx_data_r_12" BEL "gt0_frame_check/rx_data_r_11"
        BEL "gt0_frame_check/rx_data_r_10" BEL "gt0_frame_check/rx_data_r_9"
        BEL "gt0_frame_check/rx_data_r_8" BEL "gt0_frame_check/rx_data_r_7"
        BEL "gt0_frame_check/rx_data_r_6" BEL "gt0_frame_check/rx_data_r_5"
        BEL "gt0_frame_check/rx_data_r_4" BEL "gt0_frame_check/rx_data_r_3"
        BEL "gt0_frame_check/rx_data_r_2" BEL "gt0_frame_check/rx_data_r_1"
        BEL "gt0_frame_check/rx_data_r_0" BEL "gt0_rxresetdone_r3" BEL
        "gt0_frame_check/error_detected_r" BEL
        "gt0_frame_check/data_error_detected_r" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_wait_bypass" BEL
        "gt0_frame_check/sel" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_0" BEL
        "gt0_frame_check/read_counter_i_0" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_13" BEL
        "gt0_frame_check/rx_data_r_track_131" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_15" BEL
        "gt0_frame_check/rx_data_r_track_151" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_14" BEL
        "gt0_frame_check/rx_data_r_track_141" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_12" BEL
        "gt0_frame_check/rx_data_r_track_121" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_11" BEL
        "gt0_frame_check/rx_data_r_track_111" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_10" BEL
        "gt0_frame_check/rx_data_r_track_101" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_9" BEL
        "gt0_frame_check/rx_data_r_track_91" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_8" BEL
        "gt0_frame_check/rx_data_r_track_81" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_7" BEL
        "gt0_frame_check/rx_data_r_track_71" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_6" BEL
        "gt0_frame_check/rx_data_r_track_61" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_5" BEL
        "gt0_frame_check/rx_data_r_track_51" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_4" BEL
        "gt0_frame_check/rx_data_r_track_41" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_3" BEL
        "gt0_frame_check/rx_data_r_track_31" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_2" BEL
        "gt0_frame_check/rx_data_r_track_21" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_1" BEL
        "gt0_frame_check/rx_data_r_track_112" BEL
        "gt0_frame_check/Mshreg_rx_data_r_track_0" BEL
        "gt0_frame_check/rx_data_r_track_01" BEL
        "gt0_frame_check/Mshreg_track_data_r3" BEL
        "gt0_frame_check/track_data_r3" BEL
        "gt0_frame_check/system_reset_r_shift1" BEL
        "gt0_frame_check/system_reset_r_shift2" BEL
        "gt0_frame_check/system_reset_r_shift3" BEL
        "gt0_frame_check/rx_data_r_track_0" BEL
        "gt0_frame_check/rx_data_r_track_10" BEL
        "gt0_frame_check/rx_data_r_track_11" BEL
        "gt0_frame_check/rx_data_r_track_12" BEL
        "gt0_frame_check/rx_data_r_track_13" BEL
        "gt0_frame_check/rx_data_r_track_14" BEL
        "gt0_frame_check/rx_data_r_track_15" BEL
        "gt0_frame_check/rx_data_r_track_1" BEL
        "gt0_frame_check/rx_data_r_track_2" BEL
        "gt0_frame_check/rx_data_r_track_3" BEL
        "gt0_frame_check/rx_data_r_track_4" BEL
        "gt0_frame_check/rx_data_r_track_5" BEL
        "gt0_frame_check/rx_data_r_track_6" BEL
        "gt0_frame_check/rx_data_r_track_7" BEL
        "gt0_frame_check/rx_data_r_track_8" BEL
        "gt0_frame_check/rx_data_r_track_9";
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<220> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<221> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK2;
TIMEGRP gt1_rxusrclk_i = BEL "gt1_rxresetdone_r" BEL "gt1_rxresetdone_r2" PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<221>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<221>"
        BEL "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_12" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_11" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_10" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_9" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_7" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_6" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_5" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_4" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_3" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_2" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_1" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3"
        BEL "jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3"
        BEL "gt1_frame_check/read_counter_i_8" BEL
        "gt1_frame_check/read_counter_i_7" BEL
        "gt1_frame_check/read_counter_i_6" BEL
        "gt1_frame_check/read_counter_i_5" BEL
        "gt1_frame_check/read_counter_i_4" BEL
        "gt1_frame_check/read_counter_i_3" BEL
        "gt1_frame_check/read_counter_i_2" BEL
        "gt1_frame_check/read_counter_i_1" BEL
        "gt1_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0"
        BEL "gt1_frame_check/rx_data_r3_15" BEL
        "gt1_frame_check/rx_data_r3_14" BEL "gt1_frame_check/rx_data_r3_13"
        BEL "gt1_frame_check/rx_data_r3_12" BEL
        "gt1_frame_check/rx_data_r3_11" BEL "gt1_frame_check/rx_data_r3_10"
        BEL "gt1_frame_check/rx_data_r3_9" BEL "gt1_frame_check/rx_data_r3_8"
        BEL "gt1_frame_check/rx_data_r3_7" BEL "gt1_frame_check/rx_data_r3_6"
        BEL "gt1_frame_check/rx_data_r3_5" BEL "gt1_frame_check/rx_data_r3_4"
        BEL "gt1_frame_check/rx_data_r3_3" BEL "gt1_frame_check/rx_data_r3_2"
        BEL "gt1_frame_check/rx_data_r3_1" BEL "gt1_frame_check/rx_data_r3_0"
        BEL "gt1_frame_check/rxctrl_r3_1" BEL "gt1_frame_check/rxctrl_r3_0"
        BEL "gt1_frame_check/rx_data_ram_r_28" BEL
        "gt1_frame_check/rx_data_ram_r_27" BEL
        "gt1_frame_check/rx_data_ram_r_26" BEL
        "gt1_frame_check/rx_data_ram_r_25" BEL
        "gt1_frame_check/rx_data_ram_r_24" BEL
        "gt1_frame_check/rx_data_ram_r_23" BEL
        "gt1_frame_check/rx_data_ram_r_21" BEL
        "gt1_frame_check/rx_data_ram_r_20" BEL
        "gt1_frame_check/rx_data_ram_r_19" BEL
        "gt1_frame_check/rx_data_ram_r_18" BEL
        "gt1_frame_check/rx_data_ram_r_17" BEL
        "gt1_frame_check/rx_data_ram_r_16" BEL "gt1_frame_check/begin_r" BEL
        "gt1_frame_check/rxctrl_r2_1" BEL "gt1_frame_check/rxctrl_r2_0" BEL
        "gt1_frame_check/track_data_r" BEL "gt1_frame_check/rx_data_r2_15" BEL
        "gt1_frame_check/rx_data_r2_14" BEL "gt1_frame_check/rx_data_r2_13"
        BEL "gt1_frame_check/rx_data_r2_12" BEL
        "gt1_frame_check/rx_data_r2_11" BEL "gt1_frame_check/rx_data_r2_10"
        BEL "gt1_frame_check/rx_data_r2_9" BEL "gt1_frame_check/rx_data_r2_8"
        BEL "gt1_frame_check/rx_data_r2_7" BEL "gt1_frame_check/rx_data_r2_6"
        BEL "gt1_frame_check/rx_data_r2_5" BEL "gt1_frame_check/rx_data_r2_4"
        BEL "gt1_frame_check/rx_data_r2_3" BEL "gt1_frame_check/rx_data_r2_2"
        BEL "gt1_frame_check/rx_data_r2_1" BEL "gt1_frame_check/rx_data_r2_0"
        BEL "gt1_frame_check/system_reset_r" BEL
        "gt1_frame_check/start_of_packet_detected_r" BEL
        "gt1_frame_check/reset_on_error_in_r" BEL "gt1_frame_check/rxctrl_r_1"
        BEL "gt1_frame_check/rxctrl_r_0" BEL "gt1_frame_check/rx_data_r_15"
        BEL "gt1_frame_check/rx_data_r_14" BEL "gt1_frame_check/rx_data_r_13"
        BEL "gt1_frame_check/rx_data_r_12" BEL "gt1_frame_check/rx_data_r_11"
        BEL "gt1_frame_check/rx_data_r_10" BEL "gt1_frame_check/rx_data_r_9"
        BEL "gt1_frame_check/rx_data_r_8" BEL "gt1_frame_check/rx_data_r_7"
        BEL "gt1_frame_check/rx_data_r_6" BEL "gt1_frame_check/rx_data_r_5"
        BEL "gt1_frame_check/rx_data_r_4" BEL "gt1_frame_check/rx_data_r_3"
        BEL "gt1_frame_check/rx_data_r_2" BEL "gt1_frame_check/rx_data_r_1"
        BEL "gt1_frame_check/rx_data_r_0" BEL "gt1_rxresetdone_r3" BEL
        "gt1_frame_check/error_detected_r" BEL
        "gt1_frame_check/data_error_detected_r" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass" BEL
        "gt1_frame_check/sel" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_0" BEL
        "gt1_frame_check/read_counter_i_0" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_13" BEL
        "gt1_frame_check/rx_data_r_track_131" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_15" BEL
        "gt1_frame_check/rx_data_r_track_151" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_14" BEL
        "gt1_frame_check/rx_data_r_track_141" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_12" BEL
        "gt1_frame_check/rx_data_r_track_121" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_11" BEL
        "gt1_frame_check/rx_data_r_track_111" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_10" BEL
        "gt1_frame_check/rx_data_r_track_101" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_9" BEL
        "gt1_frame_check/rx_data_r_track_91" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_8" BEL
        "gt1_frame_check/rx_data_r_track_81" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_7" BEL
        "gt1_frame_check/rx_data_r_track_71" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_6" BEL
        "gt1_frame_check/rx_data_r_track_61" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_5" BEL
        "gt1_frame_check/rx_data_r_track_51" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_4" BEL
        "gt1_frame_check/rx_data_r_track_41" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_3" BEL
        "gt1_frame_check/rx_data_r_track_31" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_2" BEL
        "gt1_frame_check/rx_data_r_track_21" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_1" BEL
        "gt1_frame_check/rx_data_r_track_112" BEL
        "gt1_frame_check/Mshreg_rx_data_r_track_0" BEL
        "gt1_frame_check/rx_data_r_track_01" BEL
        "gt1_frame_check/Mshreg_track_data_r3" BEL
        "gt1_frame_check/track_data_r3" BEL
        "gt1_frame_check/system_reset_r_shift1" BEL
        "gt1_frame_check/system_reset_r_shift2" BEL
        "gt1_frame_check/system_reset_r_shift3" BEL
        "gt1_frame_check/rx_data_r_track_0" BEL
        "gt1_frame_check/rx_data_r_track_10" BEL
        "gt1_frame_check/rx_data_r_track_11" BEL
        "gt1_frame_check/rx_data_r_track_12" BEL
        "gt1_frame_check/rx_data_r_track_13" BEL
        "gt1_frame_check/rx_data_r_track_14" BEL
        "gt1_frame_check/rx_data_r_track_15" BEL
        "gt1_frame_check/rx_data_r_track_1" BEL
        "gt1_frame_check/rx_data_r_track_2" BEL
        "gt1_frame_check/rx_data_r_track_3" BEL
        "gt1_frame_check/rx_data_r_track_4" BEL
        "gt1_frame_check/rx_data_r_track_5" BEL
        "gt1_frame_check/rx_data_r_track_6" BEL
        "gt1_frame_check/rx_data_r_track_7" BEL
        "gt1_frame_check/rx_data_r_track_8" BEL
        "gt1_frame_check/rx_data_r_track_9";
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<220> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<221> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK2;
TIMEGRP gt2_rxusrclk_i = BEL "gt2_rxresetdone_r" BEL "gt2_rxresetdone_r2" PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<221>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<221>"
        BEL "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_12" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_11" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_10" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_9" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_8" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_7" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_6" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_5" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_4" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_3" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_2" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_1" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3"
        BEL "jesd204b_rx4_init_i/gt2_rxresetfsm_i/run_phase_alignment_int_s3"
        BEL "gt2_frame_check/read_counter_i_8" BEL
        "gt2_frame_check/read_counter_i_7" BEL
        "gt2_frame_check/read_counter_i_6" BEL
        "gt2_frame_check/read_counter_i_5" BEL
        "gt2_frame_check/read_counter_i_4" BEL
        "gt2_frame_check/read_counter_i_3" BEL
        "gt2_frame_check/read_counter_i_2" BEL
        "gt2_frame_check/read_counter_i_1" BEL
        "gt2_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0"
        BEL "gt2_frame_check/rx_data_r3_15" BEL
        "gt2_frame_check/rx_data_r3_14" BEL "gt2_frame_check/rx_data_r3_13"
        BEL "gt2_frame_check/rx_data_r3_12" BEL
        "gt2_frame_check/rx_data_r3_11" BEL "gt2_frame_check/rx_data_r3_10"
        BEL "gt2_frame_check/rx_data_r3_9" BEL "gt2_frame_check/rx_data_r3_8"
        BEL "gt2_frame_check/rx_data_r3_7" BEL "gt2_frame_check/rx_data_r3_6"
        BEL "gt2_frame_check/rx_data_r3_5" BEL "gt2_frame_check/rx_data_r3_4"
        BEL "gt2_frame_check/rx_data_r3_3" BEL "gt2_frame_check/rx_data_r3_2"
        BEL "gt2_frame_check/rx_data_r3_1" BEL "gt2_frame_check/rx_data_r3_0"
        BEL "gt2_frame_check/rxctrl_r3_1" BEL "gt2_frame_check/rxctrl_r3_0"
        BEL "gt2_frame_check/rx_data_ram_r_28" BEL
        "gt2_frame_check/rx_data_ram_r_27" BEL
        "gt2_frame_check/rx_data_ram_r_26" BEL
        "gt2_frame_check/rx_data_ram_r_25" BEL
        "gt2_frame_check/rx_data_ram_r_24" BEL
        "gt2_frame_check/rx_data_ram_r_23" BEL
        "gt2_frame_check/rx_data_ram_r_21" BEL
        "gt2_frame_check/rx_data_ram_r_20" BEL
        "gt2_frame_check/rx_data_ram_r_19" BEL
        "gt2_frame_check/rx_data_ram_r_18" BEL
        "gt2_frame_check/rx_data_ram_r_17" BEL
        "gt2_frame_check/rx_data_ram_r_16" BEL "gt2_frame_check/begin_r" BEL
        "gt2_frame_check/rxctrl_r2_1" BEL "gt2_frame_check/rxctrl_r2_0" BEL
        "gt2_frame_check/track_data_r" BEL "gt2_frame_check/rx_data_r2_15" BEL
        "gt2_frame_check/rx_data_r2_14" BEL "gt2_frame_check/rx_data_r2_13"
        BEL "gt2_frame_check/rx_data_r2_12" BEL
        "gt2_frame_check/rx_data_r2_11" BEL "gt2_frame_check/rx_data_r2_10"
        BEL "gt2_frame_check/rx_data_r2_9" BEL "gt2_frame_check/rx_data_r2_8"
        BEL "gt2_frame_check/rx_data_r2_7" BEL "gt2_frame_check/rx_data_r2_6"
        BEL "gt2_frame_check/rx_data_r2_5" BEL "gt2_frame_check/rx_data_r2_4"
        BEL "gt2_frame_check/rx_data_r2_3" BEL "gt2_frame_check/rx_data_r2_2"
        BEL "gt2_frame_check/rx_data_r2_1" BEL "gt2_frame_check/rx_data_r2_0"
        BEL "gt2_frame_check/system_reset_r" BEL
        "gt2_frame_check/start_of_packet_detected_r" BEL
        "gt2_frame_check/reset_on_error_in_r" BEL "gt2_frame_check/rxctrl_r_1"
        BEL "gt2_frame_check/rxctrl_r_0" BEL "gt2_frame_check/rx_data_r_15"
        BEL "gt2_frame_check/rx_data_r_14" BEL "gt2_frame_check/rx_data_r_13"
        BEL "gt2_frame_check/rx_data_r_12" BEL "gt2_frame_check/rx_data_r_11"
        BEL "gt2_frame_check/rx_data_r_10" BEL "gt2_frame_check/rx_data_r_9"
        BEL "gt2_frame_check/rx_data_r_8" BEL "gt2_frame_check/rx_data_r_7"
        BEL "gt2_frame_check/rx_data_r_6" BEL "gt2_frame_check/rx_data_r_5"
        BEL "gt2_frame_check/rx_data_r_4" BEL "gt2_frame_check/rx_data_r_3"
        BEL "gt2_frame_check/rx_data_r_2" BEL "gt2_frame_check/rx_data_r_1"
        BEL "gt2_frame_check/rx_data_r_0" BEL "gt2_rxresetdone_r3" BEL
        "gt2_frame_check/error_detected_r" BEL
        "gt2_frame_check/data_error_detected_r" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass" BEL
        "gt2_frame_check/sel" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_0" BEL
        "gt2_frame_check/read_counter_i_0" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_13" BEL
        "gt2_frame_check/rx_data_r_track_131" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_15" BEL
        "gt2_frame_check/rx_data_r_track_151" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_14" BEL
        "gt2_frame_check/rx_data_r_track_141" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_12" BEL
        "gt2_frame_check/rx_data_r_track_121" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_11" BEL
        "gt2_frame_check/rx_data_r_track_111" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_10" BEL
        "gt2_frame_check/rx_data_r_track_101" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_9" BEL
        "gt2_frame_check/rx_data_r_track_91" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_8" BEL
        "gt2_frame_check/rx_data_r_track_81" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_7" BEL
        "gt2_frame_check/rx_data_r_track_71" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_6" BEL
        "gt2_frame_check/rx_data_r_track_61" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_5" BEL
        "gt2_frame_check/rx_data_r_track_51" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_4" BEL
        "gt2_frame_check/rx_data_r_track_41" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_3" BEL
        "gt2_frame_check/rx_data_r_track_31" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_2" BEL
        "gt2_frame_check/rx_data_r_track_21" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_1" BEL
        "gt2_frame_check/rx_data_r_track_112" BEL
        "gt2_frame_check/Mshreg_rx_data_r_track_0" BEL
        "gt2_frame_check/rx_data_r_track_01" BEL
        "gt2_frame_check/Mshreg_track_data_r3" BEL
        "gt2_frame_check/track_data_r3" BEL
        "gt2_frame_check/system_reset_r_shift1" BEL
        "gt2_frame_check/system_reset_r_shift2" BEL
        "gt2_frame_check/system_reset_r_shift3" BEL
        "gt2_frame_check/rx_data_r_track_0" BEL
        "gt2_frame_check/rx_data_r_track_10" BEL
        "gt2_frame_check/rx_data_r_track_11" BEL
        "gt2_frame_check/rx_data_r_track_12" BEL
        "gt2_frame_check/rx_data_r_track_13" BEL
        "gt2_frame_check/rx_data_r_track_14" BEL
        "gt2_frame_check/rx_data_r_track_15" BEL
        "gt2_frame_check/rx_data_r_track_1" BEL
        "gt2_frame_check/rx_data_r_track_2" BEL
        "gt2_frame_check/rx_data_r_track_3" BEL
        "gt2_frame_check/rx_data_r_track_4" BEL
        "gt2_frame_check/rx_data_r_track_5" BEL
        "gt2_frame_check/rx_data_r_track_6" BEL
        "gt2_frame_check/rx_data_r_track_7" BEL
        "gt2_frame_check/rx_data_r_track_8" BEL
        "gt2_frame_check/rx_data_r_track_9";
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<220> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<221> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i"
        PINNAME RXUSRCLK2;
TIMEGRP gt3_rxusrclk_i = BEL "gt3_rxresetdone_r" BEL "gt3_rxresetdone_r2" PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<221>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<220>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<221>"
        BEL "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_10" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_9" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_7" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_6" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_5" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_4" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_2" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_1" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rx_fsm_reset_done_int_s3"
        BEL "jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int_s3"
        BEL "gt3_frame_check/read_counter_i_8" BEL
        "gt3_frame_check/read_counter_i_7" BEL
        "gt3_frame_check/read_counter_i_6" BEL
        "gt3_frame_check/read_counter_i_5" BEL
        "gt3_frame_check/read_counter_i_4" BEL
        "gt3_frame_check/read_counter_i_3" BEL
        "gt3_frame_check/read_counter_i_2" BEL
        "gt3_frame_check/read_counter_i_1" BEL
        "gt3_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0"
        BEL "gt3_frame_check/rx_data_r3_15" BEL
        "gt3_frame_check/rx_data_r3_14" BEL "gt3_frame_check/rx_data_r3_13"
        BEL "gt3_frame_check/rx_data_r3_12" BEL
        "gt3_frame_check/rx_data_r3_11" BEL "gt3_frame_check/rx_data_r3_10"
        BEL "gt3_frame_check/rx_data_r3_9" BEL "gt3_frame_check/rx_data_r3_8"
        BEL "gt3_frame_check/rx_data_r3_7" BEL "gt3_frame_check/rx_data_r3_6"
        BEL "gt3_frame_check/rx_data_r3_5" BEL "gt3_frame_check/rx_data_r3_4"
        BEL "gt3_frame_check/rx_data_r3_3" BEL "gt3_frame_check/rx_data_r3_2"
        BEL "gt3_frame_check/rx_data_r3_1" BEL "gt3_frame_check/rx_data_r3_0"
        BEL "gt3_frame_check/rxctrl_r3_1" BEL "gt3_frame_check/rxctrl_r3_0"
        BEL "gt3_frame_check/rx_data_ram_r_28" BEL
        "gt3_frame_check/rx_data_ram_r_27" BEL
        "gt3_frame_check/rx_data_ram_r_26" BEL
        "gt3_frame_check/rx_data_ram_r_25" BEL
        "gt3_frame_check/rx_data_ram_r_24" BEL
        "gt3_frame_check/rx_data_ram_r_23" BEL
        "gt3_frame_check/rx_data_ram_r_21" BEL
        "gt3_frame_check/rx_data_ram_r_20" BEL
        "gt3_frame_check/rx_data_ram_r_19" BEL
        "gt3_frame_check/rx_data_ram_r_18" BEL
        "gt3_frame_check/rx_data_ram_r_17" BEL
        "gt3_frame_check/rx_data_ram_r_16" BEL "gt3_frame_check/begin_r" BEL
        "gt3_frame_check/rxctrl_r2_1" BEL "gt3_frame_check/rxctrl_r2_0" BEL
        "gt3_frame_check/track_data_r" BEL "gt3_frame_check/rx_data_r2_15" BEL
        "gt3_frame_check/rx_data_r2_14" BEL "gt3_frame_check/rx_data_r2_13"
        BEL "gt3_frame_check/rx_data_r2_12" BEL
        "gt3_frame_check/rx_data_r2_11" BEL "gt3_frame_check/rx_data_r2_10"
        BEL "gt3_frame_check/rx_data_r2_9" BEL "gt3_frame_check/rx_data_r2_8"
        BEL "gt3_frame_check/rx_data_r2_7" BEL "gt3_frame_check/rx_data_r2_6"
        BEL "gt3_frame_check/rx_data_r2_5" BEL "gt3_frame_check/rx_data_r2_4"
        BEL "gt3_frame_check/rx_data_r2_3" BEL "gt3_frame_check/rx_data_r2_2"
        BEL "gt3_frame_check/rx_data_r2_1" BEL "gt3_frame_check/rx_data_r2_0"
        BEL "gt3_frame_check/system_reset_r" BEL
        "gt3_frame_check/start_of_packet_detected_r" BEL
        "gt3_frame_check/reset_on_error_in_r" BEL "gt3_frame_check/rxctrl_r_1"
        BEL "gt3_frame_check/rxctrl_r_0" BEL "gt3_frame_check/rx_data_r_15"
        BEL "gt3_frame_check/rx_data_r_14" BEL "gt3_frame_check/rx_data_r_13"
        BEL "gt3_frame_check/rx_data_r_12" BEL "gt3_frame_check/rx_data_r_11"
        BEL "gt3_frame_check/rx_data_r_10" BEL "gt3_frame_check/rx_data_r_9"
        BEL "gt3_frame_check/rx_data_r_8" BEL "gt3_frame_check/rx_data_r_7"
        BEL "gt3_frame_check/rx_data_r_6" BEL "gt3_frame_check/rx_data_r_5"
        BEL "gt3_frame_check/rx_data_r_4" BEL "gt3_frame_check/rx_data_r_3"
        BEL "gt3_frame_check/rx_data_r_2" BEL "gt3_frame_check/rx_data_r_1"
        BEL "gt3_frame_check/rx_data_r_0" BEL "gt3_rxresetdone_r3" BEL
        "gt3_frame_check/error_detected_r" BEL
        "gt3_frame_check/data_error_detected_r" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass" BEL
        "gt3_frame_check/sel" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0" BEL
        "gt3_frame_check/read_counter_i_0" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_13" BEL
        "gt3_frame_check/rx_data_r_track_131" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_15" BEL
        "gt3_frame_check/rx_data_r_track_151" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_14" BEL
        "gt3_frame_check/rx_data_r_track_141" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_12" BEL
        "gt3_frame_check/rx_data_r_track_121" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_11" BEL
        "gt3_frame_check/rx_data_r_track_111" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_10" BEL
        "gt3_frame_check/rx_data_r_track_101" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_9" BEL
        "gt3_frame_check/rx_data_r_track_91" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_8" BEL
        "gt3_frame_check/rx_data_r_track_81" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_7" BEL
        "gt3_frame_check/rx_data_r_track_71" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_6" BEL
        "gt3_frame_check/rx_data_r_track_61" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_5" BEL
        "gt3_frame_check/rx_data_r_track_51" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_4" BEL
        "gt3_frame_check/rx_data_r_track_41" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_3" BEL
        "gt3_frame_check/rx_data_r_track_31" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_2" BEL
        "gt3_frame_check/rx_data_r_track_21" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_1" BEL
        "gt3_frame_check/rx_data_r_track_112" BEL
        "gt3_frame_check/Mshreg_rx_data_r_track_0" BEL
        "gt3_frame_check/rx_data_r_track_01" BEL
        "gt3_frame_check/Mshreg_track_data_r3" BEL
        "gt3_frame_check/track_data_r3" BEL
        "gt3_frame_check/system_reset_r_shift1" BEL
        "gt3_frame_check/system_reset_r_shift2" BEL
        "gt3_frame_check/system_reset_r_shift3" BEL
        "gt3_frame_check/rx_data_r_track_0" BEL
        "gt3_frame_check/rx_data_r_track_10" BEL
        "gt3_frame_check/rx_data_r_track_11" BEL
        "gt3_frame_check/rx_data_r_track_12" BEL
        "gt3_frame_check/rx_data_r_track_13" BEL
        "gt3_frame_check/rx_data_r_track_14" BEL
        "gt3_frame_check/rx_data_r_track_15" BEL
        "gt3_frame_check/rx_data_r_track_1" BEL
        "gt3_frame_check/rx_data_r_track_2" BEL
        "gt3_frame_check/rx_data_r_track_3" BEL
        "gt3_frame_check/rx_data_r_track_4" BEL
        "gt3_frame_check/rx_data_r_track_5" BEL
        "gt3_frame_check/rx_data_r_track_6" BEL
        "gt3_frame_check/rx_data_r_track_7" BEL
        "gt3_frame_check/rx_data_r_track_8" BEL
        "gt3_frame_check/rx_data_r_track_9";
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i_pins<27> = BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i" PINNAME
        GTREFCLK0;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<33>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1"
        PINNAME CLKBWRCLK;
TIMEGRP D_CLK = PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i_pins<27>" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<33>";
TIMEGRP q0_clk0_refclk_i = PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i_pins<27>" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<33>";
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i_pins<29> = BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i" PINNAME
        PLL0LOCKDETCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<14> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i"
        PINNAME DRPCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<14> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i"
        PINNAME DRPCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<14> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i"
        PINNAME DRPCLK;
PIN jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<14> =
        BEL "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i"
        PINNAME DRPCLK;
TIMEGRP drpclk_in_i = PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i_pins<29>" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_10" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_9" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_8" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_7" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_6" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_5" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_4" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_3" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_2" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_1" BEL
        "jesd204b_rx4_init_i/rx_cdrlock_counter_0" PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i_pins<14>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i_pins<14>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i_pins<14>"
        PIN
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i_pins<14>"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rxpmaresetdone_sss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_ss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/drp_op_done_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_15"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_14"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_13"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_12"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_11"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_10"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_9"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_7"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_6"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_5"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_4"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_0"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rxpmaresetdone_sss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_ss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/drp_op_done_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_15"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_14"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_13"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_12"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_11"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_10"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_9"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_7"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_6"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_5"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_4"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_0"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rxpmaresetdone_sss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_ss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/drp_op_done_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_15"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_14"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_13"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_12"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_11"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_10"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_9"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_7"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_6"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_5"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_4"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_0"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rxpmaresetdone_sss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_ss"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/drp_op_done_o"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_15"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_14"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_13"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_12"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_11"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_10"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_9"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_7"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_6"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_5"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_4"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_3"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_2"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_1"
        BEL
        "jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_0"
        BEL "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_9" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_8" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_7" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_6" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_5" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_4" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_2" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_1" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_count_0" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_18" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_17" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_16" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_15" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_14" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_13" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_12" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_11" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_10" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_9" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_8" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_7" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_6" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_5" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_4" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_2" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_1" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_counter_0" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_count_5" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_count_4" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_count_3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_count_2" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_count_1" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_count_0" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rx_state_FSM_FFd2" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rx_state_FSM_FFd4" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rx_state_FSM_FFd3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_RXRESETDONE/data_sync" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_PLL0LOCK/data_sync" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_prev" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rxresetdone_s3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass_s3" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_9" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_8" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_7" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_6" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_5" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_4" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_3" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_2" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_1" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_count_0" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_18" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_17" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_16" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_15" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_14" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_13" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_12" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_11" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_10" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_9" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_8" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_7" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_6" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_5" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_4" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_3" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_2" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_1" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_counter_0" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rx_state_FSM_FFd2" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rx_state_FSM_FFd4" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rx_state_FSM_FFd3" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_PLL0LOCK/data_sync" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s3" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass_s3" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_9" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_8" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_7" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_6" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_5" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_4" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_3" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_2" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_1" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_count_0" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_18" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_17" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_16" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_15" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_14" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_13" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_12" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_11" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_10" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_9" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_8" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_7" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_6" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_5" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_4" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_3" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_2" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_1" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_0" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd3" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_PLL0LOCK/data_sync" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rxresetdone_s3" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_s3" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_9" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_8" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_7" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_6" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_5" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_4" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_3" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_2" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_1" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_0" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_18" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_17" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_16" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_15" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_14" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_13" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_12" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_11" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_10" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_9" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_8" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_7" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_6" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_5" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_4" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_3" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_2" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_1" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_0" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_PLL0LOCK/data_sync" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rxresetdone_s3" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_s3" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_100us" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_1us" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_2ms" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_tlock_max" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_100us" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_1us" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_2ms" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_tlock_max" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_100us" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_1us" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_tlock_max" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_2ms" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rx_fsm_reset_done_int" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/MMCM_RESET" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/GTRXRESET" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/RXUSERRDY" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/reset_time_out" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll_reset_asserted" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rx_fsm_reset_done_int" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/MMCM_RESET" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/run_phase_alignment_int" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/RXUSERRDY" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/reset_time_out" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/pll_reset_asserted" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/MMCM_RESET" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/GTRXRESET" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/RXUSERRDY" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/reset_time_out" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/pll_reset_asserted" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/run_phase_alignment_int" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/GTRXRESET" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/RXUSERRDY" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/reset_time_out" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/pll_reset_asserted" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/PLL0_RESET" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/rx_state_FSM_FFd1" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/init_wait_done" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/rx_state_FSM_FFd1" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd1" BEL
        "jesd204b_rx4_init_i/rx_cdrlocked" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/mmcm_lock_reclocked" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/mmcm_lock_reclocked" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/mmcm_lock_reclocked" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_reclocked" BEL
        "jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge" BEL
        "jesd204b_rx4_init_i/gt2_rxresetfsm_i/pll0lock_ris_edge" BEL
        "jesd204b_rx4_init_i/gt1_rxresetfsm_i/pll0lock_ris_edge" BEL
        "jesd204b_rx4_init_i/gt0_rxresetfsm_i/pll0lock_ris_edge";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<32>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1"
        PINNAME CLKARDCLK;
TIMEGRP J_CLK = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        BEL "U_icon_pro/U0/U_ICON/U_TDO_reg" BEL
        "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_A7.U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<32>";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_q0_clk0_refclk_i = PERIOD TIMEGRP "q0_clk0_refclk_i" 8.138 ns HIGH 50%;
TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns HIGH 50%;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

