// Seed: 560305668
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_4 = 0;
  output tri id_1;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3,
    output uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10,
    input tri0 id_11,
    output logic id_12
);
  logic id_14, id_15;
  initial id_12 = -1'h0;
  assign id_9 = -1;
  wire id_16;
  assign id_12 = (-1'b0) - 1;
  logic id_17;
  ;
  assign id_16 = (id_3);
  logic id_18;
  wire  id_19;
  wire  id_20;
  parameter id_21 = -1;
  module_0 modCall_1 (
      id_21,
      id_16
  );
  assign id_12 = 1;
  and primCall (
      id_1, id_2, id_6, id_10, id_5, id_19, id_11, id_17, id_18, id_15, id_3, id_20, id_21, id_7
  );
endmodule
