; generated by ARM C/C++ Compiler, 4.1 [Build 894]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o..\Output\modbus.o --asm_dir=..\Listing\ --list_dir=..\Listing\ --depend=..\Output\modbus.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=870 -I..\APP -I..\drive -I..\Include -I..\Libraries\CMSIS\inc -I..\Libraries\CMSIS\src -I..\Libraries\FWlib\inc -I..\Libraries\FWlib\src -I..\Listing -I..\Output -I..\Project -I..\STemWinLibrary522\Config -I..\STemWinLibrary522\emWinTask -I..\STemWinLibrary522\GUILib -I..\STemWinLibrary522\inc -I..\User -I..\USB\STM32_USB_HOST_Library\Class\HID\inc -I..\USB\STM32_USB_HOST_Library\Class\MSC\src -I..\USB\STM32_USB_HOST_Library\Core\src -I..\USB\USB_APP -I..\USB\STM32_USB_HOST_Library\Class\HID\src -I..\USB\STM32_USB_HOST_Library\Class\MSC\inc -I..\USB\STM32_USB_HOST_Library\Core\inc -I..\USB\STM32_USB_OTG_Driver\inc -I..\FATFS\exfuns -I..\FATFS\src\option -I..\FATFS\src -I..\MALLOC -ID:\Keil\ARM\RV31\Inc -ID:\Keil\ARM\CMSIS\Include -ID:\Keil\ARM\Inc\ST\STM32F4xx -DUSE_STDPERIPH_DRIVER -DSTM32F40XX -DUSE_USB_OTG_FS -DUSE_EMBEDDED_PHY -DUSE_USB_OTG_HS -DSTM32F40XX --omf_browse=..\Output\modbus.crf ..\drive\modbus.c]
                          THUMB

                          AREA ||i.Hardware_CRC||, CODE, READONLY, ALIGN=1

                  Hardware_CRC PROC
;;;895    //-----------------------------CRC检测--------------------------------------------//
;;;896    vu16 Hardware_CRC(vu8 *p_buffer,vu8 count)    //CRC16
000000  b530              PUSH     {r4,r5,lr}
;;;897    {
000002  4603              MOV      r3,r0
;;;898    	vu16 CRC_Result=0xffff;
000004  f64f70ff          MOV      r0,#0xffff
;;;899    	vu8 i;
;;;900    	if(count==0)
000008  b901              CBNZ     r1,|L1.12|
;;;901    	{
;;;902    		count=1;
00000a  2101              MOVS     r1,#1
                  |L1.12|
;;;903    	}
;;;904    	while(count--)
;;;905    	{
;;;906    		CRC_Result^=*p_buffer;
;;;907    		for(i=0;i<8;i++)
;;;908    		{
;;;909    			if(CRC_Result&1)
;;;910    			{
;;;911    				CRC_Result>>=1;
;;;912    				CRC_Result^=0xA001;
00000c  f24a0401          MOV      r4,#0xa001
;;;913    			}
;;;914    			else 
;;;915    			{
;;;916    				CRC_Result>>=1;
;;;917    			}
;;;918    		}
;;;919    		p_buffer++;
000010  e00e              B        |L1.48|
                  |L1.18|
000012  781a              LDRB     r2,[r3,#0]            ;906
000014  4050              EORS     r0,r0,r2              ;906
000016  2200              MOVS     r2,#0                 ;907
000018  e007              B        |L1.42|
                  |L1.26|
00001a  07c5              LSLS     r5,r0,#31             ;909
00001c  d002              BEQ      |L1.36|
00001e  0840              LSRS     r0,r0,#1              ;911
000020  4060              EORS     r0,r0,r4              ;912
000022  e000              B        |L1.38|
                  |L1.36|
000024  0840              LSRS     r0,r0,#1              ;916
                  |L1.38|
000026  1c52              ADDS     r2,r2,#1              ;907
000028  b2d2              UXTB     r2,r2                 ;907
                  |L1.42|
00002a  2a08              CMP      r2,#8                 ;907
00002c  d3f5              BCC      |L1.26|
00002e  1c5b              ADDS     r3,r3,#1
                  |L1.48|
000030  000a              MOVS     r2,r1                 ;904
000032  f1a10101          SUB      r1,r1,#1              ;904
000036  b2c9              UXTB     r1,r1                 ;904
000038  d1eb              BNE      |L1.18|
;;;920    	}
;;;921    	return CRC_Result;
;;;922    }
00003a  bd30              POP      {r4,r5,pc}
                          ENDP


                          AREA ||i.Transformation_ADC||, CODE, READONLY, ALIGN=2

                  Transformation_ADC PROC
;;;651    //===============================AD值转换成测量值============================================//
;;;652    void Transformation_ADC(void)  
000000  b5f0              PUSH     {r4-r7,lr}
;;;653    {
;;;654    	vu32 var32;
;;;655    	vu32 var32a;
;;;656    /*****************************内阻测量电压转换*******************************************/
;;;657    	var32 = Vmon1_value;
000002  48bb              LDR      r0,|L2.752|
000004  6800              LDR      r0,[r0,#0]  ; Vmon1_value
;;;658    	var32 = var32 * REG_CorrectionV;  
000006  4cbb              LDR      r4,|L2.756|
000008  6821              LDR      r1,[r4,#0]  ; Correct_Parametet
00000a  4341              MULS     r1,r0,r1
;;;659    	if ((Polar & 0x01) == 0x01)		  
00000c  4bba              LDR      r3,|L2.760|
00000e  7818              LDRB     r0,[r3,#0]  ; correct_por
000010  07c2              LSLS     r2,r0,#31
;;;660    	{
;;;661    		if (var32 < REG_ReadV_Offset) 
000012  f1040034          ADD      r0,r4,#0x34
000016  d007              BEQ      |L2.40|
000018  6802              LDR      r2,[r0,#0]  ; Correct_Strong
00001a  428a              CMP      r2,r1
00001c  d901              BLS      |L2.34|
;;;662    		{
;;;663    			var32 = 0;
00001e  2100              MOVS     r1,#0
000020  e004              B        |L2.44|
                  |L2.34|
;;;664    		}
;;;665    		else var32 = var32 - REG_ReadV_Offset;
000022  6802              LDR      r2,[r0,#0]  ; Correct_Strong
000024  1a89              SUBS     r1,r1,r2
000026  e001              B        |L2.44|
                  |L2.40|
;;;666    	}
;;;667    	else var32 = var32 + REG_ReadV_Offset;
000028  6802              LDR      r2,[r0,#0]  ; Correct_Strong
00002a  4411              ADD      r1,r1,r2
                  |L2.44|
;;;668    	var32 = var32 >> 12;
00002c  0b09              LSRS     r1,r1,#12
;;;669    	if (var32 < 30) var32 = 0;				  //40mV以下清零
00002e  291e              CMP      r1,#0x1e
000030  d200              BCS      |L2.52|
000032  2100              MOVS     r1,#0
                  |L2.52|
;;;670    	Voltage = var32;
000034  4aaf              LDR      r2,|L2.756|
000036  3268              ADDS     r2,r2,#0x68
000038  6291              STR      r1,[r2,#0x28]  ; Run_Control
;;;671    	DISS_Voltage=Voltage;
00003a  6a91              LDR      r1,[r2,#0x28]  ; Run_Control
00003c  ee001a10          VMOV     s0,r1
000040  49ae              LDR      r1,|L2.764|
000042  eef80a40          VCVT.F32.U32 s1,s0
;;;672    	DISS_Voltage=DISS_Voltage/1000;//计算显示电压
000046  ed9f0aae          VLDR     s0,|L2.768|
00004a  ee801a80          VDIV.F32 s2,s1,s0
00004e  ed811a00          VSTR     s2,[r1,#0]
;;;673    	var32 = 0;
;;;674    	/*******************负载测量电流转换**************************************/
;;;675    	var32 = Imon1_value;
000052  49ac              LDR      r1,|L2.772|
000054  680d              LDR      r5,[r1,#0]  ; Imon1_value
;;;676    	var32 = var32 * REG_Load_A;  
000056  6861              LDR      r1,[r4,#4]  ; Correct_Parametet
000058  4369              MULS     r1,r5,r1
;;;677    	if ((Polar1 & 0x01) == 0x01)		  
00005a  785d              LDRB     r5,[r3,#1]  ; correct_por
00005c  07ed              LSLS     r5,r5,#31
00005e  d007              BEQ      |L2.112|
;;;678    	{
;;;679    		if (var32 < REG_LoadA_Offset) 
000060  6845              LDR      r5,[r0,#4]  ; Correct_Strong
000062  428d              CMP      r5,r1
000064  d901              BLS      |L2.106|
;;;680    		{
;;;681    			var32 = 0;
000066  2100              MOVS     r1,#0
000068  e004              B        |L2.116|
                  |L2.106|
;;;682    		}
;;;683    		else var32 = var32 - REG_LoadA_Offset;
00006a  6845              LDR      r5,[r0,#4]  ; Correct_Strong
00006c  1b49              SUBS     r1,r1,r5
00006e  e001              B        |L2.116|
                  |L2.112|
;;;684    	}
;;;685    	else var32 = var32 + REG_LoadA_Offset;
000070  6845              LDR      r5,[r0,#4]  ; Correct_Strong
000072  4429              ADD      r1,r1,r5
                  |L2.116|
;;;686    	var32 = var32 >> 12;
000074  0b09              LSRS     r1,r1,#12
;;;687    	Laod_Current = var32;
000076  6311              STR      r1,[r2,#0x30]  ; Run_Control
;;;688    	DISS_Current=Laod_Current;
000078  6b11              LDR      r1,[r2,#0x30]  ; Run_Control
00007a  ee001a90          VMOV     s1,r1
00007e  49a2              LDR      r1,|L2.776|
000080  eef80a60          VCVT.F32.U32 s1,s1
;;;689    	DISS_Current=DISS_Current/1000;//计算显示电流
000084  ee801a80          VDIV.F32 s2,s1,s0
000088  ed811a00          VSTR     s2,[r1,#0]
;;;690    	var32 = 0;	
;;;691    	/*************************负载电压和电流控制转换**************************************/
;;;692    	if(flag_Load_CC==1)
00008c  499f              LDR      r1,|L2.780|
;;;693    	{
;;;694    		var32 = SET_Current_Laod;
;;;695    		var32=var32<<12;   
;;;696    		if ((Polar1 & 0x04) == 0)			   
;;;697    		{
;;;698    			if (var32 < SET_LoadA_Offset) var32 = 0;
;;;699    			else var32 = var32 - SET_LoadA_Offset;
;;;700    		}
;;;701    		else var32 = var32 + SET_LoadA_Offset;
;;;702    		var32 = var32/SET_LoadA;
;;;703    		var32=var32>>1;
;;;704    		if(Flag_DAC_OFF==0)
;;;705    		{
;;;706    			Contr_Laod = var32;
00008e  4fa1              LDR      r7,|L2.788|
000090  f04f0500          MOV      r5,#0                 ;663
000094  6809              LDR      r1,[r1,#0]            ;692  ; flagD
000096  ea5f6c01          LSLS     r12,r1,#24            ;692
00009a  499d              LDR      r1,|L2.784|
00009c  680e              LDR      r6,[r1,#0]            ;692
00009e  d520              BPL      |L2.226|
0000a0  6911              LDR      r1,[r2,#0x10]         ;694  ; Run_Control
0000a2  0309              LSLS     r1,r1,#12             ;695
0000a4  f893c001          LDRB     r12,[r3,#1]           ;696  ; correct_por
0000a8  ea5f7c4c          LSLS     r12,r12,#29           ;696
0000ac  d40a              BMI      |L2.196|
0000ae  f8d0c008          LDR      r12,[r0,#8]           ;698  ; Correct_Strong
0000b2  458c              CMP      r12,r1                ;698
0000b4  d901              BLS      |L2.186|
0000b6  2100              MOVS     r1,#0                 ;698
0000b8  e007              B        |L2.202|
                  |L2.186|
0000ba  f8d0c008          LDR      r12,[r0,#8]           ;699  ; Correct_Strong
0000be  eba1010c          SUB      r1,r1,r12             ;699
0000c2  e002              B        |L2.202|
                  |L2.196|
0000c4  f8d0c008          LDR      r12,[r0,#8]           ;701  ; Correct_Strong
0000c8  4461              ADD      r1,r1,r12             ;701
                  |L2.202|
0000ca  f8d4c008          LDR      r12,[r4,#8]           ;702  ; Correct_Parametet
0000ce  fbb1f1fc          UDIV     r1,r1,r12             ;702
0000d2  0849              LSRS     r1,r1,#1              ;703
0000d4  0736              LSLS     r6,r6,#28             ;704
0000d6  d400              BMI      |L2.218|
0000d8  8039              STRH     r1,[r7,#0]
                  |L2.218|
;;;707    		}
;;;708    		if(SET_Current_Laod==0)
0000da  6911              LDR      r1,[r2,#0x10]  ; Run_Control
0000dc  bb09              CBNZ     r1,|L2.290|
;;;709    		{
;;;710    			Contr_Laod=0;
0000de  803d              STRH     r5,[r7,#0]
0000e0  e01f              B        |L2.290|
                  |L2.226|
;;;711    		}
;;;712    		var32 = 0;
;;;713    	}
;;;714    	else
;;;715    	{
;;;716    		var32 = SET_Voltage_Laod;
0000e2  68d1              LDR      r1,[r2,#0xc]  ; Run_Control
;;;717    		var32=var32<<12;   
0000e4  0309              LSLS     r1,r1,#12
;;;718    		if ((Polar2 & 0x04) == 0)			   
0000e6  f893c002          LDRB     r12,[r3,#2]  ; correct_por
0000ea  ea5f7c4c          LSLS     r12,r12,#29
0000ee  d40a              BMI      |L2.262|
;;;719    		{
;;;720    			if (var32 < SET_LoadA_Offset) var32 = 0;
0000f0  f8d0c008          LDR      r12,[r0,#8]  ; Correct_Strong
0000f4  458c              CMP      r12,r1
0000f6  d901              BLS      |L2.252|
0000f8  2100              MOVS     r1,#0
0000fa  e007              B        |L2.268|
                  |L2.252|
;;;721    			else var32 = var32 - SET_LoadV_Offset;
0000fc  f8d0c010          LDR      r12,[r0,#0x10]  ; Correct_Strong
000100  eba1010c          SUB      r1,r1,r12
000104  e002              B        |L2.268|
                  |L2.262|
;;;722    		}
;;;723    		else var32 = var32 + SET_LoadV_Offset;
000106  f8d0c010          LDR      r12,[r0,#0x10]  ; Correct_Strong
00010a  4461              ADD      r1,r1,r12
                  |L2.268|
;;;724    		var32 = var32/SET_LoadV;
00010c  f8d4c010          LDR      r12,[r4,#0x10]  ; Correct_Parametet
000110  fbb1f1fc          UDIV     r1,r1,r12
;;;725    		var32=var32>>1;
000114  0849              LSRS     r1,r1,#1
;;;726    		if(Flag_DAC_OFF==0)
000116  0736              LSLS     r6,r6,#28
000118  d400              BMI      |L2.284|
;;;727    		{
;;;728    			Contr_Laod = var32;
00011a  8039              STRH     r1,[r7,#0]
                  |L2.284|
;;;729    		}
;;;730    		if(SET_Voltage_Laod==0)
00011c  68d1              LDR      r1,[r2,#0xc]  ; Run_Control
00011e  b901              CBNZ     r1,|L2.290|
;;;731    		{
;;;732    			Contr_Laod=0;
000120  803d              STRH     r5,[r7,#0]
                  |L2.290|
;;;733    		}
;;;734    		var32 = 0;
;;;735    	}
;;;736    /*****************************内阻值转换*******************************************/
;;;737    	var32 = Rmon_value;
000122  497d              LDR      r1,|L2.792|
000124  880e              LDRH     r6,[r1,#0]  ; Rmon_value
;;;738        if(r_raly == 1)
000126  497d              LDR      r1,|L2.796|
000128  7809              LDRB     r1,[r1,#0]  ; r_raly
00012a  2901              CMP      r1,#1
00012c  d009              BEQ      |L2.322|
;;;739        {
;;;740            var32 = var32 * REG_CorrectionR;  
;;;741            if ((Polar3 & 0x01) == 0x01)		  
;;;742            {
;;;743                if (var32 < REG_ReadR_Offset) 
;;;744                {
;;;745                    var32 = 0;
;;;746                }
;;;747                else var32 = var32 - REG_ReadR_Offset;
;;;748            }
;;;749            else var32 = var32 + REG_ReadR_Offset;
;;;750            var32 = var32 >> 12;
;;;751            if (var32 < 1)
;;;752            {
;;;753                var32 = 0;				  //?￡
;;;754            }
;;;755            R_VLUE = var32;
;;;756            var32 = 0;
;;;757        }else{
;;;758            var32 = var32 * REG_CorrectionRL;  
00012e  6ae1              LDR      r1,[r4,#0x2c]  ; Correct_Parametet
000130  4371              MULS     r1,r6,r1
;;;759            if ((Polar3 & 0x01) == 0x01)		  
000132  78de              LDRB     r6,[r3,#3]  ; correct_por
000134  07f6              LSLS     r6,r6,#31
000136  d019              BEQ      |L2.364|
;;;760            {
;;;761                if (var32 < REG_ReadRL_Offset) 
000138  6ac6              LDR      r6,[r0,#0x2c]  ; Correct_Strong
00013a  428e              CMP      r6,r1
00013c  d913              BLS      |L2.358|
;;;762                {
;;;763                    var32 = 0;
00013e  2100              MOVS     r1,#0
000140  e016              B        |L2.368|
                  |L2.322|
000142  6961              LDR      r1,[r4,#0x14]         ;740  ; Correct_Parametet
000144  4371              MULS     r1,r6,r1              ;740
000146  78de              LDRB     r6,[r3,#3]            ;741  ; correct_por
000148  07f6              LSLS     r6,r6,#31             ;741
00014a  d007              BEQ      |L2.348|
00014c  6946              LDR      r6,[r0,#0x14]         ;743  ; Correct_Strong
00014e  428e              CMP      r6,r1                 ;743
000150  d901              BLS      |L2.342|
000152  2100              MOVS     r1,#0                 ;745
000154  e004              B        |L2.352|
                  |L2.342|
000156  6946              LDR      r6,[r0,#0x14]         ;747  ; Correct_Strong
000158  1b89              SUBS     r1,r1,r6              ;747
00015a  e001              B        |L2.352|
                  |L2.348|
00015c  6946              LDR      r6,[r0,#0x14]         ;749  ; Correct_Strong
00015e  4431              ADD      r1,r1,r6              ;749
                  |L2.352|
000160  0b09              LSRS     r1,r1,#12             ;750
000162  6351              STR      r1,[r2,#0x34]         ;755  ; Run_Control
000164  e006              B        |L2.372|
                  |L2.358|
;;;764                }
;;;765                else var32 = var32 - REG_ReadRL_Offset;
000166  6ac6              LDR      r6,[r0,#0x2c]  ; Correct_Strong
000168  1b89              SUBS     r1,r1,r6
00016a  e001              B        |L2.368|
                  |L2.364|
;;;766            }
;;;767            else var32 = var32 + REG_ReadRL_Offset;
00016c  6ac6              LDR      r6,[r0,#0x2c]  ; Correct_Strong
00016e  4431              ADD      r1,r1,r6
                  |L2.368|
;;;768            var32 = var32 >> 12;
000170  0b09              LSRS     r1,r1,#12
;;;769            if (var32 < 1)
;;;770            {
;;;771                var32 = 0;				  //?￡
;;;772            }
;;;773            R_VLUE = var32;
000172  6351              STR      r1,[r2,#0x34]  ; Run_Control
                  |L2.372|
;;;774            var32 = 0;
;;;775        }  	
;;;776    	/*****************************稳压电源测量电压转换*******************************************/
;;;777    	var32 = Vmon_value;
000174  496a              LDR      r1,|L2.800|
000176  880e              LDRH     r6,[r1,#0]  ; Vmon_value
;;;778    	var32 = var32 * REG_POWERV;  
000178  6a21              LDR      r1,[r4,#0x20]  ; Correct_Parametet
00017a  4371              MULS     r1,r6,r1
;;;779    	if ((Polar5 & 0x01) == 0x01)		  
00017c  795e              LDRB     r6,[r3,#5]  ; correct_por
00017e  07f6              LSLS     r6,r6,#31
000180  d007              BEQ      |L2.402|
;;;780    	{
;;;781    		if (var32 < REG_POWERV_Offset) 
000182  6a06              LDR      r6,[r0,#0x20]  ; Correct_Strong
000184  428e              CMP      r6,r1
000186  d901              BLS      |L2.396|
;;;782    		{
;;;783    			var32 = 0;
000188  2100              MOVS     r1,#0
00018a  e004              B        |L2.406|
                  |L2.396|
;;;784    		}
;;;785    		else var32 = var32 - REG_POWERV_Offset;
00018c  6a06              LDR      r6,[r0,#0x20]  ; Correct_Strong
00018e  1b89              SUBS     r1,r1,r6
000190  e001              B        |L2.406|
                  |L2.402|
;;;786    	}
;;;787    	else var32 = var32 + REG_POWERV_Offset;
000192  6a06              LDR      r6,[r0,#0x20]  ; Correct_Strong
000194  4431              ADD      r1,r1,r6
                  |L2.406|
;;;788    	var32 = var32 >> 14;
000196  0b89              LSRS     r1,r1,#14
;;;789    	if (var32 < 40) var32 = 0;				  //40mV以下清零
000198  2928              CMP      r1,#0x28
00019a  d200              BCS      |L2.414|
00019c  2100              MOVS     r1,#0
                  |L2.414|
;;;790    	POW_Voltage = var32;
00019e  6251              STR      r1,[r2,#0x24]  ; Run_Control
;;;791    	DISS_POW_Voltage=POW_Voltage;
0001a0  6a51              LDR      r1,[r2,#0x24]  ; Run_Control
0001a2  ee001a90          VMOV     s1,r1
0001a6  495f              LDR      r1,|L2.804|
0001a8  eef80a60          VCVT.F32.U32 s1,s1
;;;792    	DISS_POW_Voltage=DISS_POW_Voltage/100;//计算显示电压
0001ac  ed9f1a5e          VLDR     s2,|L2.808|
0001b0  eec01a81          VDIV.F32 s3,s1,s2
0001b4  edc11a00          VSTR     s3,[r1,#0]
;;;793    	var32 = 0;
;;;794    /*****************************稳压电源测量电流转换*******************************************/
;;;795    	var32 = Imon_value;
0001b8  495c              LDR      r1,|L2.812|
0001ba  880e              LDRH     r6,[r1,#0]  ; Imon_value
;;;796    	if(flag_CC_MODE==1)
0001bc  495c              LDR      r1,|L2.816|
;;;797    	{
;;;798    		var32 = var32 * REG_POWERA;	   
;;;799    		if ((Polar4 & 0x01) == 0x01)			   
;;;800    		{
;;;801    			if (var32 < REG_POWERA_Offset) var32 = 0;
;;;802    			else var32 = var32 - REG_POWERA_Offset;
;;;803    		}
;;;804    		else
;;;805    		{
;;;806    			var32 = var32 + REG_POWERA_Offset;
;;;807    		}	
;;;808    		var32 = var32 >> 14;
;;;809    		Current = var32;;
;;;810    		DISS_POW_Current=Current;
0001be  4f5d              LDR      r7,|L2.820|
0001c0  6809              LDR      r1,[r1,#0]            ;796  ; flagE
0001c2  0609              LSLS     r1,r1,#24             ;796
0001c4  d51a              BPL      |L2.508|
0001c6  69a1              LDR      r1,[r4,#0x18]         ;798  ; Correct_Parametet
0001c8  4371              MULS     r1,r6,r1              ;798
0001ca  791e              LDRB     r6,[r3,#4]            ;799  ; correct_por
0001cc  07f6              LSLS     r6,r6,#31             ;799
0001ce  d007              BEQ      |L2.480|
0001d0  6986              LDR      r6,[r0,#0x18]         ;801  ; Correct_Strong
0001d2  428e              CMP      r6,r1                 ;801
0001d4  d901              BLS      |L2.474|
0001d6  2100              MOVS     r1,#0                 ;801
0001d8  e004              B        |L2.484|
                  |L2.474|
0001da  6986              LDR      r6,[r0,#0x18]         ;802  ; Correct_Strong
0001dc  1b89              SUBS     r1,r1,r6              ;802
0001de  e001              B        |L2.484|
                  |L2.480|
0001e0  6986              LDR      r6,[r0,#0x18]         ;806  ; Correct_Strong
0001e2  4431              ADD      r1,r1,r6              ;806
                  |L2.484|
0001e4  0b89              LSRS     r1,r1,#14             ;808
0001e6  62d1              STR      r1,[r2,#0x2c]         ;809  ; Run_Control
0001e8  6ad1              LDR      r1,[r2,#0x2c]  ; Run_Control
0001ea  ee001a90          VMOV     s1,r1
0001ee  eef80a60          VCVT.F32.U32 s1,s1
;;;811    		DISS_POW_Current=DISS_POW_Current/1000;//计算显示电流
0001f2  eec01a80          VDIV.F32 s3,s1,s0
0001f6  edc71a00          VSTR     s3,[r7,#0]
0001fa  e019              B        |L2.560|
                  |L2.508|
;;;812    	}
;;;813    	else
;;;814    	{
;;;815    		var32 = var32 * CON_POWERA;	   
0001fc  6aa1              LDR      r1,[r4,#0x28]  ; Correct_Parametet
0001fe  4371              MULS     r1,r6,r1
;;;816    		if ((Polar3 & 0x04) == 0x04)			   
000200  78de              LDRB     r6,[r3,#3]  ; correct_por
000202  0776              LSLS     r6,r6,#29
000204  d507              BPL      |L2.534|
;;;817    		{
;;;818    			if (var32 < CON_POWERA_Offset) var32 = 0;
000206  6a86              LDR      r6,[r0,#0x28]  ; Correct_Strong
000208  428e              CMP      r6,r1
00020a  d901              BLS      |L2.528|
00020c  2100              MOVS     r1,#0
00020e  e004              B        |L2.538|
                  |L2.528|
;;;819    			else var32 = var32 - CON_POWERA_Offset;
000210  6a86              LDR      r6,[r0,#0x28]  ; Correct_Strong
000212  1b89              SUBS     r1,r1,r6
000214  e001              B        |L2.538|
                  |L2.534|
;;;820    		}
;;;821    		else
;;;822    		{
;;;823    			var32 = var32 + CON_POWERA_Offset;
000216  6a86              LDR      r6,[r0,#0x28]  ; Correct_Strong
000218  4431              ADD      r1,r1,r6
                  |L2.538|
;;;824    		}	
;;;825    		var32 = var32 >> 14;
00021a  0b89              LSRS     r1,r1,#14
;;;826    		Current = var32;;
00021c  62d1              STR      r1,[r2,#0x2c]  ; Run_Control
;;;827    		DISS_POW_Current=Current;
00021e  6ad1              LDR      r1,[r2,#0x2c]  ; Run_Control
000220  ee001a90          VMOV     s1,r1
000224  eef80a60          VCVT.F32.U32 s1,s1
;;;828    		DISS_POW_Current=DISS_POW_Current/1000;//计算显示电流
000228  eec01a80          VDIV.F32 s3,s1,s0
00022c  edc71a00          VSTR     s3,[r7,#0]
                  |L2.560|
;;;829    	}
;;;830    /**************************稳压电源设置电压转换******************************************/
;;;831    	var32 = SET_Voltage;
000230  6851              LDR      r1,[r2,#4]  ; Run_Control
;;;832    	var32=var32<<14;   
000232  0389              LSLS     r1,r1,#14
;;;833    	if ((Polar5 & 0x04) == 0)			   
000234  795e              LDRB     r6,[r3,#5]  ; correct_por
000236  0776              LSLS     r6,r6,#29
000238  d407              BMI      |L2.586|
;;;834    	{
;;;835    		if (var32 < SET_POWERV_Offset) var32 = 0;
00023a  6a46              LDR      r6,[r0,#0x24]  ; Correct_Strong
00023c  428e              CMP      r6,r1
00023e  d901              BLS      |L2.580|
000240  2100              MOVS     r1,#0
000242  e004              B        |L2.590|
                  |L2.580|
;;;836    		else var32 = var32 - SET_POWERV_Offset;
000244  6a46              LDR      r6,[r0,#0x24]  ; Correct_Strong
000246  1b89              SUBS     r1,r1,r6
000248  e001              B        |L2.590|
                  |L2.586|
;;;837    	}
;;;838    	else var32 = var32 + SET_POWERV_Offset;
00024a  6a46              LDR      r6,[r0,#0x24]  ; Correct_Strong
00024c  4431              ADD      r1,r1,r6
                  |L2.590|
;;;839    	var32 = var32/SET_POWERV;
00024e  6a66              LDR      r6,[r4,#0x24]  ; Correct_Parametet
000250  fbb1f1f6          UDIV     r1,r1,r6
;;;840    	var32=var32>>1;
000254  0849              LSRS     r1,r1,#1
;;;841    	Contr_Voltage = var32;
000256  4e38              LDR      r6,|L2.824|
000258  8031              STRH     r1,[r6,#0]
;;;842    	if(SET_Voltage==0)
00025a  6851              LDR      r1,[r2,#4]  ; Run_Control
00025c  b901              CBNZ     r1,|L2.608|
;;;843    	{
;;;844    		Contr_Voltage=0;
00025e  8035              STRH     r5,[r6,#0]
                  |L2.608|
;;;845    	}
;;;846    	var32 = 0;
;;;847    /**************************稳压电源设置电流转换**************************************/
;;;848    	var32 = SET_Current;
000260  6891              LDR      r1,[r2,#8]  ; Run_Control
;;;849    	var32=var32<<14;   
000262  0389              LSLS     r1,r1,#14
;;;850    	if ((Polar4 & 0x04) == 0)			   
000264  791e              LDRB     r6,[r3,#4]  ; correct_por
000266  0776              LSLS     r6,r6,#29
000268  d407              BMI      |L2.634|
;;;851    	{
;;;852    		if (var32 < SET_POWERA_Offset) var32 = 0;
00026a  69c6              LDR      r6,[r0,#0x1c]  ; Correct_Strong
00026c  428e              CMP      r6,r1
00026e  d901              BLS      |L2.628|
000270  2100              MOVS     r1,#0
000272  e004              B        |L2.638|
                  |L2.628|
;;;853    		else var32 = var32 - SET_POWERA_Offset;
000274  69c6              LDR      r6,[r0,#0x1c]  ; Correct_Strong
000276  1b89              SUBS     r1,r1,r6
000278  e001              B        |L2.638|
                  |L2.634|
;;;854    	}
;;;855    	else var32 = var32 + SET_POWERA_Offset;
00027a  69c6              LDR      r6,[r0,#0x1c]  ; Correct_Strong
00027c  4431              ADD      r1,r1,r6
                  |L2.638|
;;;856    	var32 = var32/SET_POWERA;
00027e  69e6              LDR      r6,[r4,#0x1c]  ; Correct_Parametet
000280  fbb1f1f6          UDIV     r1,r1,r6
;;;857    	var32=var32>>1;
000284  0849              LSRS     r1,r1,#1
;;;858    	Contr_Current = var32;
000286  4e2d              LDR      r6,|L2.828|
000288  8031              STRH     r1,[r6,#0]
;;;859    	if(SET_Current==0)
00028a  6891              LDR      r1,[r2,#8]  ; Run_Control
00028c  b901              CBNZ     r1,|L2.656|
;;;860    	{
;;;861    		Contr_Current=0;
00028e  8035              STRH     r5,[r6,#0]
                  |L2.656|
;;;862    	}
;;;863    	
;;;864    	var32 = 0;
;;;865    /*******************测量漏电流转换**************************************/
;;;866    	var32 = LowImon_value-180;
000290  492b              LDR      r1,|L2.832|
000292  880d              LDRH     r5,[r1,#0]  ; LowImon_value
000294  3db4              SUBS     r5,r5,#0xb4
;;;867    	var32 = var32 * REG_LEAKI/*REG_LEAKI*/;  
000296  6b21              LDR      r1,[r4,#0x30]  ; Correct_Parametet
000298  4369              MULS     r1,r5,r1
;;;868    	if ((Polar6 & 0x01) == 0x01)		  
00029a  799b              LDRB     r3,[r3,#6]  ; correct_por
00029c  07db              LSLS     r3,r3,#31
00029e  d007              BEQ      |L2.688|
;;;869    	{
;;;870    		if (var32 < REG_LEAKI_Offset) 
0002a0  6b03              LDR      r3,[r0,#0x30]  ; Correct_Strong
0002a2  428b              CMP      r3,r1
0002a4  d901              BLS      |L2.682|
;;;871    		{
;;;872    			var32 = 0;
0002a6  2000              MOVS     r0,#0
0002a8  e004              B        |L2.692|
                  |L2.682|
;;;873    		}
;;;874    		else var32 = var32 - REG_LEAKI_Offset/*REG_LEAKI_Offset*/;
0002aa  6b00              LDR      r0,[r0,#0x30]  ; Correct_Strong
0002ac  1a08              SUBS     r0,r1,r0
0002ae  e001              B        |L2.692|
                  |L2.688|
;;;875    	}
;;;876    	else var32 = var32 + REG_LEAKI_Offset/*REG_LEAKI_Offset*/;
0002b0  6b00              LDR      r0,[r0,#0x30]  ; Correct_Strong
0002b2  4408              ADD      r0,r0,r1
                  |L2.692|
;;;877    	var32 = var32 >> 14;
0002b4  0b80              LSRS     r0,r0,#14
;;;878    	Leak_I = var32;
0002b6  f8c200a4          STR      r0,[r2,#0xa4]  ; Run_Control
;;;879        if(Leak_I > 200000)
0002ba  f8d210a4          LDR      r1,[r2,#0xa4]  ; Run_Control
0002be  4b21              LDR      r3,|L2.836|
;;;880        {
;;;881            DISS_Leak_Current = 0;
0002c0  4821              LDR      r0,|L2.840|
0002c2  4299              CMP      r1,r3                 ;879
0002c4  d904              BLS      |L2.720|
0002c6  ed9f0a21          VLDR     s0,|L2.844|
0002ca  ed800a00          VSTR     s0,[r0,#0]
0002ce  e007              B        |L2.736|
                  |L2.720|
;;;882        }else{
;;;883            DISS_Leak_Current=Leak_I;
0002d0  f8d210a4          LDR      r1,[r2,#0xa4]  ; Run_Control
0002d4  ee001a10          VMOV     s0,r1
0002d8  eeb80a40          VCVT.F32.U32 s0,s0
0002dc  ed800a00          VSTR     s0,[r0,#0]
                  |L2.736|
;;;884        }	
;;;885    	DISS_Leak_Current=DISS_Leak_Current/100;//计算显示电流
0002e0  ed900a00          VLDR     s0,[r0,#0]
0002e4  eec00a01          VDIV.F32 s1,s0,s2
0002e8  edc00a00          VSTR     s1,[r0,#0]
;;;886    	var32 = 0;
;;;887    }
0002ec  bdf0              POP      {r4-r7,pc}
;;;888    /********************************************************************************
                          ENDP

0002ee  0000              DCW      0x0000
                  |L2.752|
                          DCD      Vmon1_value
                  |L2.756|
                          DCD      ||.bss||
                  |L2.760|
                          DCD      ||area_number.8||+0x1c
                  |L2.764|
                          DCD      DISS_Voltage
                  |L2.768|
000300  447a0000          DCFS     0x447a0000 ; 1000
                  |L2.772|
                          DCD      Imon1_value
                  |L2.776|
                          DCD      DISS_Current
                  |L2.780|
                          DCD      flagD
                  |L2.784|
                          DCD      flagB
                  |L2.788|
                          DCD      Contr_Laod
                  |L2.792|
                          DCD      Rmon_value
                  |L2.796|
                          DCD      r_raly
                  |L2.800|
                          DCD      Vmon_value
                  |L2.804|
                          DCD      DISS_POW_Voltage
                  |L2.808|
000328  42c80000          DCFS     0x42c80000 ; 100
                  |L2.812|
                          DCD      Imon_value
                  |L2.816|
                          DCD      flagE
                  |L2.820|
                          DCD      DISS_POW_Current
                  |L2.824|
                          DCD      Contr_Voltage
                  |L2.828|
                          DCD      Contr_Current
                  |L2.832|
                          DCD      LowImon_value
                  |L2.836|
                          DCD      0x00030d40
                  |L2.840|
                          DCD      DISS_Leak_Current
                  |L2.844|
00034c  00000000          DCFS     0x00000000 ; 0

                          AREA ||i.UART_Action||, CODE, READONLY, ALIGN=2

                  UART_Action PROC
;;;44     //===========================MODBUS协议=============================//
;;;45     void UART_Action(void)
000000  e92d5ff0          PUSH     {r4-r12,lr}
;;;46     {//RUT??ú
;;;47     	//ADDR  ???  ??????????   ??????????  ?????????   ????????  CRC? CRC?
;;;48     	//????úADDR ??? ???????  ???  ??? ..... CRC?  CRC?
;;;49     	if (UART_Buffer_Rece[0] == ADDR)
000004  f8dfa3f8          LDR      r10,|L3.1024|
000008  f89a0000          LDRB     r0,[r10,#0]  ; UART_Buffer_Rece
00000c  4efd              LDR      r6,|L3.1028|
00000e  7871              LDRB     r1,[r6,#1]  ; ADDR
;;;50     	{
;;;51     		if (UART_Buffer_Rece[1] == (0x03))	//??3 ???   
;;;52     		{																		 
;;;53     			vu8 i;
;;;54     			vu16 crc_result;
;;;55     			crc_result = (UART_Buffer_Rece[6] << 8) + UART_Buffer_Rece[7];
;;;56     			if ((crc_result == Hardware_CRC(UART_Buffer_Rece,6)) ||(crc_result == 0) )
;;;57     			{
;;;58     				if (UART_Buffer_Rece[3] < 0x07)    								//?????????Χ?
;;;59     				{
;;;60     					if ((UART_Buffer_Rece[3] + UART_Buffer_Rece[5]) < 0x0F)		//??????????????????Χ?
;;;61     					{							
;;;62     						UART_Buffer_Send[0] = ADDR;
000010  4dfd              LDR      r5,|L3.1032|
;;;63     						UART_Buffer_Send[1] = 0x03;
;;;64     						UART_Buffer_Send[2] = UART_Buffer_Rece[5]*2;
;;;65     						for (i=0;i<UART_Buffer_Send[2];i++)
;;;66     						{
;;;67     							if ((i % 2) == 0) UART_Buffer_Send[3 + i] = Run_Control[UART_Buffer_Rece[3] + i / 2] >> 8;
;;;68     							else UART_Buffer_Send[3 + i] = Run_Control[UART_Buffer_Rece[3] + i / 2];														
;;;69     						}
;;;70     						crc_result = Hardware_CRC(UART_Buffer_Send,UART_Buffer_Send[2] + 3);
;;;71     						UART_Buffer_Send[3 + UART_Buffer_Send[2]] = crc_result >> 8;
;;;72     						UART_Buffer_Send[4 + UART_Buffer_Send[2]] = crc_result;
;;;73     						Transmit_BUFFERsize = UART_Buffer_Send[2] + 5;
000012  f8df93f8          LDR      r9,|L3.1036|
;;;74     						UART_SEND_flag=1;
000016  4ffe              LDR      r7,|L3.1040|
000018  f8df83f8          LDR      r8,|L3.1044|
00001c  4288              CMP      r0,r1                 ;49
00001e  d14b              BNE      |L3.184|
000020  f89a0001          LDRB     r0,[r10,#1]           ;51  ; UART_Buffer_Rece
000024  2803              CMP      r0,#3                 ;51
000026  d147              BNE      |L3.184|
000028  f89a0007          LDRB     r0,[r10,#7]           ;55  ; UART_Buffer_Rece
00002c  f89a1006          LDRB     r1,[r10,#6]           ;55  ; UART_Buffer_Rece
000030  eb002001          ADD      r0,r0,r1,LSL #8       ;55
000034  b284              UXTH     r4,r0                 ;55
000036  2106              MOVS     r1,#6                 ;56
000038  4650              MOV      r0,r10                ;56
00003a  f7fffffe          BL       Hardware_CRC
00003e  42a0              CMP      r0,r4                 ;56
000040  d000              BEQ      |L3.68|
000042  bbcc              CBNZ     r4,|L3.184|
                  |L3.68|
000044  f89a0003          LDRB     r0,[r10,#3]           ;58  ; UART_Buffer_Rece
000048  2807              CMP      r0,#7                 ;58
00004a  d235              BCS      |L3.184|
00004c  f89a0003          LDRB     r0,[r10,#3]           ;60  ; UART_Buffer_Rece
000050  f89a1005          LDRB     r1,[r10,#5]           ;60  ; UART_Buffer_Rece
000054  4408              ADD      r0,r0,r1              ;60
000056  280f              CMP      r0,#0xf               ;60
000058  d22e              BCS      |L3.184|
00005a  7870              LDRB     r0,[r6,#1]            ;62  ; ADDR
00005c  7028              STRB     r0,[r5,#0]            ;62
00005e  2003              MOVS     r0,#3                 ;63
000060  7068              STRB     r0,[r5,#1]            ;63
000062  f89a0005          LDRB     r0,[r10,#5]           ;64  ; UART_Buffer_Rece
000066  0040              LSLS     r0,r0,#1              ;64
000068  70a8              STRB     r0,[r5,#2]            ;64
00006a  2000              MOVS     r0,#0                 ;65
00006c  e00b              B        |L3.134|
                  |L3.110|
00006e  07c1              LSLS     r1,r0,#31             ;67
000070  d03d              BEQ      |L3.238|
000072  f89a1003          LDRB     r1,[r10,#3]           ;68  ; UART_Buffer_Rece
000076  eb010150          ADD      r1,r1,r0,LSR #1       ;68
00007a  f8581021          LDR      r1,[r8,r1,LSL #2]     ;68
00007e  182a              ADDS     r2,r5,r0              ;68
000080  70d1              STRB     r1,[r2,#3]            ;68
                  |L3.130|
000082  1c40              ADDS     r0,r0,#1              ;65
000084  b2c0              UXTB     r0,r0                 ;65
                  |L3.134|
000086  78a9              LDRB     r1,[r5,#2]            ;65  ; UART_Buffer_Send
000088  4281              CMP      r1,r0                 ;65
00008a  d8f0              BHI      |L3.110|
00008c  78a8              LDRB     r0,[r5,#2]            ;70  ; UART_Buffer_Send
00008e  1cc0              ADDS     r0,r0,#3              ;70
000090  b2c1              UXTB     r1,r0                 ;70
000092  48dd              LDR      r0,|L3.1032|
000094  f7fffffe          BL       Hardware_CRC
000098  78ab              LDRB     r3,[r5,#2]            ;71  ; UART_Buffer_Send
00009a  0a02              LSRS     r2,r0,#8              ;71
00009c  49da              LDR      r1,|L3.1032|
00009e  1cc9              ADDS     r1,r1,#3              ;71
0000a0  545a              STRB     r2,[r3,r1]            ;71
0000a2  78aa              LDRB     r2,[r5,#2]            ;72  ; UART_Buffer_Send
0000a4  1c49              ADDS     r1,r1,#1              ;72
0000a6  5450              STRB     r0,[r2,r1]            ;72
0000a8  78a8              LDRB     r0,[r5,#2]            ;73  ; UART_Buffer_Send
0000aa  1d40              ADDS     r0,r0,#5              ;73
0000ac  f8890000          STRB     r0,[r9,#0]            ;73
0000b0  6838              LDR      r0,[r7,#0]  ; flagA
0000b2  f0400010          ORR      r0,r0,#0x10
0000b6  6038              STR      r0,[r7,#0]  ; flagA
                  |L3.184|
;;;75     					}
;;;76     				}
;;;77     			}	
;;;78     		}
;;;79     	} 
;;;80     //===============================д???=================================
;;;81     	if ((UART_Buffer_Rece[0] == 0) || (UART_Buffer_Rece[0] == ADDR) || (UART_Buffer_Rece[0] == ((ADDR-1)/4+100)))	 
0000b8  f89a0000          LDRB     r0,[r10,#0]  ; UART_Buffer_Rece
0000bc  b180              CBZ      r0,|L3.224|
0000be  f89a0000          LDRB     r0,[r10,#0]  ; UART_Buffer_Rece
0000c2  7871              LDRB     r1,[r6,#1]  ; ADDR
0000c4  4288              CMP      r0,r1
0000c6  d00b              BEQ      |L3.224|
0000c8  7870              LDRB     r0,[r6,#1]  ; ADDR
0000ca  1e40              SUBS     r0,r0,#1
0000cc  17c1              ASRS     r1,r0,#31
0000ce  eb007091          ADD      r0,r0,r1,LSR #30
0000d2  2164              MOVS     r1,#0x64
0000d4  eb0100a0          ADD      r0,r1,r0,ASR #2
0000d8  f89a1000          LDRB     r1,[r10,#0]  ; UART_Buffer_Rece
0000dc  4288              CMP      r0,r1
0000de  d17d              BNE      |L3.476|
                  |L3.224|
;;;82     	{
;;;83     		vu8 var8;
;;;84     		vu8 a=0;
;;;85     		vu16 var16;
;;;86     		vu16 crc_result;
;;;87     //=========================????6 д?????===========================
;;;88     		if (UART_Buffer_Rece[1] == 6)                                 //???????ˇ????6
0000e0  f89a0001          LDRB     r0,[r10,#1]  ; UART_Buffer_Rece
;;;89     		{
;;;90     			if (UART_Buffer_Rece[3] < 0x05)							  //????д???ˇ???д?Χ?
;;;91     			{
;;;92     				crc_result = (UART_Buffer_Rece[6] << 8) + UART_Buffer_Rece[7];
;;;93     				if ((crc_result == Hardware_CRC(UART_Buffer_Rece,6)) ||(crc_result == 0) )		  //??CRC
;;;94     				{
;;;95     					var16 = (UART_Buffer_Rece[4] << 8) + UART_Buffer_Rece[5];	//?5 6?????д????
;;;96     					var8 = UART_Buffer_Rece[3];	        						//?3 4?????д????
;;;97     					Run_Control[var8] = var16;			    //???д??????
;;;98     
;;;99     					if (UART_Buffer_Rece[0] == ADDR)							//??????????
;;;100    					{
;;;101    						for (a=0;a<8;a++)
;;;102    						{UART_Buffer_Send[a] = UART_Buffer_Rece[a];}
;;;103    						Transmit_BUFFERsize = 8;						//??????ì???CRC
0000e4  f04f0b08          MOV      r11,#8
0000e8  2806              CMP      r0,#6                 ;88
0000ea  d00a              BEQ      |L3.258|
0000ec  e03a              B        |L3.356|
                  |L3.238|
0000ee  f89a1003          LDRB     r1,[r10,#3]           ;67  ; UART_Buffer_Rece
0000f2  eb010150          ADD      r1,r1,r0,LSR #1       ;67
0000f6  f8581021          LDR      r1,[r8,r1,LSL #2]     ;67
0000fa  0a09              LSRS     r1,r1,#8              ;67
0000fc  182a              ADDS     r2,r5,r0              ;67
0000fe  70d1              STRB     r1,[r2,#3]            ;67
000100  e7bf              B        |L3.130|
                  |L3.258|
000102  f89a0003          LDRB     r0,[r10,#3]           ;90  ; UART_Buffer_Rece
000106  2805              CMP      r0,#5                 ;90
000108  d22c              BCS      |L3.356|
00010a  f89a0007          LDRB     r0,[r10,#7]           ;92  ; UART_Buffer_Rece
00010e  f89a1006          LDRB     r1,[r10,#6]           ;92  ; UART_Buffer_Rece
000112  eb002001          ADD      r0,r0,r1,LSL #8       ;92
000116  b284              UXTH     r4,r0                 ;92
000118  2106              MOVS     r1,#6                 ;93
00011a  48b9              LDR      r0,|L3.1024|
00011c  f7fffffe          BL       Hardware_CRC
000120  42a0              CMP      r0,r4                 ;93
000122  d000              BEQ      |L3.294|
000124  b9f4              CBNZ     r4,|L3.356|
                  |L3.294|
000126  f89a0005          LDRB     r0,[r10,#5]           ;95  ; UART_Buffer_Rece
00012a  f89a1004          LDRB     r1,[r10,#4]           ;95  ; UART_Buffer_Rece
00012e  eb002001          ADD      r0,r0,r1,LSL #8       ;95
000132  b280              UXTH     r0,r0                 ;95
000134  f89a1003          LDRB     r1,[r10,#3]           ;96  ; UART_Buffer_Rece
000138  f8480021          STR      r0,[r8,r1,LSL #2]     ;97
00013c  f89a0000          LDRB     r0,[r10,#0]           ;99  ; UART_Buffer_Rece
000140  7871              LDRB     r1,[r6,#1]            ;99  ; ADDR
000142  4288              CMP      r0,r1                 ;99
000144  d10e              BNE      |L3.356|
000146  2000              MOVS     r0,#0                 ;101
000148  e004              B        |L3.340|
                  |L3.330|
00014a  f81a1000          LDRB     r1,[r10,r0]           ;102
00014e  5429              STRB     r1,[r5,r0]            ;102
000150  1c40              ADDS     r0,r0,#1              ;101
000152  b2c0              UXTB     r0,r0                 ;101
                  |L3.340|
000154  2808              CMP      r0,#8                 ;101
000156  d3f8              BCC      |L3.330|
000158  f889b000          STRB     r11,[r9,#0]
;;;104    						UART_SEND_flag=1;
00015c  6838              LDR      r0,[r7,#0]  ; flagA
00015e  f0400010          ORR      r0,r0,#0x10
000162  6038              STR      r0,[r7,#0]  ; flagA
                  |L3.356|
;;;105    					}
;;;106    				}
;;;107    			}
;;;108    		}
;;;109    //=======================================??ˇ??16ìlд???===========================================
;;;110    //???16??:
;;;111    //     ?? ?? д??????  д?????? д????  д???? д????  ??? ??? ......CRC? CRC?
;;;112    //??????:
;;;113    //     ?? ?? д??????  д??????  д????? д?????  CRC?  CRC? 
;;;114    		if (UART_Buffer_Rece[1] == 16)										  
000164  f89a0001          LDRB     r0,[r10,#1]  ; UART_Buffer_Rece
000168  2810              CMP      r0,#0x10
00016a  d146              BNE      |L3.506|
;;;115    		{	
;;;116    			if ((UART_Buffer_Rece[6] == 6) && (UART_Buffer_Rece[3] == 0x00))	//??lд??????
00016c  f89a0006          LDRB     r0,[r10,#6]  ; UART_Buffer_Rece
000170  2806              CMP      r0,#6
000172  d142              BNE      |L3.506|
000174  f89a0003          LDRB     r0,[r10,#3]  ; UART_Buffer_Rece
000178  bb80              CBNZ     r0,|L3.476|
;;;117    			{
;;;118    				crc_result = (UART_Buffer_Rece[13] << 8) + UART_Buffer_Rece[14];
00017a  f89a000e          LDRB     r0,[r10,#0xe]  ; UART_Buffer_Rece
00017e  f89a100d          LDRB     r1,[r10,#0xd]  ; UART_Buffer_Rece
000182  eb002001          ADD      r0,r0,r1,LSL #8
000186  b284              UXTH     r4,r0
;;;119    				if ((crc_result == Hardware_CRC(UART_Buffer_Rece,13)) ||(crc_result == 0) )	   //??CRC
000188  210d              MOVS     r1,#0xd
00018a  489d              LDR      r0,|L3.1024|
00018c  f7fffffe          BL       Hardware_CRC
000190  42a0              CMP      r0,r4
000192  d000              BEQ      |L3.406|
000194  bb14              CBNZ     r4,|L3.476|
                  |L3.406|
;;;120    				{												
;;;121    					for (var8=0;var8<3;var8++) Run_Control[var8] = (UART_Buffer_Rece[var8*2+7] << 8) + UART_Buffer_Rece[var8*2+8];
000196  2000              MOVS     r0,#0
000198  e009              B        |L3.430|
                  |L3.410|
00019a  eb0a0140          ADD      r1,r10,r0,LSL #1
00019e  7a0a              LDRB     r2,[r1,#8]
0001a0  79c9              LDRB     r1,[r1,#7]
0001a2  eb022101          ADD      r1,r2,r1,LSL #8
0001a6  f8481020          STR      r1,[r8,r0,LSL #2]
0001aa  1c40              ADDS     r0,r0,#1
0001ac  b2c0              UXTB     r0,r0
                  |L3.430|
0001ae  2803              CMP      r0,#3
0001b0  d3f3              BCC      |L3.410|
;;;122    
;;;123    					if (UART_Buffer_Rece[0] == ADDR)					  //?????????
0001b2  f89a0000          LDRB     r0,[r10,#0]  ; UART_Buffer_Rece
0001b6  7871              LDRB     r1,[r6,#1]  ; ADDR
0001b8  4288              CMP      r0,r1
0001ba  d11e              BNE      |L3.506|
;;;124    					{
;;;125    						UART_Buffer_Send[0] = ADDR;
0001bc  7870              LDRB     r0,[r6,#1]  ; ADDR
0001be  7028              STRB     r0,[r5,#0]
;;;126    						UART_Buffer_Send[1] = 16;
0001c0  2010              MOVS     r0,#0x10
0001c2  7068              STRB     r0,[r5,#1]
;;;127    						UART_Buffer_Send[2] = UART_Buffer_Rece[2];
0001c4  f89a0002          LDRB     r0,[r10,#2]  ; UART_Buffer_Rece
0001c8  70a8              STRB     r0,[r5,#2]
;;;128    						UART_Buffer_Send[3] = UART_Buffer_Rece[3];
0001ca  f89a0003          LDRB     r0,[r10,#3]  ; UART_Buffer_Rece
0001ce  70e8              STRB     r0,[r5,#3]
;;;129    						UART_Buffer_Send[4] = UART_Buffer_Rece[4];
0001d0  f89a0004          LDRB     r0,[r10,#4]  ; UART_Buffer_Rece
0001d4  7128              STRB     r0,[r5,#4]
;;;130    						UART_Buffer_Send[5] = UART_Buffer_Rece[5];
0001d6  f89a0005          LDRB     r0,[r10,#5]  ; UART_Buffer_Rece
0001da  e000              B        |L3.478|
                  |L3.476|
0001dc  e00d              B        |L3.506|
                  |L3.478|
0001de  7168              STRB     r0,[r5,#5]
;;;131    						crc_result = Hardware_CRC(UART_Buffer_Send,6);	 //??CRC?
0001e0  2106              MOVS     r1,#6
0001e2  4889              LDR      r0,|L3.1032|
0001e4  f7fffffe          BL       Hardware_CRC
;;;132    						UART_Buffer_Send[6] = crc_result>>8;
0001e8  0a01              LSRS     r1,r0,#8
0001ea  71a9              STRB     r1,[r5,#6]
;;;133    						UART_Buffer_Send[7] = crc_result;				 
0001ec  71e8              STRB     r0,[r5,#7]
;;;134    						Transmit_BUFFERsize = 8;					     //?????????
0001ee  f889b000          STRB     r11,[r9,#0]
;;;135    						UART_SEND_flag=1;
0001f2  6838              LDR      r0,[r7,#0]  ; flagA
0001f4  f0400010          ORR      r0,r0,#0x10
0001f8  6038              STR      r0,[r7,#0]  ; flagA
                  |L3.506|
;;;136    					}
;;;137    				}
;;;138    			}			 
;;;139    		}
;;;140    	}
;;;141    /*************************************???У???**************************************************************************/
;;;142    	if (((UART_Buffer_Rece[0] == 0x01)&&(UART_Buffer_Rece[2] == 0xA5))||(flag_ADJ_ON==1))			   //??У?
0001fa  f89a0000          LDRB     r0,[r10,#0]  ; UART_Buffer_Rece
0001fe  f8df9218          LDR      r9,|L3.1048|
000202  2801              CMP      r0,#1
000204  d103              BNE      |L3.526|
000206  f89a0002          LDRB     r0,[r10,#2]  ; UART_Buffer_Rece
00020a  28a5              CMP      r0,#0xa5
00020c  d003              BEQ      |L3.534|
                  |L3.526|
00020e  f8d90000          LDR      r0,[r9,#0]  ; flagF
000212  0780              LSLS     r0,r0,#30
000214  d57e              BPL      |L3.788|
                  |L3.534|
;;;143    	{ 
;;;144    		if(UART_Buffer_Rece[1] == 0x01)
000216  f89a0001          LDRB     r0,[r10,#1]  ; UART_Buffer_Rece
;;;145    		{
;;;146    			flag_ADJ_VL=0;
;;;147    			Modify_A_READ = Vmon1_value;//????
00021a  f8dfb200          LDR      r11,|L3.1052|
00021e  2801              CMP      r0,#1                 ;144
000220  d10f              BNE      |L3.578|
000222  f8d90000          LDR      r0,[r9,#0]            ;146  ; flagF
000226  f0200004          BIC      r0,r0,#4              ;146
00022a  f8c90000          STR      r0,[r9,#0]            ;146  ; flagF
00022e  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
000232  6070              STR      r0,[r6,#4]  ; Modify_A_READ
;;;148    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
000234  f89a0004          LDRB     r0,[r10,#4]  ; UART_Buffer_Rece
000238  f89a1003          LDRB     r1,[r10,#3]  ; UART_Buffer_Rece
00023c  eb002001          ADD      r0,r0,r1,LSL #8
000240  60f0              STR      r0,[r6,#0xc]  ; Modify_A_ACT
                  |L3.578|
;;;149    		}
;;;150    		if (UART_Buffer_Rece[1] == 0x02)			   //???У???
000242  f89a0001          LDRB     r0,[r10,#1]  ; UART_Buffer_Rece
;;;151    		{
;;;152    			vu32 var16;
;;;153    			vu32 var32a;
;;;154    			vu32 var32b;
;;;155    			
;;;156    			vu32 var16a;
;;;157    			vu32 var32c;
;;;158    			vu32 var32d;
;;;159    			Modify_B_READ =Vmon1_value;//????
;;;160    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
;;;161    			var32a = Modify_B_ACT;
;;;162    			var32a = var32a - Modify_A_ACT;
;;;163    			var32a = var32a << 12;
;;;164    			var16 = Modify_B_READ - Modify_A_READ;
;;;165    			var32a = var32a / var16;
;;;166    			REG_CorrectionV = var32a;
000246  f8df81cc          LDR      r8,|L3.1044|
;;;167    			var32a=0;
;;;168    			var32a = Modify_B_ACT;
;;;169    			var32a = var32a << 12;
;;;170    			var32b = Modify_B_READ;
;;;171    			var32b = var32b * REG_CorrectionV;
;;;172    			if (var32a < var32b)
;;;173    			{
;;;174    				var32b = var32b - var32a;
;;;175    				REG_ReadV_Offset = var32b;
;;;176    				Polar |= 0x01;
00024a  4c6e              LDR      r4,|L3.1028|
00024c  f1a80868          SUB      r8,r8,#0x68           ;166
000250  341c              ADDS     r4,r4,#0x1c
;;;177    			}
;;;178    			else 
;;;179    			{
;;;180    				var32a = var32a - var32b;
;;;181    				REG_ReadV_Offset = var32a;
;;;182    				Polar &= ~0x01;
;;;183    			}			
;;;184    			Flash_Write_all();	//??д?FLASH
;;;185    			Flag_DAC_OFF=0;
000252  4f73              LDR      r7,|L3.1056|
000254  f1080534          ADD      r5,r8,#0x34           ;175
000258  2802              CMP      r0,#2                 ;150
00025a  d12f              BNE      |L3.700|
00025c  f8db0000          LDR      r0,[r11,#0]           ;159  ; Vmon1_value
000260  6130              STR      r0,[r6,#0x10]         ;159  ; Modify_B_READ
000262  f89a0004          LDRB     r0,[r10,#4]           ;160  ; UART_Buffer_Rece
000266  f89a1003          LDRB     r1,[r10,#3]           ;160  ; UART_Buffer_Rece
00026a  eb002001          ADD      r0,r0,r1,LSL #8       ;160
00026e  61b0              STR      r0,[r6,#0x18]         ;160  ; Modify_B_ACT
000270  69b0              LDR      r0,[r6,#0x18]         ;161  ; Modify_B_ACT
000272  68f1              LDR      r1,[r6,#0xc]          ;162  ; Modify_A_ACT
000274  1a40              SUBS     r0,r0,r1              ;162
000276  0301              LSLS     r1,r0,#12             ;163
000278  6930              LDR      r0,[r6,#0x10]         ;164  ; Modify_B_READ
00027a  6872              LDR      r2,[r6,#4]            ;164  ; Modify_A_READ
00027c  1a80              SUBS     r0,r0,r2              ;164
00027e  fbb1f0f0          UDIV     r0,r1,r0              ;165
000282  f8c80000          STR      r0,[r8,#0]            ;166  ; Correct_Parametet
000286  69b0              LDR      r0,[r6,#0x18]         ;168  ; Modify_B_ACT
000288  0301              LSLS     r1,r0,#12             ;169
00028a  6932              LDR      r2,[r6,#0x10]         ;170  ; Modify_B_READ
00028c  f8d80000          LDR      r0,[r8,#0]            ;171  ; Correct_Parametet
000290  4350              MULS     r0,r2,r0              ;171
000292  4281              CMP      r1,r0                 ;172
000294  d206              BCS      |L3.676|
000296  1a40              SUBS     r0,r0,r1              ;174
000298  6028              STR      r0,[r5,#0]            ;175  ; Correct_Strong
00029a  7820              LDRB     r0,[r4,#0]            ;176  ; correct_por
00029c  f0400001          ORR      r0,r0,#1              ;176
0002a0  7020              STRB     r0,[r4,#0]            ;176
0002a2  e005              B        |L3.688|
                  |L3.676|
0002a4  1a08              SUBS     r0,r1,r0              ;180
0002a6  6028              STR      r0,[r5,#0]            ;181  ; Correct_Strong
0002a8  7820              LDRB     r0,[r4,#0]            ;182  ; correct_por
0002aa  f0200001          BIC      r0,r0,#1              ;182
0002ae  7020              STRB     r0,[r4,#0]            ;182
                  |L3.688|
0002b0  f7fffffe          BL       Flash_Write_all
0002b4  6838              LDR      r0,[r7,#0]  ; flagB
0002b6  f0200008          BIC      r0,r0,#8
0002ba  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.700|
;;;186    		}
;;;187    		
;;;188    		
;;;189    /************************************???・????У?*****************************************************************/
;;;190    		if (UART_Buffer_Rece[1] == 0x03)			   //CC??У?
0002bc  f89a2001          LDRB     r2,[r10,#1]  ; UART_Buffer_Rece
0002c0  4650              MOV      r0,r10
;;;191    		{
;;;192    			Modify_A_READ = Imon1_value;//
0002c2  4958              LDR      r1,|L3.1060|
;;;193    			Modify_C_READ = Contr_Laod;//
0002c4  f8dfa160          LDR      r10,|L3.1064|
0002c8  2a03              CMP      r2,#3                 ;190
0002ca  d10d              BNE      |L3.744|
0002cc  680a              LDR      r2,[r1,#0]            ;192  ; Imon1_value
0002ce  6072              STR      r2,[r6,#4]            ;192  ; Modify_A_READ
0002d0  f8ba2000          LDRH     r2,[r10,#0]  ; Contr_Laod
0002d4  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;194    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0002d6  7902              LDRB     r2,[r0,#4]  ; UART_Buffer_Rece
0002d8  78c3              LDRB     r3,[r0,#3]  ; UART_Buffer_Rece
0002da  eb022203          ADD      r2,r2,r3,LSL #8
0002de  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
;;;195    			Flag_DAC_OFF=1;//
0002e0  683a              LDR      r2,[r7,#0]  ; flagB
0002e2  f0420208          ORR      r2,r2,#8
0002e6  603a              STR      r2,[r7,#0]  ; flagB
                  |L3.744|
;;;196    		}
;;;197    
;;;198    		if (UART_Buffer_Rece[1] == 0x04)			   //
0002e8  4845              LDR      r0,|L3.1024|
0002ea  7840              LDRB     r0,[r0,#1]  ; UART_Buffer_Rece
0002ec  2804              CMP      r0,#4
0002ee  d154              BNE      |L3.922|
;;;199    		{
;;;200    			vu32 var16;
;;;201    			vu32 var32a;
;;;202    			vu32 var32b;
;;;203    			
;;;204    			vu32 var16a;
;;;205    			vu32 var32c;
;;;206    			vu32 var32d;
;;;207    			
;;;208    			Modify_B_READ = Imon1_value;
0002f0  6808              LDR      r0,[r1,#0]  ; Imon1_value
0002f2  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;209    			Modify_D_READ = Contr_Laod;
0002f4  f8ba0000          LDRH     r0,[r10,#0]  ; Contr_Laod
0002f8  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;210    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0002fa  4841              LDR      r0,|L3.1024|
0002fc  7901              LDRB     r1,[r0,#4]  ; UART_Buffer_Rece
0002fe  78c0              LDRB     r0,[r0,#3]  ; UART_Buffer_Rece
000300  eb012000          ADD      r0,r1,r0,LSL #8
000304  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;211    			
;;;212    			var32a = Modify_B_ACT;
000306  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;213    			var32a = var32a - Modify_A_ACT;
000308  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00030a  1a40              SUBS     r0,r0,r1
;;;214    			var32a = var32a << 12;
00030c  0301              LSLS     r1,r0,#12
;;;215    			var16 = Modify_B_READ - Modify_A_READ;
00030e  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000310  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
000312  e000              B        |L3.790|
                  |L3.788|
000314  e2e1              B        |L3.2266|
                  |L3.790|
000316  1a80              SUBS     r0,r0,r2
;;;216    			var32a = var32a / var16;
000318  fbb1f0f0          UDIV     r0,r1,r0
;;;217    			REG_Load_A = var32a;
00031c  f8c80004          STR      r0,[r8,#4]  ; Correct_Parametet
;;;218    			var32a = Modify_B_ACT;
000320  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;219    			var32a = var32a << 12;
000322  0301              LSLS     r1,r0,#12
;;;220    			var32b = Modify_B_READ;
000324  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;221    			var32b = var32b * REG_Load_A;
000326  f8d80004          LDR      r0,[r8,#4]  ; Correct_Parametet
00032a  4350              MULS     r0,r2,r0
;;;222    			if (var32a < var32b)
00032c  4281              CMP      r1,r0
00032e  d206              BCS      |L3.830|
;;;223    			{
;;;224    				var32b = var32b - var32a;
000330  1a40              SUBS     r0,r0,r1
;;;225    				REG_LoadA_Offset = var32b;
000332  6068              STR      r0,[r5,#4]  ; Correct_Strong
;;;226    				Polar1 |= 0x01;
000334  7860              LDRB     r0,[r4,#1]  ; correct_por
000336  f0400001          ORR      r0,r0,#1
00033a  7060              STRB     r0,[r4,#1]
00033c  e005              B        |L3.842|
                  |L3.830|
;;;227    			}
;;;228    			else 
;;;229    			{
;;;230    				var32a = var32a - var32b;
00033e  1a08              SUBS     r0,r1,r0
;;;231    				REG_LoadA_Offset = var32a;
000340  6068              STR      r0,[r5,#4]  ; Correct_Strong
;;;232    				Polar1 &= ~0x01;					
000342  7860              LDRB     r0,[r4,#1]  ; correct_por
000344  f0200001          BIC      r0,r0,#1
000348  7060              STRB     r0,[r4,#1]
                  |L3.842|
;;;233    			}
;;;234    //---------------------------------------------------------------------------------//
;;;235    			var32c = Modify_B_ACT; 
00034a  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;236    			var32c = var32c - Modify_A_ACT;
00034c  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00034e  1a40              SUBS     r0,r0,r1
;;;237    			var32c = var32c << 12;
000350  0300              LSLS     r0,r0,#12
;;;238    			var16a=Modify_D_READ-Modify_C_READ;
000352  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
000354  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000356  1a89              SUBS     r1,r1,r2
;;;239    			var16a=var16a*2;
000358  0049              LSLS     r1,r1,#1
;;;240    			var32c=var32c/var16a;
00035a  fbb0f0f1          UDIV     r0,r0,r1
;;;241    			SET_LoadA = var32c;
00035e  f8c80008          STR      r0,[r8,#8]  ; Correct_Parametet
;;;242    			var32c = Modify_B_ACT;
000362  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;243    			var32c = var32c << 12;
000364  0300              LSLS     r0,r0,#12
;;;244    			var32d = SET_LoadA;
000366  f8d81008          LDR      r1,[r8,#8]  ; Correct_Parametet
;;;245    			var32d = var32d * (Modify_D_READ*2);
00036a  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
00036c  4351              MULS     r1,r2,r1
00036e  0049              LSLS     r1,r1,#1
;;;246    			if (var32c < var32d)
000370  4288              CMP      r0,r1
000372  d206              BCS      |L3.898|
;;;247    			{
;;;248    				var32d = var32d - var32c;
000374  1a08              SUBS     r0,r1,r0
;;;249    				SET_LoadA_Offset = var32d;
000376  60a8              STR      r0,[r5,#8]  ; Correct_Strong
;;;250    				Polar1 |= 0x04;
000378  7860              LDRB     r0,[r4,#1]  ; correct_por
00037a  f0400004          ORR      r0,r0,#4
00037e  7060              STRB     r0,[r4,#1]
000380  e005              B        |L3.910|
                  |L3.898|
;;;251    			}
;;;252    			else 
;;;253    			{
;;;254    				var32c = var32c - var32d;
000382  1a40              SUBS     r0,r0,r1
;;;255    				SET_LoadA_Offset = var32c;
000384  60a8              STR      r0,[r5,#8]  ; Correct_Strong
;;;256    				Polar1 &= ~0x04;
000386  7860              LDRB     r0,[r4,#1]  ; correct_por
000388  f0200004          BIC      r0,r0,#4
00038c  7060              STRB     r0,[r4,#1]
                  |L3.910|
;;;257    			}
;;;258    			Flash_Write_all ();	
00038e  f7fffffe          BL       Flash_Write_all
;;;259    			Flag_DAC_OFF =0;
000392  6838              LDR      r0,[r7,#0]  ; flagB
000394  f0200008          BIC      r0,r0,#8
000398  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.922|
;;;260    		}
;;;261    /*************************************??CV??????У?**************************************************************/
;;;262    		if(UART_Buffer_Rece[1] == 0x05)
00039a  4819              LDR      r0,|L3.1024|
00039c  7841              LDRB     r1,[r0,#1]  ; UART_Buffer_Rece
00039e  2905              CMP      r1,#5
0003a0  d10a              BNE      |L3.952|
;;;263    		{
;;;264    			Modify_A_READ = Vmon1_value;//????
0003a2  f8db1000          LDR      r1,[r11,#0]  ; Vmon1_value
0003a6  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;265    			Modify_C_READ = Contr_Laod;//?????
0003a8  f8ba1000          LDRH     r1,[r10,#0]  ; Contr_Laod
0003ac  60b1              STR      r1,[r6,#8]  ; Modify_C_READ
;;;266    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
0003ae  7901              LDRB     r1,[r0,#4]  ; UART_Buffer_Rece
0003b0  78c2              LDRB     r2,[r0,#3]  ; UART_Buffer_Rece
0003b2  eb012102          ADD      r1,r1,r2,LSL #8
0003b6  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.952|
;;;267    		}
;;;268    		if (UART_Buffer_Rece[1] == 0x06)			   //???У???
0003b8  4811              LDR      r0,|L3.1024|
0003ba  7840              LDRB     r0,[r0,#1]  ; UART_Buffer_Rece
0003bc  2806              CMP      r0,#6
0003be  d168              BNE      |L3.1170|
;;;269    		{
;;;270    			vu32 var16;
;;;271    			vu32 var32a;
;;;272    			vu32 var32b;
;;;273    			
;;;274    			vu32 var16a;
;;;275    			vu32 var32c;
;;;276    			vu32 var32d;
;;;277    			
;;;278    			Modify_B_READ =Vmon1_value;//????
0003c0  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
0003c4  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;279    			Modify_D_READ =Contr_Laod;//?????
0003c6  f8ba0000          LDRH     r0,[r10,#0]  ; Contr_Laod
0003ca  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;280    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
0003cc  480c              LDR      r0,|L3.1024|
0003ce  7901              LDRB     r1,[r0,#4]  ; UART_Buffer_Rece
0003d0  78c0              LDRB     r0,[r0,#3]  ; UART_Buffer_Rece
0003d2  eb012000          ADD      r0,r1,r0,LSL #8
0003d6  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;281    			var32a = Modify_B_ACT;
0003d8  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;282    			var32a = var32a - Modify_A_ACT;
0003da  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0003dc  1a40              SUBS     r0,r0,r1
;;;283    			var32a = var32a << 12;
0003de  0301              LSLS     r1,r0,#12
;;;284    			var16 = Modify_B_READ - Modify_A_READ;
0003e0  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0003e2  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0003e4  1a80              SUBS     r0,r0,r2
;;;285    			var32a = var32a / var16;
0003e6  fbb1f0f0          UDIV     r0,r1,r0
;;;286    			REG_LoadV = var32a;
0003ea  f8c8000c          STR      r0,[r8,#0xc]  ; Correct_Parametet
;;;287    			var32a=0;
;;;288    			var32a = Modify_B_ACT;
0003ee  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;289    			var32a = var32a << 12;
0003f0  0301              LSLS     r1,r0,#12
;;;290    			var32b = Modify_B_READ;
0003f2  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;291    			var32b = var32b * REG_LoadV;
0003f4  f8d8000c          LDR      r0,[r8,#0xc]  ; Correct_Parametet
0003f8  4350              MULS     r0,r2,r0
;;;292    			if (var32a < var32b)
0003fa  4281              CMP      r1,r0
0003fc  d21d              BCS      |L3.1082|
;;;293    			{
;;;294    				var32b = var32b - var32a;
0003fe  e015              B        |L3.1068|
                  |L3.1024|
                          DCD      UART_Buffer_Rece
                  |L3.1028|
                          DCD      ||area_number.8||
                  |L3.1032|
                          DCD      UART_Buffer_Send
                  |L3.1036|
                          DCD      Transmit_BUFFERsize
                  |L3.1040|
                          DCD      flagA
                  |L3.1044|
                          DCD      ||.bss||+0x68
                  |L3.1048|
                          DCD      flagF
                  |L3.1052|
                          DCD      Vmon1_value
                  |L3.1056|
                          DCD      flagB
                  |L3.1060|
                          DCD      Imon1_value
                  |L3.1064|
                          DCD      Contr_Laod
                  |L3.1068|
00042c  1a40              SUBS     r0,r0,r1
;;;295    				REG_LoadV_Offset = var32b;
00042e  60e8              STR      r0,[r5,#0xc]  ; Correct_Strong
;;;296    				Polar2 |= 0x01;
000430  78a0              LDRB     r0,[r4,#2]  ; correct_por
000432  f0400001          ORR      r0,r0,#1
000436  70a0              STRB     r0,[r4,#2]
000438  e005              B        |L3.1094|
                  |L3.1082|
;;;297    			}
;;;298    			else 
;;;299    			{
;;;300    				var32a = var32a - var32b;
00043a  1a08              SUBS     r0,r1,r0
;;;301    				REG_LoadV_Offset = var32a;
00043c  60e8              STR      r0,[r5,#0xc]  ; Correct_Strong
;;;302    				Polar2 &= ~0x01;
00043e  78a0              LDRB     r0,[r4,#2]  ; correct_por
000440  f0200001          BIC      r0,r0,#1
000444  70a0              STRB     r0,[r4,#2]
                  |L3.1094|
;;;303    			}
;;;304    //---------------------------------------------------------------------------------------//			
;;;305    			var32c = Modify_B_ACT; //CV??????У?
000446  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;306    			var32c = var32c - Modify_A_ACT;
000448  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00044a  1a40              SUBS     r0,r0,r1
;;;307    			var32c = var32c << 12;
00044c  0300              LSLS     r0,r0,#12
;;;308    			var16a=Modify_D_READ-Modify_C_READ;
00044e  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
000450  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000452  1a89              SUBS     r1,r1,r2
;;;309    			var16a=(var16a*2);
000454  0049              LSLS     r1,r1,#1
;;;310    			var32c=var32c/var16a;
000456  fbb0f0f1          UDIV     r0,r0,r1
;;;311    			SET_LoadV = var32c;
00045a  f8c80010          STR      r0,[r8,#0x10]  ; Correct_Parametet
;;;312    			var32c = Modify_B_ACT;
00045e  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;313    			var32c = var32c << 12;
000460  0300              LSLS     r0,r0,#12
;;;314    			var32d = SET_LoadV;
000462  f8d81010          LDR      r1,[r8,#0x10]  ; Correct_Parametet
;;;315    			var32d = var32d * (Modify_D_READ*2);
000466  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
000468  4351              MULS     r1,r2,r1
00046a  0049              LSLS     r1,r1,#1
;;;316    			if (var32c < var32d)
00046c  4288              CMP      r0,r1
00046e  d206              BCS      |L3.1150|
;;;317    			{
;;;318    				var32d = var32d - var32c;
000470  1a08              SUBS     r0,r1,r0
;;;319    				SET_LoadV_Offset = var32d;
000472  6128              STR      r0,[r5,#0x10]  ; Correct_Strong
;;;320    				Polar2 |= 0x04;
000474  78a0              LDRB     r0,[r4,#2]  ; correct_por
000476  f0400004          ORR      r0,r0,#4
00047a  70a0              STRB     r0,[r4,#2]
00047c  e005              B        |L3.1162|
                  |L3.1150|
;;;321    			}
;;;322    			else 
;;;323    			{
;;;324    				var32c = var32c - var32d;
00047e  1a40              SUBS     r0,r0,r1
;;;325    				SET_LoadV_Offset = var32c;
000480  6128              STR      r0,[r5,#0x10]  ; Correct_Strong
;;;326    				Polar2 &= ~0x04;
000482  78a0              LDRB     r0,[r4,#2]  ; correct_por
000484  f0200004          BIC      r0,r0,#4
000488  70a0              STRB     r0,[r4,#2]
                  |L3.1162|
;;;327    			}
;;;328    //---------------------------------------------------------------------------------------//
;;;329    		  Flash_Write_all();	//??д?FLASH
00048a  f7fffffe          BL       Flash_Write_all
;;;330    			DAC_Flag=0;
00048e  2000              MOVS     r0,#0
000490  7030              STRB     r0,[r6,#0]
                  |L3.1170|
;;;331    		}
;;;332    /*************************************??У?**************************************************************************/
;;;333    		if(UART_Buffer_Rece[1] == 0x07||flag_ADJ_VL==1)
000492  f8dfb3fc          LDR      r11,|L3.2192|
000496  f89b1001          LDRB     r1,[r11,#1]  ; UART_Buffer_Rece
;;;334    		{
;;;335    			Modify_A_READ = Rmon_value;//????
00049a  48fe              LDR      r0,|L3.2196|
00049c  2907              CMP      r1,#7                 ;333
00049e  d003              BEQ      |L3.1192|
0004a0  f8d91000          LDR      r1,[r9,#0]            ;333  ; flagF
0004a4  0749              LSLS     r1,r1,#29             ;333
0004a6  d508              BPL      |L3.1210|
                  |L3.1192|
0004a8  8801              LDRH     r1,[r0,#0]  ; Rmon_value
0004aa  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;336    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
0004ac  f89b1004          LDRB     r1,[r11,#4]  ; UART_Buffer_Rece
0004b0  f89b2003          LDRB     r2,[r11,#3]  ; UART_Buffer_Rece
0004b4  eb012102          ADD      r1,r1,r2,LSL #8
0004b8  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1210|
;;;337    		}
;;;338    		if (UART_Buffer_Rece[1] == 0x08||flag_ADJ_VH==1)			   //???У???
0004ba  f89b1001          LDRB     r1,[r11,#1]  ; UART_Buffer_Rece
0004be  2908              CMP      r1,#8
0004c0  d003              BEQ      |L3.1226|
0004c2  f8d91000          LDR      r1,[r9,#0]  ; flagF
0004c6  0709              LSLS     r1,r1,#28
0004c8  d55d              BPL      |L3.1414|
                  |L3.1226|
;;;339    		{
;;;340    			vu16 var16;
;;;341    			vu32 var32a;
;;;342    			vu32 var32b;
;;;343    			
;;;344    			vu16 var16a;
;;;345    			vu32 var32c;
;;;346    			vu32 var32d;
;;;347    			Modify_B_READ =Rmon_value;//????
0004ca  8800              LDRH     r0,[r0,#0]  ; Rmon_value
0004cc  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;348    			flag_OverV=1;
0004ce  49f2              LDR      r1,|L3.2200|
0004d0  6808              LDR      r0,[r1,#0]  ; flagG
0004d2  f0400002          ORR      r0,r0,#2
0004d6  6008              STR      r0,[r1,#0]  ; flagG
;;;349    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
0004d8  f89b1004          LDRB     r1,[r11,#4]  ; UART_Buffer_Rece
0004dc  f89b2003          LDRB     r2,[r11,#3]  ; UART_Buffer_Rece
0004e0  eb012102          ADD      r1,r1,r2,LSL #8
0004e4  61b1              STR      r1,[r6,#0x18]  ; Modify_B_ACT
;;;350    			if(flag_OverV==1)//??????д?????У???д?FLASH
0004e6  0780              LSLS     r0,r0,#30
0004e8  d547              BPL      |L3.1402|
;;;351    			{
;;;352    				var32a = Modify_B_ACT;
0004ea  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;353    				var32a = var32a - Modify_A_ACT;
0004ec  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0004ee  1a40              SUBS     r0,r0,r1
;;;354    				var32a = var32a << 12;
0004f0  0300              LSLS     r0,r0,#12
;;;355    				var16 = Modify_B_READ - Modify_A_READ;
0004f2  6931              LDR      r1,[r6,#0x10]  ; Modify_B_READ
0004f4  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0004f6  1a89              SUBS     r1,r1,r2
0004f8  b289              UXTH     r1,r1
;;;356    				var32a = var32a / var16;
0004fa  fbb0f0f1          UDIV     r0,r0,r1
;;;357                    if(r_raly == 1)
0004fe  49e7              LDR      r1,|L3.2204|
000500  7809              LDRB     r1,[r1,#0]  ; r_raly
000502  2901              CMP      r1,#1
000504  d010              BEQ      |L3.1320|
;;;358                    {
;;;359                        REG_CorrectionR = var32a;
;;;360                        var32a=0;
;;;361                        var32a = Modify_B_ACT;
;;;362                        var32a = var32a << 12;
;;;363                        var32b = Modify_B_READ;
;;;364                        var32b = var32b * REG_CorrectionR;
;;;365                        if (var32a < var32b)
;;;366                        {
;;;367                            var32b = var32b - var32a;
;;;368                            REG_ReadR_Offset = var32b;
;;;369                            Polar3 |= 0x01;
;;;370                        }
;;;371                        else 
;;;372                        {
;;;373                            var32a = var32a - var32b;
;;;374                            REG_ReadR_Offset = var32a;
;;;375                            Polar3 &= ~0x01;
;;;376                        }
;;;377                    }else{
;;;378                        REG_CorrectionRL = var32a;
000506  f8c8002c          STR      r0,[r8,#0x2c]  ; Correct_Parametet
;;;379                        var32a=0;
;;;380                        var32a = Modify_B_ACT;
00050a  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;381                        var32a = var32a << 12;
00050c  0301              LSLS     r1,r0,#12
;;;382                        var32b = Modify_B_READ;
00050e  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;383                        var32b = var32b * REG_CorrectionRL;
000510  f8d8002c          LDR      r0,[r8,#0x2c]  ; Correct_Parametet
000514  4350              MULS     r0,r2,r0
;;;384                        if (var32a < var32b)
000516  4281              CMP      r1,r0
000518  d21e              BCS      |L3.1368|
;;;385                        {
;;;386                            var32b = var32b - var32a;
00051a  1a40              SUBS     r0,r0,r1
;;;387                            REG_ReadRL_Offset = var32b;
00051c  62e8              STR      r0,[r5,#0x2c]  ; Correct_Strong
;;;388                            Polar3 |= 0x01;
00051e  78e0              LDRB     r0,[r4,#3]  ; correct_por
000520  f0400001          ORR      r0,r0,#1
000524  70e0              STRB     r0,[r4,#3]
000526  e01d              B        |L3.1380|
                  |L3.1320|
000528  f8c80014          STR      r0,[r8,#0x14]         ;359  ; Correct_Parametet
00052c  69b0              LDR      r0,[r6,#0x18]         ;361  ; Modify_B_ACT
00052e  0301              LSLS     r1,r0,#12             ;362
000530  6932              LDR      r2,[r6,#0x10]         ;363  ; Modify_B_READ
000532  f8d80014          LDR      r0,[r8,#0x14]         ;364  ; Correct_Parametet
000536  4350              MULS     r0,r2,r0              ;364
000538  4281              CMP      r1,r0                 ;365
00053a  d206              BCS      |L3.1354|
00053c  1a40              SUBS     r0,r0,r1              ;367
00053e  6168              STR      r0,[r5,#0x14]         ;368  ; Correct_Strong
000540  78e0              LDRB     r0,[r4,#3]            ;369  ; correct_por
000542  f0400001          ORR      r0,r0,#1              ;369
000546  70e0              STRB     r0,[r4,#3]            ;369
000548  e00c              B        |L3.1380|
                  |L3.1354|
00054a  1a08              SUBS     r0,r1,r0              ;373
00054c  6168              STR      r0,[r5,#0x14]         ;374  ; Correct_Strong
00054e  78e0              LDRB     r0,[r4,#3]            ;375  ; correct_por
000550  f0200001          BIC      r0,r0,#1              ;375
000554  70e0              STRB     r0,[r4,#3]            ;375
000556  e005              B        |L3.1380|
                  |L3.1368|
;;;389                        }
;;;390                        else 
;;;391                        {
;;;392                            var32a = var32a - var32b;
000558  1a08              SUBS     r0,r1,r0
;;;393                            REG_ReadR_Offset = var32a;
00055a  6168              STR      r0,[r5,#0x14]  ; Correct_Strong
;;;394                            Polar3 &= ~0x01;
00055c  78e0              LDRB     r0,[r4,#3]  ; correct_por
00055e  f0200001          BIC      r0,r0,#1
000562  70e0              STRB     r0,[r4,#3]
                  |L3.1380|
;;;395                        }
;;;396                    }
;;;397    	//---------------------------------------------------------------------------------------//
;;;398    				Flash_Write_all();	//??д?FLASH
000564  f7fffffe          BL       Flash_Write_all
;;;399    				flag_OverV=0;
000568  48cb              LDR      r0,|L3.2200|
00056a  6801              LDR      r1,[r0,#0]  ; flagG
00056c  f0210102          BIC      r1,r1,#2
000570  6001              STR      r1,[r0,#0]  ; flagG
;;;400    				Flag_DAC_OFF=0;
000572  6838              LDR      r0,[r7,#0]  ; flagB
000574  f0200008          BIC      r0,r0,#8
000578  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1402|
;;;401    			}
;;;402    			flag_ADJ_VH=0;//????λ??????
00057a  f8d90000          LDR      r0,[r9,#0]  ; flagF
00057e  f0200008          BIC      r0,r0,#8
000582  f8c90000          STR      r0,[r9,#0]  ; flagF
                  |L3.1414|
;;;403    		}		
;;;404    /*******************************??CC???・????У?******************************************/	
;;;405    		if (UART_Buffer_Rece[1] == 0x09||flag_ADJ_ALCC==1)			   //?・?У?
000586  f89b1001          LDRB     r1,[r11,#1]  ; UART_Buffer_Rece
00058a  4658              MOV      r0,r11
;;;406    		{
;;;407    			Modify_A_READ = Imon_value;//??・
00058c  f8dfb310          LDR      r11,|L3.2208|
000590  2909              CMP      r1,#9                 ;405
000592  d003              BEQ      |L3.1436|
000594  f8d91000          LDR      r1,[r9,#0]            ;405  ; flagF
000598  06c9              LSLS     r1,r1,#27             ;405
00059a  d50a              BPL      |L3.1458|
                  |L3.1436|
00059c  f8bb1000          LDRH     r1,[r11,#0]  ; Imon_value
0005a0  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;408    			Modify_C_READ = Contr_Current;//???・
0005a2  49c0              LDR      r1,|L3.2212|
0005a4  8809              LDRH     r1,[r1,#0]  ; Contr_Current
0005a6  60b1              STR      r1,[r6,#8]  ; Modify_C_READ
;;;409    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0005a8  7901              LDRB     r1,[r0,#4]  ; UART_Buffer_Rece
0005aa  78c2              LDRB     r2,[r0,#3]  ; UART_Buffer_Rece
0005ac  eb012102          ADD      r1,r1,r2,LSL #8
0005b0  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1458|
;;;410    		}
;;;411    
;;;412    		if (UART_Buffer_Rece[1] == 0x0A||flag_ADJ_AHCC==1)			   //?・?У???
0005b2  48b7              LDR      r0,|L3.2192|
0005b4  7840              LDRB     r0,[r0,#1]  ; UART_Buffer_Rece
0005b6  280a              CMP      r0,#0xa
0005b8  d003              BEQ      |L3.1474|
0005ba  f8d90000          LDR      r0,[r9,#0]  ; flagF
0005be  0680              LSLS     r0,r0,#26
0005c0  d555              BPL      |L3.1646|
                  |L3.1474|
;;;413    		{
;;;414    			vu16 var16;
;;;415    			vu32 var32a;
;;;416    			vu32 var32b;
;;;417    			
;;;418    			vu16 var16a;
;;;419    			vu32 var32c;
;;;420    			vu32 var32d;
;;;421    			
;;;422    			Modify_D_READ = Contr_Current;
0005c2  48b8              LDR      r0,|L3.2212|
0005c4  8800              LDRH     r0,[r0,#0]  ; Contr_Current
0005c6  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;423    			Modify_B_READ = Imon_value;
0005c8  f8bb0000          LDRH     r0,[r11,#0]  ; Imon_value
0005cc  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;424    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0005ce  48b0              LDR      r0,|L3.2192|
0005d0  7901              LDRB     r1,[r0,#4]  ; UART_Buffer_Rece
0005d2  78c0              LDRB     r0,[r0,#3]  ; UART_Buffer_Rece
0005d4  eb012000          ADD      r0,r1,r0,LSL #8
0005d8  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;425    			var32a = Modify_B_ACT;
0005da  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;426    			var32a = var32a - Modify_A_ACT;
0005dc  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0005de  1a40              SUBS     r0,r0,r1
;;;427    			var32a = var32a << 14;
0005e0  0381              LSLS     r1,r0,#14
;;;428    			var16 = Modify_B_READ - Modify_A_READ;
0005e2  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0005e4  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0005e6  1a80              SUBS     r0,r0,r2
0005e8  b280              UXTH     r0,r0
;;;429    			var32a = var32a / var16;
0005ea  fbb1f0f0          UDIV     r0,r1,r0
;;;430    			REG_POWERA = var32a;
0005ee  f8c80018          STR      r0,[r8,#0x18]  ; Correct_Parametet
;;;431    			var32a = Modify_B_ACT;
0005f2  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;432    			var32a = var32a << 14;
0005f4  0381              LSLS     r1,r0,#14
;;;433    			var32b = Modify_B_READ;
0005f6  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;434    			var32b = var32b * REG_POWERA;
0005f8  f8d80018          LDR      r0,[r8,#0x18]  ; Correct_Parametet
0005fc  4350              MULS     r0,r2,r0
;;;435    			if (var32a < var32b)
0005fe  4281              CMP      r1,r0
000600  d206              BCS      |L3.1552|
;;;436    			{
;;;437    				var32b = var32b - var32a;
000602  1a40              SUBS     r0,r0,r1
;;;438    				REG_POWERA_Offset = var32b;
000604  61a8              STR      r0,[r5,#0x18]  ; Correct_Strong
;;;439    				Polar4 |= 0x01;
000606  7920              LDRB     r0,[r4,#4]  ; correct_por
000608  f0400001          ORR      r0,r0,#1
00060c  7120              STRB     r0,[r4,#4]
00060e  e005              B        |L3.1564|
                  |L3.1552|
;;;440    			}
;;;441    			else 
;;;442    			{
;;;443    				var32a = var32a - var32b;
000610  1a08              SUBS     r0,r1,r0
;;;444    				REG_POWERA_Offset = var32a;
000612  61a8              STR      r0,[r5,#0x18]  ; Correct_Strong
;;;445    				Polar4 &= ~0x01;					//?・????￡?У???
000614  7920              LDRB     r0,[r4,#4]  ; correct_por
000616  f0200001          BIC      r0,r0,#1
00061a  7120              STRB     r0,[r4,#4]
                  |L3.1564|
;;;446    			}
;;;447    	//---------------------------------------------------------------------------------//
;;;448    			var32c = Modify_B_ACT; //???・У?
00061c  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;449    			var32c = var32c - Modify_A_ACT;
00061e  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000620  1a40              SUBS     r0,r0,r1
;;;450    			var32c = var32c << 14;
000622  0381              LSLS     r1,r0,#14
;;;451    			var16a=Modify_D_READ-Modify_C_READ;
000624  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000626  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000628  1a80              SUBS     r0,r0,r2
;;;452    			var16a=var16a*2;
00062a  0440              LSLS     r0,r0,#17
00062c  0c00              LSRS     r0,r0,#16
;;;453    			var32c=var32c/var16a;
00062e  fbb1f0f0          UDIV     r0,r1,r0
;;;454    			SET_POWERA = var32c;
000632  f8c8001c          STR      r0,[r8,#0x1c]  ; Correct_Parametet
;;;455    			var32c = Modify_B_ACT;
000636  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;456    			var32c = var32c << 14;
000638  0380              LSLS     r0,r0,#14
;;;457    			var32d = SET_POWERA;
00063a  f8d8101c          LDR      r1,[r8,#0x1c]  ; Correct_Parametet
;;;458    			var32d = var32d * (Modify_D_READ*2);
00063e  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
000640  4351              MULS     r1,r2,r1
000642  0049              LSLS     r1,r1,#1
;;;459    			if (var32c < var32d)
000644  4288              CMP      r0,r1
000646  d206              BCS      |L3.1622|
;;;460    			{
;;;461    				var32d = var32d - var32c;
000648  1a08              SUBS     r0,r1,r0
;;;462    				SET_POWERA_Offset = var32d;
00064a  61e8              STR      r0,[r5,#0x1c]  ; Correct_Strong
;;;463    				Polar4 |= 0x04;
00064c  7920              LDRB     r0,[r4,#4]  ; correct_por
00064e  f0400004          ORR      r0,r0,#4
000652  7120              STRB     r0,[r4,#4]
000654  e005              B        |L3.1634|
                  |L3.1622|
;;;464    			}
;;;465    			else 
;;;466    			{
;;;467    				var32c = var32c - var32d;
000656  1a40              SUBS     r0,r0,r1
;;;468    				SET_POWERA_Offset = var32c;
000658  61e8              STR      r0,[r5,#0x1c]  ; Correct_Strong
;;;469    				Polar4 &= ~0x04;
00065a  7920              LDRB     r0,[r4,#4]  ; correct_por
00065c  f0200004          BIC      r0,r0,#4
000660  7120              STRB     r0,[r4,#4]
                  |L3.1634|
;;;470    			}
;;;471    			Flash_Write_all ();	
000662  f7fffffe          BL       Flash_Write_all
;;;472    			Flag_DAC_OFF=0;
000666  6838              LDR      r0,[r7,#0]  ; flagB
000668  f0200008          BIC      r0,r0,#8
00066c  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1646|
;;;473    		}
;;;474    /*******************************????????У?******************************************/	
;;;475    		if (UART_Buffer_Rece[1] == 0x0B)			   //?・?У?
00066e  f8df9220          LDR      r9,|L3.2192|
000672  f8991001          LDRB     r1,[r9,#1]  ; UART_Buffer_Rece
;;;476    		{
;;;477    			Modify_A_READ = Vmon_value;//??・
000676  488c              LDR      r0,|L3.2216|
000678  290b              CMP      r1,#0xb               ;475
00067a  d10b              BNE      |L3.1684|
00067c  8801              LDRH     r1,[r0,#0]  ; Vmon_value
00067e  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;478    			Modify_C_READ = Contr_Voltage;//???・
000680  498a              LDR      r1,|L3.2220|
000682  8809              LDRH     r1,[r1,#0]  ; Contr_Voltage
000684  60b1              STR      r1,[r6,#8]  ; Modify_C_READ
;;;479    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
000686  f8991004          LDRB     r1,[r9,#4]  ; UART_Buffer_Rece
00068a  f8992003          LDRB     r2,[r9,#3]  ; UART_Buffer_Rece
00068e  eb012102          ADD      r1,r1,r2,LSL #8
000692  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1684|
;;;480    		}
;;;481    
;;;482    		if (UART_Buffer_Rece[1] == 0x0C)			   //?・?У???
000694  f8991001          LDRB     r1,[r9,#1]  ; UART_Buffer_Rece
000698  290c              CMP      r1,#0xc
00069a  d155              BNE      |L3.1864|
;;;483    		{
;;;484    			vu16 var16;
;;;485    			vu32 var32a;
;;;486    			vu32 var32b;
;;;487    			
;;;488    			vu16 var16a;
;;;489    			vu32 var32c;
;;;490    			vu32 var32d;
;;;491    			
;;;492    			Modify_D_READ = Contr_Voltage;
00069c  4983              LDR      r1,|L3.2220|
00069e  8809              LDRH     r1,[r1,#0]  ; Contr_Voltage
0006a0  6171              STR      r1,[r6,#0x14]  ; Modify_D_READ
;;;493    			Modify_B_READ = Vmon_value;
0006a2  8800              LDRH     r0,[r0,#0]  ; Vmon_value
0006a4  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;494    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0006a6  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
0006aa  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
0006ae  eb002001          ADD      r0,r0,r1,LSL #8
0006b2  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;495    			var32a = Modify_B_ACT;
0006b4  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;496    			var32a = var32a - Modify_A_ACT;
0006b6  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0006b8  1a40              SUBS     r0,r0,r1
;;;497    			var32a = var32a << 14;
0006ba  0381              LSLS     r1,r0,#14
;;;498    			var16 = Modify_B_READ - Modify_A_READ;
0006bc  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0006be  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0006c0  1a80              SUBS     r0,r0,r2
0006c2  b280              UXTH     r0,r0
;;;499    			var32a = var32a / var16;
0006c4  fbb1f0f0          UDIV     r0,r1,r0
;;;500    			REG_POWERV = var32a;
0006c8  f8c80020          STR      r0,[r8,#0x20]  ; Correct_Parametet
;;;501    			var32a = Modify_B_ACT;
0006cc  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;502    			var32a = var32a << 14;
0006ce  0381              LSLS     r1,r0,#14
;;;503    			var32b = Modify_B_READ;
0006d0  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;504    			var32b = var32b * REG_POWERV;
0006d2  f8d80020          LDR      r0,[r8,#0x20]  ; Correct_Parametet
0006d6  4350              MULS     r0,r2,r0
;;;505    			if (var32a < var32b)
0006d8  4281              CMP      r1,r0
0006da  d206              BCS      |L3.1770|
;;;506    			{
;;;507    				var32b = var32b - var32a;
0006dc  1a40              SUBS     r0,r0,r1
;;;508    				REG_POWERV_Offset = var32b;
0006de  6228              STR      r0,[r5,#0x20]  ; Correct_Strong
;;;509    				Polar5 |= 0x01;
0006e0  7960              LDRB     r0,[r4,#5]  ; correct_por
0006e2  f0400001          ORR      r0,r0,#1
0006e6  7160              STRB     r0,[r4,#5]
0006e8  e005              B        |L3.1782|
                  |L3.1770|
;;;510    			}
;;;511    			else 
;;;512    			{
;;;513    				var32a = var32a - var32b;
0006ea  1a08              SUBS     r0,r1,r0
;;;514    				REG_POWERV_Offset = var32a;
0006ec  6228              STR      r0,[r5,#0x20]  ; Correct_Strong
;;;515    				Polar5 &= ~0x01;					
0006ee  7960              LDRB     r0,[r4,#5]  ; correct_por
0006f0  f0200001          BIC      r0,r0,#1
0006f4  7160              STRB     r0,[r4,#5]
                  |L3.1782|
;;;516    			}
;;;517    	//---------------------------------------------------------------------------------//
;;;518    			var32c = Modify_B_ACT; //????У?
0006f6  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;519    			var32c = var32c - Modify_A_ACT;
0006f8  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0006fa  1a40              SUBS     r0,r0,r1
;;;520    			var32c = var32c << 14;
0006fc  0381              LSLS     r1,r0,#14
;;;521    			var16a=Modify_D_READ-Modify_C_READ;
0006fe  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000700  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000702  1a80              SUBS     r0,r0,r2
;;;522    			var16a=var16a*2;
000704  0440              LSLS     r0,r0,#17
000706  0c00              LSRS     r0,r0,#16
;;;523    			var32c=var32c/var16a;
000708  fbb1f0f0          UDIV     r0,r1,r0
;;;524    			SET_POWERV = var32c;
00070c  f8c80024          STR      r0,[r8,#0x24]  ; Correct_Parametet
;;;525    			var32c = Modify_B_ACT;
000710  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;526    			var32c = var32c << 14;
000712  0380              LSLS     r0,r0,#14
;;;527    			var32d = SET_POWERV;
000714  f8d81024          LDR      r1,[r8,#0x24]  ; Correct_Parametet
;;;528    			var32d = var32d * (Modify_D_READ*2);
000718  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
00071a  4351              MULS     r1,r2,r1
00071c  0049              LSLS     r1,r1,#1
;;;529    			if (var32c < var32d)
00071e  4288              CMP      r0,r1
000720  d206              BCS      |L3.1840|
;;;530    			{
;;;531    				var32d = var32d - var32c;
000722  1a08              SUBS     r0,r1,r0
;;;532    				SET_POWERV_Offset = var32d;
000724  6268              STR      r0,[r5,#0x24]  ; Correct_Strong
;;;533    				Polar5 |= 0x04;
000726  7960              LDRB     r0,[r4,#5]  ; correct_por
000728  f0400004          ORR      r0,r0,#4
00072c  7160              STRB     r0,[r4,#5]
00072e  e005              B        |L3.1852|
                  |L3.1840|
;;;534    			}
;;;535    			else 
;;;536    			{
;;;537    				var32c = var32c - var32d;
000730  1a40              SUBS     r0,r0,r1
;;;538    				SET_POWERV_Offset = var32c;
000732  6268              STR      r0,[r5,#0x24]  ; Correct_Strong
;;;539    				Polar5 &= ~0x04;
000734  7960              LDRB     r0,[r4,#5]  ; correct_por
000736  f0200004          BIC      r0,r0,#4
00073a  7160              STRB     r0,[r4,#5]
                  |L3.1852|
;;;540    			}
;;;541    			Flash_Write_all ();	
00073c  f7fffffe          BL       Flash_Write_all
;;;542    			Flag_DAC_OFF=0;
000740  6838              LDR      r0,[r7,#0]  ; flagB
000742  f0200008          BIC      r0,r0,#8
000746  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1864|
;;;543    		}
;;;544    /****************???・?У?**********************************/
;;;545    		if (UART_Buffer_Rece[1] == 0x0D)			  
000748  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
00074c  280d              CMP      r0,#0xd
00074e  d109              BNE      |L3.1892|
;;;546    		{ 
;;;547    			Modify_A_READ = Imon_value;
000750  f8bb0000          LDRH     r0,[r11,#0]  ; Imon_value
000754  6070              STR      r0,[r6,#4]  ; Modify_A_READ
;;;548    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
000756  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
00075a  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
00075e  eb002001          ADD      r0,r0,r1,LSL #8
000762  60f0              STR      r0,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1892|
;;;549    		}
;;;550    
;;;551    		if (UART_Buffer_Rece[1] == 0x0E)			   
000764  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
000768  280e              CMP      r0,#0xe
00076a  d130              BNE      |L3.1998|
;;;552    		{
;;;553    			vu16 var16;
;;;554    			vu32 var32a;
;;;555    			vu32 var32b;
;;;556    			
;;;557    			vu16 var16a;
;;;558    			vu32 var32c;
;;;559    			vu32 var32d;
;;;560    			
;;;561    			Modify_B_READ = Imon_value;
00076c  f8bb0000          LDRH     r0,[r11,#0]  ; Imon_value
000770  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;562    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
000772  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
000776  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
00077a  eb002001          ADD      r0,r0,r1,LSL #8
00077e  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;563    			var32a = Modify_B_ACT;
000780  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;564    			var32a = var32a - Modify_A_ACT;
000782  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000784  1a40              SUBS     r0,r0,r1
;;;565    			var32a = var32a << 14;
000786  0381              LSLS     r1,r0,#14
;;;566    			var16 = Modify_B_READ - Modify_A_READ;
000788  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
00078a  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
00078c  1a80              SUBS     r0,r0,r2
00078e  b280              UXTH     r0,r0
;;;567    			var32a = var32a / var16;
000790  fbb1f0f0          UDIV     r0,r1,r0
;;;568    			CON_POWERA = var32a;
000794  f8c80028          STR      r0,[r8,#0x28]  ; Correct_Parametet
;;;569    			var32a = Modify_B_ACT;
000798  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;570    			var32a = var32a << 14;
00079a  0381              LSLS     r1,r0,#14
;;;571    			var32b = Modify_B_READ;
00079c  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;572    			var32b = var32b * CON_POWERA;
00079e  f8d80028          LDR      r0,[r8,#0x28]  ; Correct_Parametet
0007a2  4350              MULS     r0,r2,r0
;;;573    			if (var32a < var32b)
0007a4  4281              CMP      r1,r0
0007a6  d206              BCS      |L3.1974|
;;;574    			{
;;;575    				var32b = var32b - var32a;
0007a8  1a40              SUBS     r0,r0,r1
;;;576    				CON_POWERA_Offset = var32b;
0007aa  62a8              STR      r0,[r5,#0x28]  ; Correct_Strong
;;;577    				Polar3 |= 0x04;
0007ac  78e0              LDRB     r0,[r4,#3]  ; correct_por
0007ae  f0400004          ORR      r0,r0,#4
0007b2  70e0              STRB     r0,[r4,#3]
0007b4  e005              B        |L3.1986|
                  |L3.1974|
;;;578    			}
;;;579    			else 
;;;580    			{
;;;581    				var32a = var32a - var32b;
0007b6  1a08              SUBS     r0,r1,r0
;;;582    				CON_POWERA_Offset = var32a;
0007b8  62a8              STR      r0,[r5,#0x28]  ; Correct_Strong
;;;583    				Polar3 &= ~0x04;					
0007ba  78e0              LDRB     r0,[r4,#3]  ; correct_por
0007bc  f0200004          BIC      r0,r0,#4
0007c0  70e0              STRB     r0,[r4,#3]
                  |L3.1986|
;;;584    			}
;;;585    			Flash_Write_all ();	
0007c2  f7fffffe          BL       Flash_Write_all
;;;586    			Flag_DAC_OFF=0;
0007c6  6838              LDR      r0,[r7,#0]  ; flagB
0007c8  f0200008          BIC      r0,r0,#8
0007cc  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1998|
;;;587    		}
;;;588    /****************漏电流校准**********************************/
;;;589    		if (UART_Buffer_Rece[1] == 0x22)			  
0007ce  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
;;;590    		{ 
;;;591    			Modify_A_READ = LowImon_value - 180;
0007d2  4937              LDR      r1,|L3.2224|
0007d4  2822              CMP      r0,#0x22              ;589
0007d6  d109              BNE      |L3.2028|
0007d8  8808              LDRH     r0,[r1,#0]  ; LowImon_value
0007da  38b4              SUBS     r0,r0,#0xb4
0007dc  6070              STR      r0,[r6,#4]  ; Modify_A_READ
;;;592    			Modify_A_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0007de  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
0007e2  f8992003          LDRB     r2,[r9,#3]  ; UART_Buffer_Rece
0007e6  eb002002          ADD      r0,r0,r2,LSL #8
0007ea  60f0              STR      r0,[r6,#0xc]  ; Modify_A_ACT
                  |L3.2028|
;;;593    		}
;;;594    
;;;595    		if (UART_Buffer_Rece[1] == 0x23)			   
0007ec  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
0007f0  2823              CMP      r0,#0x23
0007f2  d12f              BNE      |L3.2132|
;;;596    		{
;;;597    			vu32 var16;
;;;598    			vu32 var32a;
;;;599    			vu32 var32b;
;;;600    			
;;;601    			vu32 var16a;
;;;602    			vu32 var32c;
;;;603    			vu32 var32d;
;;;604    			Modify_B_READ =LowImon_value - 180;//????
0007f4  8808              LDRH     r0,[r1,#0]  ; LowImon_value
0007f6  38b4              SUBS     r0,r0,#0xb4
0007f8  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;605    			Modify_B_ACT = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];//????
0007fa  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
0007fe  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
000802  eb002001          ADD      r0,r0,r1,LSL #8
000806  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;606    			var32a = Modify_B_ACT;
000808  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;607    			var32a = var32a - Modify_A_ACT;
00080a  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00080c  1a40              SUBS     r0,r0,r1
;;;608    			var32a = var32a << 14;
00080e  0381              LSLS     r1,r0,#14
;;;609    			var16 = Modify_B_READ - Modify_A_READ;
000810  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000812  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
000814  1a80              SUBS     r0,r0,r2
;;;610    			var32a = var32a / var16;
000816  fbb1f0f0          UDIV     r0,r1,r0
;;;611    			REG_LEAKI = var32a;
00081a  f8c80030          STR      r0,[r8,#0x30]  ; Correct_Parametet
;;;612    			var32a=0;
;;;613    			var32a = Modify_B_ACT;
00081e  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;614    			var32a = var32a << 14;
000820  0381              LSLS     r1,r0,#14
;;;615    			var32b = Modify_B_READ;
000822  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;616    			var32b = var32b * REG_LEAKI;
000824  f8d80030          LDR      r0,[r8,#0x30]  ; Correct_Parametet
000828  4350              MULS     r0,r2,r0
;;;617    			if (var32a < var32b)
00082a  4281              CMP      r1,r0
00082c  d206              BCS      |L3.2108|
;;;618    			{
;;;619    				var32b = var32b - var32a;
00082e  1a40              SUBS     r0,r0,r1
;;;620    				REG_LEAKI_Offset = var32b;
000830  6328              STR      r0,[r5,#0x30]  ; Correct_Strong
;;;621    				Polar6 |= 0x01;
000832  79a0              LDRB     r0,[r4,#6]  ; correct_por
000834  f0400001          ORR      r0,r0,#1
000838  71a0              STRB     r0,[r4,#6]
00083a  e005              B        |L3.2120|
                  |L3.2108|
;;;622    			}
;;;623    			else 
;;;624    			{
;;;625    				var32a = var32a - var32b;
00083c  1a08              SUBS     r0,r1,r0
;;;626    				REG_LEAKI_Offset = var32a;
00083e  6328              STR      r0,[r5,#0x30]  ; Correct_Strong
;;;627    				Polar6 &= ~0x01;
000840  79a0              LDRB     r0,[r4,#6]  ; correct_por
000842  f0200001          BIC      r0,r0,#1
000846  71a0              STRB     r0,[r4,#6]
                  |L3.2120|
;;;628    			}			
;;;629    			Flash_Write_all();	//??д?FLASH
000848  f7fffffe          BL       Flash_Write_all
;;;630    			Flag_DAC_OFF=0;
00084c  6838              LDR      r0,[r7,#0]  ; flagB
00084e  f0200008          BIC      r0,r0,#8
000852  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2132|
;;;631    		}
;;;632    /***********??DAC*******************************************/
;;;633    		if (UART_Buffer_Rece[1] == 0x0F)			   
000854  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
000858  280f              CMP      r0,#0xf
00085a  d10b              BNE      |L3.2164|
;;;634    		{
;;;635    			Contr_Laod = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
00085c  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
000860  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
000864  eb002001          ADD      r0,r0,r1,LSL #8
000868  f8aa0000          STRH     r0,[r10,#0]
;;;636    			Flag_DAC_OFF=1;
00086c  6838              LDR      r0,[r7,#0]  ; flagB
00086e  f0400008          ORR      r0,r0,#8
000872  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2164|
;;;637    		}
;;;638    		if (UART_Buffer_Rece[1] == 0x20)			   
000874  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
000878  2820              CMP      r0,#0x20
00087a  d11e              BNE      |L3.2234|
;;;639    		{
;;;640    			Contr_Voltage = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
00087c  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
000880  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
000884  eb002001          ADD      r0,r0,r1,LSL #8
000888  4908              LDR      r1,|L3.2220|
00088a  8008              STRH     r0,[r1,#0]
;;;641    			Flag_DAC_OFF=1;
00088c  6838              LDR      r0,[r7,#0]  ; flagB
00088e  e011              B        |L3.2228|
                  |L3.2192|
                          DCD      UART_Buffer_Rece
                  |L3.2196|
                          DCD      Rmon_value
                  |L3.2200|
                          DCD      flagG
                  |L3.2204|
                          DCD      r_raly
                  |L3.2208|
                          DCD      Imon_value
                  |L3.2212|
                          DCD      Contr_Current
                  |L3.2216|
                          DCD      Vmon_value
                  |L3.2220|
                          DCD      Contr_Voltage
                  |L3.2224|
                          DCD      LowImon_value
                  |L3.2228|
0008b4  f0400008          ORR      r0,r0,#8
0008b8  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2234|
;;;642    		}
;;;643    		if (UART_Buffer_Rece[1] == 0x21)			   
0008ba  f8990001          LDRB     r0,[r9,#1]  ; UART_Buffer_Rece
0008be  2821              CMP      r0,#0x21
0008c0  d10b              BNE      |L3.2266|
;;;644    		{
;;;645    			Contr_Current = (UART_Buffer_Rece[3] << 8) + UART_Buffer_Rece[4];
0008c2  f8990004          LDRB     r0,[r9,#4]  ; UART_Buffer_Rece
0008c6  f8991003          LDRB     r1,[r9,#3]  ; UART_Buffer_Rece
0008ca  eb002001          ADD      r0,r0,r1,LSL #8
0008ce  4904              LDR      r1,|L3.2272|
0008d0  8008              STRH     r0,[r1,#0]
;;;646    			Flag_DAC_OFF=1;
0008d2  6838              LDR      r0,[r7,#0]  ; flagB
0008d4  f0400008          ORR      r0,r0,#8
0008d8  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2266|
;;;647    		}
;;;648    	}
;;;649    //===================================================================================
;;;650    }
0008da  e8bd9ff0          POP      {r4-r12,pc}
;;;651    //===============================AD值转换成测量值============================================//
                          ENDP

0008de  0000              DCW      0x0000
                  |L3.2272|
                          DCD      Contr_Current

                          AREA ||.bss||, DATA, NOINIT, ALIGN=2

                  Correct_Parametet
                          %        52
                  Correct_Strong
                          %        52
                  Run_Control
                          %        168

                          AREA ||.data||, DATA, ALIGN=1

                  ADJ_Write
000000  0000              DCB      0x00,0x00

                          AREA ||area_number.8||, DATA, ALIGN=2

                          EXPORTAS ||area_number.8||, ||.data||
                  DAC_Flag
000000  00                DCB      0x00
                  ADDR
000001  000000            DCB      0x00,0x00,0x00
                  Modify_A_READ
                          DCD      0x00000000
                  Modify_C_READ
                          DCD      0x00000000
                  Modify_A_ACT
                          DCD      0x00000000
                  Modify_B_READ
                          DCD      0x00000000
                  Modify_D_READ
                          DCD      0x00000000
                  Modify_B_ACT
                          DCD      0x00000000
                  correct_por
                          DCD      0x00000000
000020  0000              DCB      0x00,0x00

;*** Start embedded assembler ***

#line 1 "..\\drive\\modbus.c"
	AREA ||.rev16_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REV16|
#line 114 "D:\\Keil\\ARM\\CMSIS\\Include\\core_cmInstr.h"
|__asm___8_modbus_c_bae18981____REV16| PROC
#line 115

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REVSH|
#line 128
|__asm___8_modbus_c_bae18981____REVSH| PROC
#line 129

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
