/* autogenerated with parsecfg: do not edit. */

union hc_mu_dlc1_configReg {
 struct { uint32_t

 /* sorting 6 */
#define hc_mu_dlc1_config_bypass_SHIFT 0
#define hc_mu_dlc1_config_bypass_WIDTH 1
#define hc_mu_dlc1_config_shared_SHIFT 6
#define hc_mu_dlc1_config_shared_WIDTH 1
#define hc_mu_dlc1_config_present_SHIFT 7
#define hc_mu_dlc1_config_present_WIDTH 1
#define hc_mu_dlc1_config_active_thread_SHIFT 8
#define hc_mu_dlc1_config_active_thread_WIDTH 6
#define hc_mu_dlc1_config_id0_SHIFT 16
#define hc_mu_dlc1_config_id0_WIDTH 8
#define hc_mu_dlc1_config_id1_SHIFT 24
#define hc_mu_dlc1_config_id1_WIDTH 8

 bypass:1, /*[0:0]  */
 hole0:5,
 shared:1, /*[6:6] ,RO */
 present:1, /*[7:7] ,RO */
 active_thread:6, /*[13:8] ,NO_MEM */
 hole1:2,
 id0:8, /*[23:16] ,RO */
 id1:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_mu_dlc0_configReg {
 struct { uint32_t

 /* sorting 6 */
#define hc_mu_dlc0_config_bypass_SHIFT 0
#define hc_mu_dlc0_config_bypass_WIDTH 1
#define hc_mu_dlc0_config_shared_SHIFT 6
#define hc_mu_dlc0_config_shared_WIDTH 1
#define hc_mu_dlc0_config_present_SHIFT 7
#define hc_mu_dlc0_config_present_WIDTH 1
#define hc_mu_dlc0_config_active_thread_SHIFT 8
#define hc_mu_dlc0_config_active_thread_WIDTH 6
#define hc_mu_dlc0_config_id0_SHIFT 16
#define hc_mu_dlc0_config_id0_WIDTH 8
#define hc_mu_dlc0_config_id1_SHIFT 24
#define hc_mu_dlc0_config_id1_WIDTH 8

 bypass:1, /*[0:0]  */
 hole0:5,
 shared:1, /*[6:6] ,RO */
 present:1, /*[7:7] ,RO */
 active_thread:6, /*[13:8] ,NO_MEM */
 hole1:2,
 id0:8, /*[23:16] ,RO */
 id1:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

struct hc_mu_dlc {
 uint32_t hc_mu_dlc0_cnt_rc_loads_8B; /* +0x00000000 ,RO */
 uint32_t hc_mu_dlc0_cnt_rc_hits_16B; /* +0x00000004 ,RO */
 uint32_t hc_mu_dlc0_cnt_rc_miss_16B; /* +0x00000008 ,RO */
 union hc_mu_dlc0_configReg hc_mu_dlc0_config; /* +0x0000000c  */
 uint32_t hc_mu_dlc1_cnt_rc_loads_8B; /* +0x00000010 ,RO */
 uint32_t hc_mu_dlc1_cnt_rc_hits_16B; /* +0x00000014 ,RO */
 uint32_t hc_mu_dlc1_cnt_rc_miss_16B; /* +0x00000018 ,RO */
 union hc_mu_dlc1_configReg hc_mu_dlc1_config; /* +0x0000001c  */
};
