[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<64> s<63> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<7> s<4> l<1:8> el<1:11>
n<> u<4> t<Parameter_port_list> p<7> s<6> l<1:12> el<2:2>
n<> u<5> t<Port> p<6> l<3:1> el<2:4>
n<> u<6> t<List_of_ports> p<7> c<5> l<2:2> el<3:2>
n<> u<7> t<Module_nonansi_header> p<61> c<2> s<27> l<1:1> el<3:3>
n<> u<8> t<IntegerAtomType_Int> p<10> s<9> l<4:12> el<4:15>
n<> u<9> t<Signing_Unsigned> p<10> l<4:16> el<4:24>
n<> u<10> t<Data_type> p<11> c<8> l<4:12> el<4:24>
n<> u<11> t<Data_type_or_implicit> p<21> c<10> s<20> l<4:12> el<4:24>
n<CNT> u<12> t<StringConst> p<19> s<18> l<4:25> el<4:28>
n<2> u<13> t<IntConst> p<14> l<4:31> el<4:32>
n<> u<14> t<Primary_literal> p<15> c<13> l<4:31> el<4:32>
n<> u<15> t<Constant_primary> p<16> c<14> l<4:31> el<4:32>
n<> u<16> t<Constant_expression> p<17> c<15> l<4:31> el<4:32>
n<> u<17> t<Constant_mintypmax_expression> p<18> c<16> l<4:31> el<4:32>
n<> u<18> t<Constant_param_expression> p<19> c<17> l<4:31> el<4:32>
n<> u<19> t<Param_assignment> p<20> c<12> l<4:25> el<4:32>
n<> u<20> t<List_of_param_assignments> p<21> c<19> l<4:25> el<4:32>
n<> u<21> t<Local_parameter_declaration> p<22> c<11> l<4:1> el<4:32>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:1> el<4:33>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<4:1> el<4:33>
n<> u<24> t<Module_common_item> p<25> c<23> l<4:1> el<4:33>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<4:1> el<4:33>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<4:1> el<4:33>
n<> u<27> t<Module_item> p<61> c<26> s<59> l<4:1> el<4:33>
n<> u<28> t<IntegerAtomType_Int> p<30> s<29> l<6:12> el<6:15>
n<> u<29> t<Signing_Unsigned> p<30> l<6:16> el<6:24>
n<> u<30> t<Data_type> p<31> c<28> l<6:12> el<6:24>
n<> u<31> t<Data_type_or_implicit> p<53> c<30> s<52> l<6:12> el<6:24>
n<V> u<32> t<StringConst> p<51> s<37> l<6:25> el<6:26>
n<CNT> u<33> t<StringConst> p<34> l<6:27> el<6:30>
n<> u<34> t<Primary_literal> p<35> c<33> l<6:27> el<6:30>
n<> u<35> t<Constant_primary> p<36> c<34> l<6:27> el<6:30>
n<> u<36> t<Constant_expression> p<37> c<35> l<6:27> el<6:30>
n<> u<37> t<Unpacked_dimension> p<51> c<36> s<50> l<6:26> el<6:31>
n<> u<38> t<Assignment_pattern_key> p<39> l<6:36> el<6:43>
n<> u<39> t<Structure_pattern_key> p<44> c<38> s<43> l<6:36> el<6:43>
n<3> u<40> t<IntConst> p<41> l<6:45> el<6:46>
n<> u<41> t<Primary_literal> p<42> c<40> l<6:45> el<6:46>
n<> u<42> t<Primary> p<43> c<41> l<6:45> el<6:46>
n<> u<43> t<Expression> p<44> c<42> l<6:45> el<6:46>
n<> u<44> t<Assignment_pattern> p<45> c<39> l<6:34> el<6:47>
n<> u<45> t<Assignment_pattern_expression> p<46> c<44> l<6:34> el<6:47>
n<> u<46> t<Constant_assignment_pattern_expression> p<47> c<45> l<6:34> el<6:47>
n<> u<47> t<Constant_primary> p<48> c<46> l<6:34> el<6:47>
n<> u<48> t<Constant_expression> p<49> c<47> l<6:34> el<6:47>
n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<6:34> el<6:47>
n<> u<50> t<Constant_param_expression> p<51> c<49> l<6:34> el<6:47>
n<> u<51> t<Param_assignment> p<52> c<32> l<6:25> el<6:47>
n<> u<52> t<List_of_param_assignments> p<53> c<51> l<6:25> el<6:47>
n<> u<53> t<Local_parameter_declaration> p<54> c<31> l<6:1> el<6:47>
n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<6:1> el<6:48>
n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<6:1> el<6:48>
n<> u<56> t<Module_common_item> p<57> c<55> l<6:1> el<6:48>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<6:1> el<6:48>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<6:1> el<6:48>
n<> u<59> t<Module_item> p<61> c<58> s<60> l<6:1> el<6:48>
n<> u<60> t<Endmodule> p<61> l<28:1> el<28:10>
n<> u<61> t<Module_declaration> p<62> c<7> l<1:1> el<28:10>
n<> u<62> t<Description> p<63> c<61> l<1:1> el<28:10>
n<> u<63> t<Source_text> p<64> c<62> l<1:1> el<28:10>
n<> u<64> t<Top_level_rule> c<1> l<1:1> el<33:3>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_expr                                             1
array_typespec                                         4
constant                                              29
design                                                 1
int_typespec                                          10
module_inst                                            5
operation                                             10
param_assign                                           4
parameter                                              5
range                                                  6
ref_obj                                                6
string_typespec                                        4
tagged_pattern                                         4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_expr                                             1
array_typespec                                         4
constant                                              29
design                                                 1
int_typespec                                          10
module_inst                                            5
operation                                             10
param_assign                                           4
parameter                                              5
range                                                  6
ref_obj                                                6
string_typespec                                        4
tagged_pattern                                         4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CNT), line:4:25, endln:4:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:4:12, endln:4:24
      |vpiParent:
      \_parameter: (work@top.CNT), line:4:25, endln:4:28
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:work@top.CNT
  |vpiParameter:
  \_parameter: (work@top.V), line:6:25, endln:6:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: 
      |vpiParent:
      \_parameter: (work@top.V), line:6:25, endln:6:26
      |vpiRange:
      \_range: , line:6:27, endln:6:30
        |vpiParent:
        \_parameter: (work@top.V), line:6:25, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:27, endln:6:28
          |vpiParent:
          \_range: , line:6:27, endln:6:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:6:27, endln:6:30
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@top.V.CNT), line:6:27, endln:6:30
            |vpiParent:
            \_parameter: (work@top.V), line:6:25, endln:6:26
            |vpiName:CNT
            |vpiFullName:work@top.V.CNT
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:6:12, endln:6:24
    |vpiRange:
    \_range: , line:6:27, endln:6:30
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:work@top.V
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:4:12, endln:4:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CNT), line:4:25, endln:4:28
  |vpiParamAssign:
  \_param_assign: , line:6:25, endln:6:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_operation: , line:6:34, endln:6:47
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:6:45, endln:6:46
        |vpiPattern:
        \_constant: , line:6:45, endln:6:46
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:6:36, endln:6:43
          |vpiName:default
    |vpiLhs:
    \_parameter: (work@top.V), line:6:25, endln:6:26
  |vpiDefName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.CNT), line:4:25, endln:4:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:4:12, endln:4:24
      |vpiParent:
      \_parameter: (work@top.CNT), line:4:25, endln:4:28
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:work@top.CNT
  |vpiParameter:
  \_parameter: (work@top.V), line:6:25, endln:6:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: 
      |vpiParent:
      \_parameter: (work@top.V), line:6:25, endln:6:26
      |vpiRange:
      \_range: , line:6:27, endln:6:30
        |vpiParent:
        \_array_typespec: 
        |vpiLeftRange:
        \_constant: , line:6:27, endln:6:28
          |vpiParent:
          \_range: , line:6:27, endln:6:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:6:27, endln:6:30
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@top.V.CNT), line:6:27, endln:6:30
            |vpiParent:
            \_operation: 
            |vpiName:CNT
            |vpiFullName:work@top.V.CNT
            |vpiActual:
            \_parameter: (work@top.CNT), line:4:25, endln:4:28
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:6:12, endln:6:24
        |vpiParent:
        \_array_typespec: 
    |vpiRange:
    \_range: , line:6:27, endln:6:30
      |vpiParent:
      \_parameter: (work@top.V), line:6:25, endln:6:26
      |vpiLeftRange:
      \_constant: , line:6:27, endln:6:28
        |vpiParent:
        \_range: , line:6:27, endln:6:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiParent:
        \_range: , line:6:27, endln:6:30
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.V.CNT), line:6:27, endln:6:30
          |vpiParent:
          \_operation: 
          |vpiName:CNT
          |vpiFullName:work@top.V.CNT
          |vpiActual:
          \_parameter: (work@top.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiParent:
          \_operation: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:work@top.V
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:4:12, endln:4:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CNT), line:4:25, endln:4:28
  |vpiParamAssign:
  \_param_assign: , line:6:25, endln:6:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_array_expr: 
      |vpiExpr:
      \_constant: 
        |vpiDecompile:3
        |UINT:3
        |vpiConstType:9
      |vpiExpr:
      \_constant: 
    |vpiLhs:
    \_parameter: (work@top.V), line:6:25, endln:6:26
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv | ${SURELOG_DIR}/build/regression/DefaultPatternModule/roundtrip/dut_000.sv | 22 | 28 |