$date
	Thu Dec 11 20:21:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CONV_SYSTOLIC_8x8_WS_TB $end
$var wire 256 ! psum_col_out_vec [255:0] $end
$var wire 64 " pixel_row_out_vec [63:0] $end
$var reg 8 # W_in_data [7:0] $end
$var reg 8 $ W_load_PE_idx [7:0] $end
$var reg 1 % clk $end
$var reg 1 & enable_cycle $end
$var reg 32 ' golden_output [31:0] $end
$var reg 1 ( load_W_global $end
$var reg 1 ) load_psum_from_mem $end
$var reg 64 * pixel_row_in_vec [63:0] $end
$var reg 256 + psum_col_in_vec [255:0] $end
$var reg 32 , psum_mem_in_data [31:0] $end
$var reg 1 - reset_psum $end
$var reg 1 . rst_n $end
$var integer 32 / errors [31:0] $end
$var integer 32 0 i [31:0] $end
$var integer 32 1 j [31:0] $end
$scope module UUT $end
$var wire 8 2 W_in_data [7:0] $end
$var wire 8 3 W_load_PE_idx [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 ( load_W_global $end
$var wire 1 ) load_psum_from_mem $end
$var wire 64 4 pixel_row_in_vec [63:0] $end
$var wire 256 5 psum_col_in_vec [255:0] $end
$var wire 32 6 psum_mem_in_data [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 256 7 psum_col_out_vec [255:0] $end
$var wire 64 8 pixel_row_out_vec [63:0] $end
$var parameter 32 9 SIZE $end
$scope begin output_connect_gen[0] $end
$var parameter 2 : k $end
$upscope $end
$scope begin output_connect_gen[1] $end
$var parameter 2 ; k $end
$upscope $end
$scope begin output_connect_gen[2] $end
$var parameter 3 < k $end
$upscope $end
$scope begin output_connect_gen[3] $end
$var parameter 3 = k $end
$upscope $end
$scope begin output_connect_gen[4] $end
$var parameter 4 > k $end
$upscope $end
$scope begin output_connect_gen[5] $end
$var parameter 4 ? k $end
$upscope $end
$scope begin output_connect_gen[6] $end
$var parameter 4 @ k $end
$upscope $end
$scope begin output_connect_gen[7] $end
$var parameter 4 A k $end
$upscope $end
$scope begin row_gen[0] $end
$var parameter 2 B ja $end
$scope begin col_gen[0] $end
$var wire 1 C load_W_PE $end
$var parameter 2 D ia $end
$scope module PE_inst $end
$var wire 8 E W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 C load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 F pixel_in [7:0] $end
$var wire 32 G psum_in [31:0] $end
$var wire 32 H psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 I product_combinational [15:0] $end
$var wire 32 J base_psum [31:0] $end
$var reg 8 K W_local_reg [7:0] $end
$var reg 8 L pixel_out [7:0] $end
$var reg 16 M product_reg [15:0] $end
$var reg 32 N psum_in_reg [31:0] $end
$var reg 32 O psum_out [31:0] $end
$var reg 32 P psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 Q load_W_PE $end
$var parameter 2 R ia $end
$scope module PE_inst $end
$var wire 8 S W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 Q load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 T pixel_in [7:0] $end
$var wire 32 U psum_in [31:0] $end
$var wire 32 V psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 W product_combinational [15:0] $end
$var wire 32 X base_psum [31:0] $end
$var reg 8 Y W_local_reg [7:0] $end
$var reg 8 Z pixel_out [7:0] $end
$var reg 16 [ product_reg [15:0] $end
$var reg 32 \ psum_in_reg [31:0] $end
$var reg 32 ] psum_out [31:0] $end
$var reg 32 ^ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 _ load_W_PE $end
$var parameter 3 ` ia $end
$scope module PE_inst $end
$var wire 8 a W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 _ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 b pixel_in [7:0] $end
$var wire 32 c psum_in [31:0] $end
$var wire 32 d psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 e product_combinational [15:0] $end
$var wire 32 f base_psum [31:0] $end
$var reg 8 g W_local_reg [7:0] $end
$var reg 8 h pixel_out [7:0] $end
$var reg 16 i product_reg [15:0] $end
$var reg 32 j psum_in_reg [31:0] $end
$var reg 32 k psum_out [31:0] $end
$var reg 32 l psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 m load_W_PE $end
$var parameter 3 n ia $end
$scope module PE_inst $end
$var wire 8 o W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 m load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 p pixel_in [7:0] $end
$var wire 32 q psum_in [31:0] $end
$var wire 32 r psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 s product_combinational [15:0] $end
$var wire 32 t base_psum [31:0] $end
$var reg 8 u W_local_reg [7:0] $end
$var reg 8 v pixel_out [7:0] $end
$var reg 16 w product_reg [15:0] $end
$var reg 32 x psum_in_reg [31:0] $end
$var reg 32 y psum_out [31:0] $end
$var reg 32 z psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 { load_W_PE $end
$var parameter 4 | ia $end
$scope module PE_inst $end
$var wire 8 } W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 { load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 ~ pixel_in [7:0] $end
$var wire 32 !" psum_in [31:0] $end
$var wire 32 "" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 #" product_combinational [15:0] $end
$var wire 32 $" base_psum [31:0] $end
$var reg 8 %" W_local_reg [7:0] $end
$var reg 8 &" pixel_out [7:0] $end
$var reg 16 '" product_reg [15:0] $end
$var reg 32 (" psum_in_reg [31:0] $end
$var reg 32 )" psum_out [31:0] $end
$var reg 32 *" psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 +" load_W_PE $end
$var parameter 4 ," ia $end
$scope module PE_inst $end
$var wire 8 -" W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 +" load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 ." pixel_in [7:0] $end
$var wire 32 /" psum_in [31:0] $end
$var wire 32 0" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 1" product_combinational [15:0] $end
$var wire 32 2" base_psum [31:0] $end
$var reg 8 3" W_local_reg [7:0] $end
$var reg 8 4" pixel_out [7:0] $end
$var reg 16 5" product_reg [15:0] $end
$var reg 32 6" psum_in_reg [31:0] $end
$var reg 32 7" psum_out [31:0] $end
$var reg 32 8" psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 9" load_W_PE $end
$var parameter 4 :" ia $end
$scope module PE_inst $end
$var wire 8 ;" W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 9" load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 <" pixel_in [7:0] $end
$var wire 32 =" psum_in [31:0] $end
$var wire 32 >" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 ?" product_combinational [15:0] $end
$var wire 32 @" base_psum [31:0] $end
$var reg 8 A" W_local_reg [7:0] $end
$var reg 8 B" pixel_out [7:0] $end
$var reg 16 C" product_reg [15:0] $end
$var reg 32 D" psum_in_reg [31:0] $end
$var reg 32 E" psum_out [31:0] $end
$var reg 32 F" psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 G" load_W_PE $end
$var parameter 4 H" ia $end
$scope module PE_inst $end
$var wire 8 I" W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 G" load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 J" pixel_in [7:0] $end
$var wire 32 K" psum_in [31:0] $end
$var wire 32 L" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 M" product_combinational [15:0] $end
$var wire 32 N" base_psum [31:0] $end
$var reg 8 O" W_local_reg [7:0] $end
$var reg 8 P" pixel_out [7:0] $end
$var reg 16 Q" product_reg [15:0] $end
$var reg 32 R" psum_in_reg [31:0] $end
$var reg 32 S" psum_out [31:0] $end
$var reg 32 T" psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[1] $end
$var parameter 2 U" ja $end
$scope begin col_gen[0] $end
$var wire 1 V" load_W_PE $end
$var parameter 2 W" ia $end
$scope module PE_inst $end
$var wire 8 X" W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 V" load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 Y" pixel_in [7:0] $end
$var wire 32 Z" psum_in [31:0] $end
$var wire 32 [" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 \" product_combinational [15:0] $end
$var wire 32 ]" base_psum [31:0] $end
$var reg 8 ^" W_local_reg [7:0] $end
$var reg 8 _" pixel_out [7:0] $end
$var reg 16 `" product_reg [15:0] $end
$var reg 32 a" psum_in_reg [31:0] $end
$var reg 32 b" psum_out [31:0] $end
$var reg 32 c" psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 d" load_W_PE $end
$var parameter 2 e" ia $end
$scope module PE_inst $end
$var wire 8 f" W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 d" load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 g" pixel_in [7:0] $end
$var wire 32 h" psum_in [31:0] $end
$var wire 32 i" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 j" product_combinational [15:0] $end
$var wire 32 k" base_psum [31:0] $end
$var reg 8 l" W_local_reg [7:0] $end
$var reg 8 m" pixel_out [7:0] $end
$var reg 16 n" product_reg [15:0] $end
$var reg 32 o" psum_in_reg [31:0] $end
$var reg 32 p" psum_out [31:0] $end
$var reg 32 q" psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 r" load_W_PE $end
$var parameter 3 s" ia $end
$scope module PE_inst $end
$var wire 8 t" W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 r" load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 u" pixel_in [7:0] $end
$var wire 32 v" psum_in [31:0] $end
$var wire 32 w" psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 x" product_combinational [15:0] $end
$var wire 32 y" base_psum [31:0] $end
$var reg 8 z" W_local_reg [7:0] $end
$var reg 8 {" pixel_out [7:0] $end
$var reg 16 |" product_reg [15:0] $end
$var reg 32 }" psum_in_reg [31:0] $end
$var reg 32 ~" psum_out [31:0] $end
$var reg 32 !# psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 "# load_W_PE $end
$var parameter 3 ## ia $end
$scope module PE_inst $end
$var wire 8 $# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 "# load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 %# pixel_in [7:0] $end
$var wire 32 &# psum_in [31:0] $end
$var wire 32 '# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 (# product_combinational [15:0] $end
$var wire 32 )# base_psum [31:0] $end
$var reg 8 *# W_local_reg [7:0] $end
$var reg 8 +# pixel_out [7:0] $end
$var reg 16 ,# product_reg [15:0] $end
$var reg 32 -# psum_in_reg [31:0] $end
$var reg 32 .# psum_out [31:0] $end
$var reg 32 /# psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 0# load_W_PE $end
$var parameter 4 1# ia $end
$scope module PE_inst $end
$var wire 8 2# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 0# load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 3# pixel_in [7:0] $end
$var wire 32 4# psum_in [31:0] $end
$var wire 32 5# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 6# product_combinational [15:0] $end
$var wire 32 7# base_psum [31:0] $end
$var reg 8 8# W_local_reg [7:0] $end
$var reg 8 9# pixel_out [7:0] $end
$var reg 16 :# product_reg [15:0] $end
$var reg 32 ;# psum_in_reg [31:0] $end
$var reg 32 <# psum_out [31:0] $end
$var reg 32 =# psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 ># load_W_PE $end
$var parameter 4 ?# ia $end
$scope module PE_inst $end
$var wire 8 @# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 ># load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 A# pixel_in [7:0] $end
$var wire 32 B# psum_in [31:0] $end
$var wire 32 C# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 D# product_combinational [15:0] $end
$var wire 32 E# base_psum [31:0] $end
$var reg 8 F# W_local_reg [7:0] $end
$var reg 8 G# pixel_out [7:0] $end
$var reg 16 H# product_reg [15:0] $end
$var reg 32 I# psum_in_reg [31:0] $end
$var reg 32 J# psum_out [31:0] $end
$var reg 32 K# psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 L# load_W_PE $end
$var parameter 4 M# ia $end
$scope module PE_inst $end
$var wire 8 N# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 L# load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 O# pixel_in [7:0] $end
$var wire 32 P# psum_in [31:0] $end
$var wire 32 Q# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 R# product_combinational [15:0] $end
$var wire 32 S# base_psum [31:0] $end
$var reg 8 T# W_local_reg [7:0] $end
$var reg 8 U# pixel_out [7:0] $end
$var reg 16 V# product_reg [15:0] $end
$var reg 32 W# psum_in_reg [31:0] $end
$var reg 32 X# psum_out [31:0] $end
$var reg 32 Y# psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 Z# load_W_PE $end
$var parameter 4 [# ia $end
$scope module PE_inst $end
$var wire 8 \# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 Z# load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 ]# pixel_in [7:0] $end
$var wire 32 ^# psum_in [31:0] $end
$var wire 32 _# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 `# product_combinational [15:0] $end
$var wire 32 a# base_psum [31:0] $end
$var reg 8 b# W_local_reg [7:0] $end
$var reg 8 c# pixel_out [7:0] $end
$var reg 16 d# product_reg [15:0] $end
$var reg 32 e# psum_in_reg [31:0] $end
$var reg 32 f# psum_out [31:0] $end
$var reg 32 g# psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[2] $end
$var parameter 3 h# ja $end
$scope begin col_gen[0] $end
$var wire 1 i# load_W_PE $end
$var parameter 2 j# ia $end
$scope module PE_inst $end
$var wire 8 k# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 i# load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 l# pixel_in [7:0] $end
$var wire 32 m# psum_in [31:0] $end
$var wire 32 n# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 o# product_combinational [15:0] $end
$var wire 32 p# base_psum [31:0] $end
$var reg 8 q# W_local_reg [7:0] $end
$var reg 8 r# pixel_out [7:0] $end
$var reg 16 s# product_reg [15:0] $end
$var reg 32 t# psum_in_reg [31:0] $end
$var reg 32 u# psum_out [31:0] $end
$var reg 32 v# psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 w# load_W_PE $end
$var parameter 2 x# ia $end
$scope module PE_inst $end
$var wire 8 y# W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 w# load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 z# pixel_in [7:0] $end
$var wire 32 {# psum_in [31:0] $end
$var wire 32 |# psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 }# product_combinational [15:0] $end
$var wire 32 ~# base_psum [31:0] $end
$var reg 8 !$ W_local_reg [7:0] $end
$var reg 8 "$ pixel_out [7:0] $end
$var reg 16 #$ product_reg [15:0] $end
$var reg 32 $$ psum_in_reg [31:0] $end
$var reg 32 %$ psum_out [31:0] $end
$var reg 32 &$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 '$ load_W_PE $end
$var parameter 3 ($ ia $end
$scope module PE_inst $end
$var wire 8 )$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 '$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 *$ pixel_in [7:0] $end
$var wire 32 +$ psum_in [31:0] $end
$var wire 32 ,$ psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 -$ product_combinational [15:0] $end
$var wire 32 .$ base_psum [31:0] $end
$var reg 8 /$ W_local_reg [7:0] $end
$var reg 8 0$ pixel_out [7:0] $end
$var reg 16 1$ product_reg [15:0] $end
$var reg 32 2$ psum_in_reg [31:0] $end
$var reg 32 3$ psum_out [31:0] $end
$var reg 32 4$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 5$ load_W_PE $end
$var parameter 3 6$ ia $end
$scope module PE_inst $end
$var wire 8 7$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 5$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 8$ pixel_in [7:0] $end
$var wire 32 9$ psum_in [31:0] $end
$var wire 32 :$ psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 ;$ product_combinational [15:0] $end
$var wire 32 <$ base_psum [31:0] $end
$var reg 8 =$ W_local_reg [7:0] $end
$var reg 8 >$ pixel_out [7:0] $end
$var reg 16 ?$ product_reg [15:0] $end
$var reg 32 @$ psum_in_reg [31:0] $end
$var reg 32 A$ psum_out [31:0] $end
$var reg 32 B$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 C$ load_W_PE $end
$var parameter 4 D$ ia $end
$scope module PE_inst $end
$var wire 8 E$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 C$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 F$ pixel_in [7:0] $end
$var wire 32 G$ psum_in [31:0] $end
$var wire 32 H$ psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 I$ product_combinational [15:0] $end
$var wire 32 J$ base_psum [31:0] $end
$var reg 8 K$ W_local_reg [7:0] $end
$var reg 8 L$ pixel_out [7:0] $end
$var reg 16 M$ product_reg [15:0] $end
$var reg 32 N$ psum_in_reg [31:0] $end
$var reg 32 O$ psum_out [31:0] $end
$var reg 32 P$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 Q$ load_W_PE $end
$var parameter 4 R$ ia $end
$scope module PE_inst $end
$var wire 8 S$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 Q$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 T$ pixel_in [7:0] $end
$var wire 32 U$ psum_in [31:0] $end
$var wire 32 V$ psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 W$ product_combinational [15:0] $end
$var wire 32 X$ base_psum [31:0] $end
$var reg 8 Y$ W_local_reg [7:0] $end
$var reg 8 Z$ pixel_out [7:0] $end
$var reg 16 [$ product_reg [15:0] $end
$var reg 32 \$ psum_in_reg [31:0] $end
$var reg 32 ]$ psum_out [31:0] $end
$var reg 32 ^$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 _$ load_W_PE $end
$var parameter 4 `$ ia $end
$scope module PE_inst $end
$var wire 8 a$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 _$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 b$ pixel_in [7:0] $end
$var wire 32 c$ psum_in [31:0] $end
$var wire 32 d$ psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 e$ product_combinational [15:0] $end
$var wire 32 f$ base_psum [31:0] $end
$var reg 8 g$ W_local_reg [7:0] $end
$var reg 8 h$ pixel_out [7:0] $end
$var reg 16 i$ product_reg [15:0] $end
$var reg 32 j$ psum_in_reg [31:0] $end
$var reg 32 k$ psum_out [31:0] $end
$var reg 32 l$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 m$ load_W_PE $end
$var parameter 4 n$ ia $end
$scope module PE_inst $end
$var wire 8 o$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 m$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 p$ pixel_in [7:0] $end
$var wire 32 q$ psum_in [31:0] $end
$var wire 32 r$ psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 s$ product_combinational [15:0] $end
$var wire 32 t$ base_psum [31:0] $end
$var reg 8 u$ W_local_reg [7:0] $end
$var reg 8 v$ pixel_out [7:0] $end
$var reg 16 w$ product_reg [15:0] $end
$var reg 32 x$ psum_in_reg [31:0] $end
$var reg 32 y$ psum_out [31:0] $end
$var reg 32 z$ psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[3] $end
$var parameter 3 {$ ja $end
$scope begin col_gen[0] $end
$var wire 1 |$ load_W_PE $end
$var parameter 2 }$ ia $end
$scope module PE_inst $end
$var wire 8 ~$ W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 |$ load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 !% pixel_in [7:0] $end
$var wire 32 "% psum_in [31:0] $end
$var wire 32 #% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 $% product_combinational [15:0] $end
$var wire 32 %% base_psum [31:0] $end
$var reg 8 &% W_local_reg [7:0] $end
$var reg 8 '% pixel_out [7:0] $end
$var reg 16 (% product_reg [15:0] $end
$var reg 32 )% psum_in_reg [31:0] $end
$var reg 32 *% psum_out [31:0] $end
$var reg 32 +% psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 ,% load_W_PE $end
$var parameter 2 -% ia $end
$scope module PE_inst $end
$var wire 8 .% W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 ,% load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 /% pixel_in [7:0] $end
$var wire 32 0% psum_in [31:0] $end
$var wire 32 1% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 2% product_combinational [15:0] $end
$var wire 32 3% base_psum [31:0] $end
$var reg 8 4% W_local_reg [7:0] $end
$var reg 8 5% pixel_out [7:0] $end
$var reg 16 6% product_reg [15:0] $end
$var reg 32 7% psum_in_reg [31:0] $end
$var reg 32 8% psum_out [31:0] $end
$var reg 32 9% psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 :% load_W_PE $end
$var parameter 3 ;% ia $end
$scope module PE_inst $end
$var wire 8 <% W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 :% load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 =% pixel_in [7:0] $end
$var wire 32 >% psum_in [31:0] $end
$var wire 32 ?% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 @% product_combinational [15:0] $end
$var wire 32 A% base_psum [31:0] $end
$var reg 8 B% W_local_reg [7:0] $end
$var reg 8 C% pixel_out [7:0] $end
$var reg 16 D% product_reg [15:0] $end
$var reg 32 E% psum_in_reg [31:0] $end
$var reg 32 F% psum_out [31:0] $end
$var reg 32 G% psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 H% load_W_PE $end
$var parameter 3 I% ia $end
$scope module PE_inst $end
$var wire 8 J% W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 H% load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 K% pixel_in [7:0] $end
$var wire 32 L% psum_in [31:0] $end
$var wire 32 M% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 N% product_combinational [15:0] $end
$var wire 32 O% base_psum [31:0] $end
$var reg 8 P% W_local_reg [7:0] $end
$var reg 8 Q% pixel_out [7:0] $end
$var reg 16 R% product_reg [15:0] $end
$var reg 32 S% psum_in_reg [31:0] $end
$var reg 32 T% psum_out [31:0] $end
$var reg 32 U% psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 V% load_W_PE $end
$var parameter 4 W% ia $end
$scope module PE_inst $end
$var wire 8 X% W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 V% load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 Y% pixel_in [7:0] $end
$var wire 32 Z% psum_in [31:0] $end
$var wire 32 [% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 \% product_combinational [15:0] $end
$var wire 32 ]% base_psum [31:0] $end
$var reg 8 ^% W_local_reg [7:0] $end
$var reg 8 _% pixel_out [7:0] $end
$var reg 16 `% product_reg [15:0] $end
$var reg 32 a% psum_in_reg [31:0] $end
$var reg 32 b% psum_out [31:0] $end
$var reg 32 c% psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 d% load_W_PE $end
$var parameter 4 e% ia $end
$scope module PE_inst $end
$var wire 8 f% W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 d% load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 g% pixel_in [7:0] $end
$var wire 32 h% psum_in [31:0] $end
$var wire 32 i% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 j% product_combinational [15:0] $end
$var wire 32 k% base_psum [31:0] $end
$var reg 8 l% W_local_reg [7:0] $end
$var reg 8 m% pixel_out [7:0] $end
$var reg 16 n% product_reg [15:0] $end
$var reg 32 o% psum_in_reg [31:0] $end
$var reg 32 p% psum_out [31:0] $end
$var reg 32 q% psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 r% load_W_PE $end
$var parameter 4 s% ia $end
$scope module PE_inst $end
$var wire 8 t% W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 r% load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 u% pixel_in [7:0] $end
$var wire 32 v% psum_in [31:0] $end
$var wire 32 w% psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 x% product_combinational [15:0] $end
$var wire 32 y% base_psum [31:0] $end
$var reg 8 z% W_local_reg [7:0] $end
$var reg 8 {% pixel_out [7:0] $end
$var reg 16 |% product_reg [15:0] $end
$var reg 32 }% psum_in_reg [31:0] $end
$var reg 32 ~% psum_out [31:0] $end
$var reg 32 !& psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 "& load_W_PE $end
$var parameter 4 #& ia $end
$scope module PE_inst $end
$var wire 8 $& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 "& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 %& pixel_in [7:0] $end
$var wire 32 && psum_in [31:0] $end
$var wire 32 '& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 (& product_combinational [15:0] $end
$var wire 32 )& base_psum [31:0] $end
$var reg 8 *& W_local_reg [7:0] $end
$var reg 8 +& pixel_out [7:0] $end
$var reg 16 ,& product_reg [15:0] $end
$var reg 32 -& psum_in_reg [31:0] $end
$var reg 32 .& psum_out [31:0] $end
$var reg 32 /& psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[4] $end
$var parameter 4 0& ja $end
$scope begin col_gen[0] $end
$var wire 1 1& load_W_PE $end
$var parameter 2 2& ia $end
$scope module PE_inst $end
$var wire 8 3& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 1& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 4& pixel_in [7:0] $end
$var wire 32 5& psum_in [31:0] $end
$var wire 32 6& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 7& product_combinational [15:0] $end
$var wire 32 8& base_psum [31:0] $end
$var reg 8 9& W_local_reg [7:0] $end
$var reg 8 :& pixel_out [7:0] $end
$var reg 16 ;& product_reg [15:0] $end
$var reg 32 <& psum_in_reg [31:0] $end
$var reg 32 =& psum_out [31:0] $end
$var reg 32 >& psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 ?& load_W_PE $end
$var parameter 2 @& ia $end
$scope module PE_inst $end
$var wire 8 A& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 ?& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 B& pixel_in [7:0] $end
$var wire 32 C& psum_in [31:0] $end
$var wire 32 D& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 E& product_combinational [15:0] $end
$var wire 32 F& base_psum [31:0] $end
$var reg 8 G& W_local_reg [7:0] $end
$var reg 8 H& pixel_out [7:0] $end
$var reg 16 I& product_reg [15:0] $end
$var reg 32 J& psum_in_reg [31:0] $end
$var reg 32 K& psum_out [31:0] $end
$var reg 32 L& psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 M& load_W_PE $end
$var parameter 3 N& ia $end
$scope module PE_inst $end
$var wire 8 O& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 M& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 P& pixel_in [7:0] $end
$var wire 32 Q& psum_in [31:0] $end
$var wire 32 R& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 S& product_combinational [15:0] $end
$var wire 32 T& base_psum [31:0] $end
$var reg 8 U& W_local_reg [7:0] $end
$var reg 8 V& pixel_out [7:0] $end
$var reg 16 W& product_reg [15:0] $end
$var reg 32 X& psum_in_reg [31:0] $end
$var reg 32 Y& psum_out [31:0] $end
$var reg 32 Z& psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 [& load_W_PE $end
$var parameter 3 \& ia $end
$scope module PE_inst $end
$var wire 8 ]& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 [& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 ^& pixel_in [7:0] $end
$var wire 32 _& psum_in [31:0] $end
$var wire 32 `& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 a& product_combinational [15:0] $end
$var wire 32 b& base_psum [31:0] $end
$var reg 8 c& W_local_reg [7:0] $end
$var reg 8 d& pixel_out [7:0] $end
$var reg 16 e& product_reg [15:0] $end
$var reg 32 f& psum_in_reg [31:0] $end
$var reg 32 g& psum_out [31:0] $end
$var reg 32 h& psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 i& load_W_PE $end
$var parameter 4 j& ia $end
$scope module PE_inst $end
$var wire 8 k& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 i& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 l& pixel_in [7:0] $end
$var wire 32 m& psum_in [31:0] $end
$var wire 32 n& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 o& product_combinational [15:0] $end
$var wire 32 p& base_psum [31:0] $end
$var reg 8 q& W_local_reg [7:0] $end
$var reg 8 r& pixel_out [7:0] $end
$var reg 16 s& product_reg [15:0] $end
$var reg 32 t& psum_in_reg [31:0] $end
$var reg 32 u& psum_out [31:0] $end
$var reg 32 v& psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 w& load_W_PE $end
$var parameter 4 x& ia $end
$scope module PE_inst $end
$var wire 8 y& W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 w& load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 z& pixel_in [7:0] $end
$var wire 32 {& psum_in [31:0] $end
$var wire 32 |& psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 }& product_combinational [15:0] $end
$var wire 32 ~& base_psum [31:0] $end
$var reg 8 !' W_local_reg [7:0] $end
$var reg 8 "' pixel_out [7:0] $end
$var reg 16 #' product_reg [15:0] $end
$var reg 32 $' psum_in_reg [31:0] $end
$var reg 32 %' psum_out [31:0] $end
$var reg 32 &' psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 '' load_W_PE $end
$var parameter 4 (' ia $end
$scope module PE_inst $end
$var wire 8 )' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 '' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 *' pixel_in [7:0] $end
$var wire 32 +' psum_in [31:0] $end
$var wire 32 ,' psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 -' product_combinational [15:0] $end
$var wire 32 .' base_psum [31:0] $end
$var reg 8 /' W_local_reg [7:0] $end
$var reg 8 0' pixel_out [7:0] $end
$var reg 16 1' product_reg [15:0] $end
$var reg 32 2' psum_in_reg [31:0] $end
$var reg 32 3' psum_out [31:0] $end
$var reg 32 4' psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 5' load_W_PE $end
$var parameter 4 6' ia $end
$scope module PE_inst $end
$var wire 8 7' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 5' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 8' pixel_in [7:0] $end
$var wire 32 9' psum_in [31:0] $end
$var wire 32 :' psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 ;' product_combinational [15:0] $end
$var wire 32 <' base_psum [31:0] $end
$var reg 8 =' W_local_reg [7:0] $end
$var reg 8 >' pixel_out [7:0] $end
$var reg 16 ?' product_reg [15:0] $end
$var reg 32 @' psum_in_reg [31:0] $end
$var reg 32 A' psum_out [31:0] $end
$var reg 32 B' psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[5] $end
$var parameter 4 C' ja $end
$scope begin col_gen[0] $end
$var wire 1 D' load_W_PE $end
$var parameter 2 E' ia $end
$scope module PE_inst $end
$var wire 8 F' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 D' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 G' pixel_in [7:0] $end
$var wire 32 H' psum_in [31:0] $end
$var wire 32 I' psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 J' product_combinational [15:0] $end
$var wire 32 K' base_psum [31:0] $end
$var reg 8 L' W_local_reg [7:0] $end
$var reg 8 M' pixel_out [7:0] $end
$var reg 16 N' product_reg [15:0] $end
$var reg 32 O' psum_in_reg [31:0] $end
$var reg 32 P' psum_out [31:0] $end
$var reg 32 Q' psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 R' load_W_PE $end
$var parameter 2 S' ia $end
$scope module PE_inst $end
$var wire 8 T' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 R' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 U' pixel_in [7:0] $end
$var wire 32 V' psum_in [31:0] $end
$var wire 32 W' psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 X' product_combinational [15:0] $end
$var wire 32 Y' base_psum [31:0] $end
$var reg 8 Z' W_local_reg [7:0] $end
$var reg 8 [' pixel_out [7:0] $end
$var reg 16 \' product_reg [15:0] $end
$var reg 32 ]' psum_in_reg [31:0] $end
$var reg 32 ^' psum_out [31:0] $end
$var reg 32 _' psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 `' load_W_PE $end
$var parameter 3 a' ia $end
$scope module PE_inst $end
$var wire 8 b' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 `' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 c' pixel_in [7:0] $end
$var wire 32 d' psum_in [31:0] $end
$var wire 32 e' psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 f' product_combinational [15:0] $end
$var wire 32 g' base_psum [31:0] $end
$var reg 8 h' W_local_reg [7:0] $end
$var reg 8 i' pixel_out [7:0] $end
$var reg 16 j' product_reg [15:0] $end
$var reg 32 k' psum_in_reg [31:0] $end
$var reg 32 l' psum_out [31:0] $end
$var reg 32 m' psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 n' load_W_PE $end
$var parameter 3 o' ia $end
$scope module PE_inst $end
$var wire 8 p' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 n' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 q' pixel_in [7:0] $end
$var wire 32 r' psum_in [31:0] $end
$var wire 32 s' psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 t' product_combinational [15:0] $end
$var wire 32 u' base_psum [31:0] $end
$var reg 8 v' W_local_reg [7:0] $end
$var reg 8 w' pixel_out [7:0] $end
$var reg 16 x' product_reg [15:0] $end
$var reg 32 y' psum_in_reg [31:0] $end
$var reg 32 z' psum_out [31:0] $end
$var reg 32 {' psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 |' load_W_PE $end
$var parameter 4 }' ia $end
$scope module PE_inst $end
$var wire 8 ~' W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 |' load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 !( pixel_in [7:0] $end
$var wire 32 "( psum_in [31:0] $end
$var wire 32 #( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 $( product_combinational [15:0] $end
$var wire 32 %( base_psum [31:0] $end
$var reg 8 &( W_local_reg [7:0] $end
$var reg 8 '( pixel_out [7:0] $end
$var reg 16 (( product_reg [15:0] $end
$var reg 32 )( psum_in_reg [31:0] $end
$var reg 32 *( psum_out [31:0] $end
$var reg 32 +( psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 ,( load_W_PE $end
$var parameter 4 -( ia $end
$scope module PE_inst $end
$var wire 8 .( W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 ,( load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 /( pixel_in [7:0] $end
$var wire 32 0( psum_in [31:0] $end
$var wire 32 1( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 2( product_combinational [15:0] $end
$var wire 32 3( base_psum [31:0] $end
$var reg 8 4( W_local_reg [7:0] $end
$var reg 8 5( pixel_out [7:0] $end
$var reg 16 6( product_reg [15:0] $end
$var reg 32 7( psum_in_reg [31:0] $end
$var reg 32 8( psum_out [31:0] $end
$var reg 32 9( psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 :( load_W_PE $end
$var parameter 4 ;( ia $end
$scope module PE_inst $end
$var wire 8 <( W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 :( load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 =( pixel_in [7:0] $end
$var wire 32 >( psum_in [31:0] $end
$var wire 32 ?( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 @( product_combinational [15:0] $end
$var wire 32 A( base_psum [31:0] $end
$var reg 8 B( W_local_reg [7:0] $end
$var reg 8 C( pixel_out [7:0] $end
$var reg 16 D( product_reg [15:0] $end
$var reg 32 E( psum_in_reg [31:0] $end
$var reg 32 F( psum_out [31:0] $end
$var reg 32 G( psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 H( load_W_PE $end
$var parameter 4 I( ia $end
$scope module PE_inst $end
$var wire 8 J( W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 H( load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 K( pixel_in [7:0] $end
$var wire 32 L( psum_in [31:0] $end
$var wire 32 M( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 N( product_combinational [15:0] $end
$var wire 32 O( base_psum [31:0] $end
$var reg 8 P( W_local_reg [7:0] $end
$var reg 8 Q( pixel_out [7:0] $end
$var reg 16 R( product_reg [15:0] $end
$var reg 32 S( psum_in_reg [31:0] $end
$var reg 32 T( psum_out [31:0] $end
$var reg 32 U( psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[6] $end
$var parameter 4 V( ja $end
$scope begin col_gen[0] $end
$var wire 1 W( load_W_PE $end
$var parameter 2 X( ia $end
$scope module PE_inst $end
$var wire 8 Y( W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 W( load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 Z( pixel_in [7:0] $end
$var wire 32 [( psum_in [31:0] $end
$var wire 32 \( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 ]( product_combinational [15:0] $end
$var wire 32 ^( base_psum [31:0] $end
$var reg 8 _( W_local_reg [7:0] $end
$var reg 8 `( pixel_out [7:0] $end
$var reg 16 a( product_reg [15:0] $end
$var reg 32 b( psum_in_reg [31:0] $end
$var reg 32 c( psum_out [31:0] $end
$var reg 32 d( psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 e( load_W_PE $end
$var parameter 2 f( ia $end
$scope module PE_inst $end
$var wire 8 g( W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 e( load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 h( pixel_in [7:0] $end
$var wire 32 i( psum_in [31:0] $end
$var wire 32 j( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 k( product_combinational [15:0] $end
$var wire 32 l( base_psum [31:0] $end
$var reg 8 m( W_local_reg [7:0] $end
$var reg 8 n( pixel_out [7:0] $end
$var reg 16 o( product_reg [15:0] $end
$var reg 32 p( psum_in_reg [31:0] $end
$var reg 32 q( psum_out [31:0] $end
$var reg 32 r( psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 s( load_W_PE $end
$var parameter 3 t( ia $end
$scope module PE_inst $end
$var wire 8 u( W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 s( load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 v( pixel_in [7:0] $end
$var wire 32 w( psum_in [31:0] $end
$var wire 32 x( psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 y( product_combinational [15:0] $end
$var wire 32 z( base_psum [31:0] $end
$var reg 8 {( W_local_reg [7:0] $end
$var reg 8 |( pixel_out [7:0] $end
$var reg 16 }( product_reg [15:0] $end
$var reg 32 ~( psum_in_reg [31:0] $end
$var reg 32 !) psum_out [31:0] $end
$var reg 32 ") psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 #) load_W_PE $end
$var parameter 3 $) ia $end
$scope module PE_inst $end
$var wire 8 %) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 #) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 &) pixel_in [7:0] $end
$var wire 32 ') psum_in [31:0] $end
$var wire 32 () psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 )) product_combinational [15:0] $end
$var wire 32 *) base_psum [31:0] $end
$var reg 8 +) W_local_reg [7:0] $end
$var reg 8 ,) pixel_out [7:0] $end
$var reg 16 -) product_reg [15:0] $end
$var reg 32 .) psum_in_reg [31:0] $end
$var reg 32 /) psum_out [31:0] $end
$var reg 32 0) psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 1) load_W_PE $end
$var parameter 4 2) ia $end
$scope module PE_inst $end
$var wire 8 3) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 1) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 4) pixel_in [7:0] $end
$var wire 32 5) psum_in [31:0] $end
$var wire 32 6) psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 7) product_combinational [15:0] $end
$var wire 32 8) base_psum [31:0] $end
$var reg 8 9) W_local_reg [7:0] $end
$var reg 8 :) pixel_out [7:0] $end
$var reg 16 ;) product_reg [15:0] $end
$var reg 32 <) psum_in_reg [31:0] $end
$var reg 32 =) psum_out [31:0] $end
$var reg 32 >) psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 ?) load_W_PE $end
$var parameter 4 @) ia $end
$scope module PE_inst $end
$var wire 8 A) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 ?) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 B) pixel_in [7:0] $end
$var wire 32 C) psum_in [31:0] $end
$var wire 32 D) psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 E) product_combinational [15:0] $end
$var wire 32 F) base_psum [31:0] $end
$var reg 8 G) W_local_reg [7:0] $end
$var reg 8 H) pixel_out [7:0] $end
$var reg 16 I) product_reg [15:0] $end
$var reg 32 J) psum_in_reg [31:0] $end
$var reg 32 K) psum_out [31:0] $end
$var reg 32 L) psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 M) load_W_PE $end
$var parameter 4 N) ia $end
$scope module PE_inst $end
$var wire 8 O) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 M) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 P) pixel_in [7:0] $end
$var wire 32 Q) psum_in [31:0] $end
$var wire 32 R) psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 S) product_combinational [15:0] $end
$var wire 32 T) base_psum [31:0] $end
$var reg 8 U) W_local_reg [7:0] $end
$var reg 8 V) pixel_out [7:0] $end
$var reg 16 W) product_reg [15:0] $end
$var reg 32 X) psum_in_reg [31:0] $end
$var reg 32 Y) psum_out [31:0] $end
$var reg 32 Z) psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 [) load_W_PE $end
$var parameter 4 \) ia $end
$scope module PE_inst $end
$var wire 8 ]) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 [) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 ^) pixel_in [7:0] $end
$var wire 32 _) psum_in [31:0] $end
$var wire 32 `) psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 a) product_combinational [15:0] $end
$var wire 32 b) base_psum [31:0] $end
$var reg 8 c) W_local_reg [7:0] $end
$var reg 8 d) pixel_out [7:0] $end
$var reg 16 e) product_reg [15:0] $end
$var reg 32 f) psum_in_reg [31:0] $end
$var reg 32 g) psum_out [31:0] $end
$var reg 32 h) psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin row_gen[7] $end
$var parameter 4 i) ja $end
$scope begin col_gen[0] $end
$var wire 1 j) load_W_PE $end
$var parameter 2 k) ia $end
$scope module PE_inst $end
$var wire 8 l) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 j) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 m) pixel_in [7:0] $end
$var wire 32 n) psum_in [31:0] $end
$var wire 32 o) psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 p) product_combinational [15:0] $end
$var wire 32 q) base_psum [31:0] $end
$var reg 8 r) W_local_reg [7:0] $end
$var reg 8 s) pixel_out [7:0] $end
$var reg 16 t) product_reg [15:0] $end
$var reg 32 u) psum_in_reg [31:0] $end
$var reg 32 v) psum_out [31:0] $end
$var reg 32 w) psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[1] $end
$var wire 1 x) load_W_PE $end
$var parameter 2 y) ia $end
$scope module PE_inst $end
$var wire 8 z) W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 x) load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 {) pixel_in [7:0] $end
$var wire 32 |) psum_in [31:0] $end
$var wire 32 }) psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 ~) product_combinational [15:0] $end
$var wire 32 !* base_psum [31:0] $end
$var reg 8 "* W_local_reg [7:0] $end
$var reg 8 #* pixel_out [7:0] $end
$var reg 16 $* product_reg [15:0] $end
$var reg 32 %* psum_in_reg [31:0] $end
$var reg 32 &* psum_out [31:0] $end
$var reg 32 '* psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[2] $end
$var wire 1 (* load_W_PE $end
$var parameter 3 )* ia $end
$scope module PE_inst $end
$var wire 8 ** W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 (* load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 +* pixel_in [7:0] $end
$var wire 32 ,* psum_in [31:0] $end
$var wire 32 -* psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 .* product_combinational [15:0] $end
$var wire 32 /* base_psum [31:0] $end
$var reg 8 0* W_local_reg [7:0] $end
$var reg 8 1* pixel_out [7:0] $end
$var reg 16 2* product_reg [15:0] $end
$var reg 32 3* psum_in_reg [31:0] $end
$var reg 32 4* psum_out [31:0] $end
$var reg 32 5* psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[3] $end
$var wire 1 6* load_W_PE $end
$var parameter 3 7* ia $end
$scope module PE_inst $end
$var wire 8 8* W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 6* load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 9* pixel_in [7:0] $end
$var wire 32 :* psum_in [31:0] $end
$var wire 32 ;* psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 <* product_combinational [15:0] $end
$var wire 32 =* base_psum [31:0] $end
$var reg 8 >* W_local_reg [7:0] $end
$var reg 8 ?* pixel_out [7:0] $end
$var reg 16 @* product_reg [15:0] $end
$var reg 32 A* psum_in_reg [31:0] $end
$var reg 32 B* psum_out [31:0] $end
$var reg 32 C* psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[4] $end
$var wire 1 D* load_W_PE $end
$var parameter 4 E* ia $end
$scope module PE_inst $end
$var wire 8 F* W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 D* load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 G* pixel_in [7:0] $end
$var wire 32 H* psum_in [31:0] $end
$var wire 32 I* psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 J* product_combinational [15:0] $end
$var wire 32 K* base_psum [31:0] $end
$var reg 8 L* W_local_reg [7:0] $end
$var reg 8 M* pixel_out [7:0] $end
$var reg 16 N* product_reg [15:0] $end
$var reg 32 O* psum_in_reg [31:0] $end
$var reg 32 P* psum_out [31:0] $end
$var reg 32 Q* psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[5] $end
$var wire 1 R* load_W_PE $end
$var parameter 4 S* ia $end
$scope module PE_inst $end
$var wire 8 T* W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 R* load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 U* pixel_in [7:0] $end
$var wire 32 V* psum_in [31:0] $end
$var wire 32 W* psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 X* product_combinational [15:0] $end
$var wire 32 Y* base_psum [31:0] $end
$var reg 8 Z* W_local_reg [7:0] $end
$var reg 8 [* pixel_out [7:0] $end
$var reg 16 \* product_reg [15:0] $end
$var reg 32 ]* psum_in_reg [31:0] $end
$var reg 32 ^* psum_out [31:0] $end
$var reg 32 _* psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[6] $end
$var wire 1 `* load_W_PE $end
$var parameter 4 a* ia $end
$scope module PE_inst $end
$var wire 8 b* W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 `* load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 c* pixel_in [7:0] $end
$var wire 32 d* psum_in [31:0] $end
$var wire 32 e* psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 f* product_combinational [15:0] $end
$var wire 32 g* base_psum [31:0] $end
$var reg 8 h* W_local_reg [7:0] $end
$var reg 8 i* pixel_out [7:0] $end
$var reg 16 j* product_reg [15:0] $end
$var reg 32 k* psum_in_reg [31:0] $end
$var reg 32 l* psum_out [31:0] $end
$var reg 32 m* psum_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin col_gen[7] $end
$var wire 1 n* load_W_PE $end
$var parameter 4 o* ia $end
$scope module PE_inst $end
$var wire 8 p* W_in [7:0] $end
$var wire 1 % clk $end
$var wire 1 & enable_cycle $end
$var wire 1 n* load_W $end
$var wire 1 ) load_psum_from_mem $end
$var wire 8 q* pixel_in [7:0] $end
$var wire 32 r* psum_in [31:0] $end
$var wire 32 s* psum_mem_in [31:0] $end
$var wire 1 - reset_psum $end
$var wire 1 . rst_n $end
$var wire 16 t* product_combinational [15:0] $end
$var wire 32 u* base_psum [31:0] $end
$var reg 8 v* W_local_reg [7:0] $end
$var reg 8 w* pixel_out [7:0] $end
$var reg 16 x* product_reg [15:0] $end
$var reg 32 y* psum_in_reg [31:0] $end
$var reg 32 z* psum_out [31:0] $end
$var reg 32 {* psum_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin vector_map[0] $end
$var parameter 2 |* m $end
$upscope $end
$scope begin vector_map[1] $end
$var parameter 2 }* m $end
$upscope $end
$scope begin vector_map[2] $end
$var parameter 3 ~* m $end
$upscope $end
$scope begin vector_map[3] $end
$var parameter 3 !+ m $end
$upscope $end
$scope begin vector_map[4] $end
$var parameter 4 "+ m $end
$upscope $end
$scope begin vector_map[5] $end
$var parameter 4 #+ m $end
$upscope $end
$scope begin vector_map[6] $end
$var parameter 4 $+ m $end
$upscope $end
$scope begin vector_map[7] $end
$var parameter 4 %+ m $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 %+
b110 $+
b101 #+
b100 "+
b11 !+
b10 ~*
b1 }*
b0 |*
b111 o*
b110 a*
b101 S*
b100 E*
b11 7*
b10 )*
b1 y)
b0 k)
b111 i)
b111 \)
b110 N)
b101 @)
b100 2)
b11 $)
b10 t(
b1 f(
b0 X(
b110 V(
b111 I(
b110 ;(
b101 -(
b100 }'
b11 o'
b10 a'
b1 S'
b0 E'
b101 C'
b111 6'
b110 ('
b101 x&
b100 j&
b11 \&
b10 N&
b1 @&
b0 2&
b100 0&
b111 #&
b110 s%
b101 e%
b100 W%
b11 I%
b10 ;%
b1 -%
b0 }$
b11 {$
b111 n$
b110 `$
b101 R$
b100 D$
b11 6$
b10 ($
b1 x#
b0 j#
b10 h#
b111 [#
b110 M#
b101 ?#
b100 1#
b11 ##
b10 s"
b1 e"
b0 W"
b1 U"
b111 H"
b110 :"
b101 ,"
b100 |
b11 n
b10 `
b1 R
b0 D
b0 B
b111 A
b110 @
b101 ?
b100 >
b11 =
b10 <
b1 ;
b0 :
b1000 9
$end
#0
$dumpvars
b0 {*
b0 z*
b0 y*
b0 x*
b0 w*
b0 v*
b0 u*
b0 t*
bx s*
b0 r*
b0 q*
b0 p*
0n*
b0 m*
b0 l*
b0 k*
b0 j*
b0 i*
b0 h*
b0 g*
b0 f*
bx e*
b0 d*
b0 c*
b0 b*
0`*
b0 _*
b0 ^*
b0 ]*
b0 \*
b0 [*
b0 Z*
b0 Y*
b0 X*
bx W*
b0 V*
b0 U*
b0 T*
0R*
b0 Q*
b0 P*
b0 O*
b0 N*
b0 M*
b0 L*
b0 K*
b0 J*
bx I*
b0 H*
b0 G*
b0 F*
0D*
b0 C*
b0 B*
b0 A*
b0 @*
b0 ?*
b0 >*
b0 =*
b0 <*
bx ;*
b0 :*
b0 9*
b0 8*
06*
b0 5*
b0 4*
b0 3*
b0 2*
b0 1*
b0 0*
b0 /*
b0 .*
bx -*
b0 ,*
b0 +*
b0 **
0(*
b0 '*
b0 &*
b0 %*
b0 $*
b0 #*
b0 "*
b0 !*
b0 ~)
bx })
b0 |)
b0 {)
b0 z)
0x)
b0 w)
b0 v)
b0 u)
b0 t)
b0 s)
b0 r)
b0 q)
b0 p)
bx o)
b0 n)
b0 m)
b0 l)
0j)
b0 h)
b0 g)
b0 f)
b0 e)
b0 d)
b0 c)
b0 b)
b0 a)
bx `)
b0 _)
b0 ^)
b0 ])
0[)
b0 Z)
b0 Y)
b0 X)
b0 W)
b0 V)
b0 U)
b0 T)
b0 S)
bx R)
b0 Q)
b0 P)
b0 O)
0M)
b0 L)
b0 K)
b0 J)
b0 I)
b0 H)
b0 G)
b0 F)
b0 E)
bx D)
b0 C)
b0 B)
b0 A)
0?)
b0 >)
b0 =)
b0 <)
b0 ;)
b0 :)
b0 9)
b0 8)
b0 7)
bx 6)
b0 5)
b0 4)
b0 3)
01)
b0 0)
b0 /)
b0 .)
b0 -)
b0 ,)
b0 +)
b0 *)
b0 ))
bx ()
b0 ')
b0 &)
b0 %)
0#)
b0 ")
b0 !)
b0 ~(
b0 }(
b0 |(
b0 {(
b0 z(
b0 y(
bx x(
b0 w(
b0 v(
b0 u(
0s(
b0 r(
b0 q(
b0 p(
b0 o(
b0 n(
b0 m(
b0 l(
b0 k(
bx j(
b0 i(
b0 h(
b0 g(
0e(
b0 d(
b0 c(
b0 b(
b0 a(
b0 `(
b0 _(
b0 ^(
b0 ](
bx \(
b0 [(
b0 Z(
b0 Y(
0W(
b0 U(
b0 T(
b0 S(
b0 R(
b0 Q(
b0 P(
b0 O(
b0 N(
bx M(
b0 L(
b0 K(
b0 J(
0H(
b0 G(
b0 F(
b0 E(
b0 D(
b0 C(
b0 B(
b0 A(
b0 @(
bx ?(
b0 >(
b0 =(
b0 <(
0:(
b0 9(
b0 8(
b0 7(
b0 6(
b0 5(
b0 4(
b0 3(
b0 2(
bx 1(
b0 0(
b0 /(
b0 .(
0,(
b0 +(
b0 *(
b0 )(
b0 ((
b0 '(
b0 &(
b0 %(
b0 $(
bx #(
b0 "(
b0 !(
b0 ~'
0|'
b0 {'
b0 z'
b0 y'
b0 x'
b0 w'
b0 v'
b0 u'
b0 t'
bx s'
b0 r'
b0 q'
b0 p'
0n'
b0 m'
b0 l'
b0 k'
b0 j'
b0 i'
b0 h'
b0 g'
b0 f'
bx e'
b0 d'
b0 c'
b0 b'
0`'
b0 _'
b0 ^'
b0 ]'
b0 \'
b0 ['
b0 Z'
b0 Y'
b0 X'
bx W'
b0 V'
b0 U'
b0 T'
0R'
b0 Q'
b0 P'
b0 O'
b0 N'
b0 M'
b0 L'
b0 K'
b0 J'
bx I'
b0 H'
b0 G'
b0 F'
0D'
b0 B'
b0 A'
b0 @'
b0 ?'
b0 >'
b0 ='
b0 <'
b0 ;'
bx :'
b0 9'
b0 8'
b0 7'
05'
b0 4'
b0 3'
b0 2'
b0 1'
b0 0'
b0 /'
b0 .'
b0 -'
bx ,'
b0 +'
b0 *'
b0 )'
0''
b0 &'
b0 %'
b0 $'
b0 #'
b0 "'
b0 !'
b0 ~&
b0 }&
bx |&
b0 {&
b0 z&
b0 y&
0w&
b0 v&
b0 u&
b0 t&
b0 s&
b0 r&
b0 q&
b0 p&
b0 o&
bx n&
b0 m&
b0 l&
b0 k&
0i&
b0 h&
b0 g&
b0 f&
b0 e&
b0 d&
b0 c&
b0 b&
b0 a&
bx `&
b0 _&
b0 ^&
b0 ]&
0[&
b0 Z&
b0 Y&
b0 X&
b0 W&
b0 V&
b0 U&
b0 T&
b0 S&
bx R&
b0 Q&
b0 P&
b0 O&
0M&
b0 L&
b0 K&
b0 J&
b0 I&
b0 H&
b0 G&
b0 F&
b0 E&
bx D&
b0 C&
b0 B&
b0 A&
0?&
b0 >&
b0 =&
b0 <&
b0 ;&
b0 :&
b0 9&
b0 8&
b0 7&
bx 6&
b0 5&
b0 4&
b0 3&
01&
b0 /&
b0 .&
b0 -&
b0 ,&
b0 +&
b0 *&
b0 )&
b0 (&
bx '&
b0 &&
b0 %&
b0 $&
0"&
b0 !&
b0 ~%
b0 }%
b0 |%
b0 {%
b0 z%
b0 y%
b0 x%
bx w%
b0 v%
b0 u%
b0 t%
0r%
b0 q%
b0 p%
b0 o%
b0 n%
b0 m%
b0 l%
b0 k%
b0 j%
bx i%
b0 h%
b0 g%
b0 f%
0d%
b0 c%
b0 b%
b0 a%
b0 `%
b0 _%
b0 ^%
b0 ]%
b0 \%
bx [%
b0 Z%
b0 Y%
b0 X%
0V%
b0 U%
b0 T%
b0 S%
b0 R%
b0 Q%
b0 P%
b0 O%
b0 N%
bx M%
b0 L%
b0 K%
b0 J%
0H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
b0 B%
b0 A%
b0 @%
bx ?%
b0 >%
b0 =%
b0 <%
0:%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
b0 4%
b0 3%
b0 2%
bx 1%
b0 0%
b0 /%
b0 .%
0,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
b0 $%
bx #%
b0 "%
b0 !%
b0 ~$
0|$
b0 z$
b0 y$
b0 x$
b0 w$
b0 v$
b0 u$
b0 t$
b0 s$
bx r$
b0 q$
b0 p$
b0 o$
0m$
b0 l$
b0 k$
b0 j$
b0 i$
b0 h$
b0 g$
b0 f$
b0 e$
bx d$
b0 c$
b0 b$
b0 a$
0_$
b0 ^$
b0 ]$
b0 \$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
bx V$
b0 U$
b0 T$
b0 S$
0Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
b0 J$
b0 I$
bx H$
b0 G$
b0 F$
b0 E$
0C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
bx :$
b0 9$
b0 8$
b0 7$
05$
b0 4$
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
bx ,$
b0 +$
b0 *$
b0 )$
0'$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
bx |#
b0 {#
b0 z#
b0 y#
0w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
bx n#
b0 m#
b0 l#
b0 k#
0i#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
bx _#
b0 ^#
b0 ]#
b0 \#
0Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
bx Q#
b0 P#
b0 O#
b0 N#
0L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
bx C#
b0 B#
b0 A#
b0 @#
0>#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
bx 5#
b0 4#
b0 3#
b0 2#
00#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
bx '#
b0 &#
b0 %#
b0 $#
0"#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
bx w"
b0 v"
b0 u"
b0 t"
0r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
bx i"
b0 h"
b0 g"
b0 f"
0d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
bx ["
b0 Z"
b0 Y"
b0 X"
0V"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
bx L"
b0 K"
b0 J"
b0 I"
0G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
bx >"
b0 ="
b0 <"
b0 ;"
09"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
bx 0"
b0 /"
b0 ."
b0 -"
0+"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
bx ""
b0 !"
b0 ~
b0 }
0{
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
bx r
b0 q
b0 p
b0 o
0m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
bx d
b0 c
b0 b
b0 a
0_
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
bx V
b0 U
b0 T
b0 S
0Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
bx H
b0 G
b0 F
b0 E
0C
b0 8
b0 7
bx 6
b0 5
b0 4
bx 3
b0 2
bx 1
bx 0
b0 /
0.
0-
bx ,
b0 +
b0 *
0)
0(
b1100 '
0&
0%
bx $
b0 #
b0 "
b0 !
$end
#5000
1%
#10000
0%
1.
#15000
1%
#20000
1C
0%
b0 $
b0 3
b0 0
b0 1
b1 #
b1 2
b1 E
b1 S
b1 a
b1 o
b1 }
b1 -"
b1 ;"
b1 I"
b1 X"
b1 f"
b1 t"
b1 $#
b1 2#
b1 @#
b1 N#
b1 \#
b1 k#
b1 y#
b1 )$
b1 7$
b1 E$
b1 S$
b1 a$
b1 o$
b1 ~$
b1 .%
b1 <%
b1 J%
b1 X%
b1 f%
b1 t%
b1 $&
b1 3&
b1 A&
b1 O&
b1 ]&
b1 k&
b1 y&
b1 )'
b1 7'
b1 F'
b1 T'
b1 b'
b1 p'
b1 ~'
b1 .(
b1 <(
b1 J(
b1 Y(
b1 g(
b1 u(
b1 %)
b1 3)
b1 A)
b1 O)
b1 ])
b1 l)
b1 z)
b1 **
b1 8*
b1 F*
b1 T*
b1 b*
b1 p*
1(
#25000
b1 K
1%
#30000
0C
1Q
0%
b1 $
b1 3
b1 0
#35000
b1 Y
1%
#40000
0Q
1_
0%
b10 $
b10 3
b10 0
#45000
b1 g
1%
#50000
0_
1V"
0%
b1000 $
b1000 3
b1 1
b0 0
#55000
b1 ^"
1%
#60000
0V"
1d"
0%
b1001 $
b1001 3
b1 0
#65000
b1 l"
1%
#70000
0d"
1r"
0%
b1010 $
b1010 3
b10 0
#75000
b1 z"
1%
#80000
0r"
1i#
0%
b10000 $
b10000 3
b10 1
b0 0
#85000
b1 q#
1%
#90000
0i#
1w#
0%
b10001 $
b10001 3
b1 0
#95000
b1 !$
1%
#100000
0w#
1'$
0%
b10010 $
b10010 3
b10 0
#105000
b1 /$
1%
#110000
0'$
0%
b0 #
b0 2
b0 E
b0 S
b0 a
b0 o
b0 }
b0 -"
b0 ;"
b0 I"
b0 X"
b0 f"
b0 t"
b0 $#
b0 2#
b0 @#
b0 N#
b0 \#
b0 k#
b0 y#
b0 )$
b0 7$
b0 E$
b0 S$
b0 a$
b0 o$
b0 ~$
b0 .%
b0 <%
b0 J%
b0 X%
b0 f%
b0 t%
b0 $&
b0 3&
b0 A&
b0 O&
b0 ]&
b0 k&
b0 y&
b0 )'
b0 7'
b0 F'
b0 T'
b0 b'
b0 p'
b0 ~'
b0 .(
b0 <(
b0 J(
b0 Y(
b0 g(
b0 u(
b0 %)
b0 3)
b0 A)
b0 O)
b0 ])
b0 l)
b0 z)
b0 **
b0 8*
b0 F*
b0 T*
b0 b*
b0 p*
0(
b11 1
b11 0
#115000
1%
#120000
b1 I
b1 F
0%
b1 *
b1 4
1-
1&
#125000
b1 W
b1 T
b1 L
b1 M
1%
#130000
b100 I
b100 F
0%
b100 *
b100 4
0-
#135000
b100 M
b1 P
b100 W
b100 T
b100 L
b1 [
b1 e
b1 b
b1 Z
1%
#140000
b111 I
b111 F
0%
b111 *
b111 4
#145000
b1 p
b1 h
b1 i
b100 e
b100 b
b100 Z
b1 ^
b100 [
b1 Z"
b1 O
b111 W
b111 T
b111 L
b100 P
b111 M
1%
#150000
b0 I
b0 F
0%
b0 *
b0 4
#155000
b1 ]"
b0 M
b111 P
b0 W
b0 T
b0 L
b100 Z"
b100 O
b111 [
b100 ^
b111 e
b111 b
b111 Z
b1 h"
b1 ]
b100 i
b1 l
b100 p
b100 h
b1 ~
b1 v
b1 a"
1%
#160000
0%
b0 0
#165000
b1 k"
b100 ]"
b1 o"
b1 c"
b100 a"
b1 ."
b1 &"
b100 ~
b100 v
b1 v"
b1 k
b111 p
b111 h
b100 l
b111 i
b100 h"
b100 ]
b0 e
b0 b
b0 Z
b111 ^
b0 [
b111 Z"
b111 O
b0 P
1%
#170000
0%
b1 0
#175000
b111 ]"
b100 k"
b1 y"
b0 Z"
b0 O
b0 ^
b111 h"
b111 ]
b0 i
b111 l
b0 p
b0 h
b100 v"
b100 k
b111 ~
b111 v
b100 ."
b100 &"
b1 <"
b1 4"
b111 a"
b100 c"
b1 m#
b1 b"
b100 o"
b1 q"
b1 }"
1%
#180000
0%
b10 0
#185000
b1 p#
b100 y"
b111 k"
b0 ]"
b1 t#
b1 !#
b100 }"
b1 {#
b1 p"
b100 q"
b111 o"
b100 m#
b100 b"
b111 c"
b0 a"
b1 J"
b1 B"
b100 <"
b100 4"
b111 ."
b111 &"
b0 ~
b0 v
b111 v"
b111 k
b0 l
b0 h"
b0 ]
1%
#190000
0%
b11 0
#195000
b0 k"
b111 y"
b100 p#
b1 ~#
b0 v"
b0 k
b0 ."
b0 &"
b111 <"
b111 4"
b100 J"
b100 B"
b1 "
b1 8
b1 P"
b0 c"
b111 m#
b111 b"
b0 o"
b111 q"
b100 {#
b100 p"
b111 }"
b100 !#
b1 +$
b1 ~"
b100 t#
b1 v#
b1 $$
1%
#200000
0%
b100 0
#205000
b1 .$
b100 ~#
b111 p#
b0 y"
b1 2$
b1 &$
b100 $$
b1 "%
b1 u#
b100 v#
b111 t#
b100 +$
b100 ~"
b111 !#
b0 }"
b111 {#
b111 p"
b0 q"
b0 m#
b0 b"
b100 "
b100 8
b100 P"
b111 J"
b111 B"
b0 <"
b0 4"
1%
#210000
0%
b101 0
#215000
b0 p#
b111 ~#
b100 .$
b1 %%
b0 J"
b0 B"
b111 "
b111 8
b111 P"
b0 {#
b0 p"
b0 !#
b111 +$
b111 ~"
b0 t#
b111 v#
b100 "%
b100 u#
b111 $$
b100 &$
b1 0%
b1 %$
b100 2$
b1 4$
b1 )%
1%
#220000
0%
b110 0
#225000
b1 3%
b100 %%
b111 .$
b0 ~#
b1 7%
b1 +%
b100 )%
b1 >%
b1 3$
b100 4$
b111 2$
b100 0%
b100 %$
b111 &$
b0 $$
b111 "%
b111 u#
b0 v#
b0 +$
b0 ~"
b0 "
b0 8
b0 P"
1%
#230000
0%
b111 0
#235000
b0 .$
b111 %%
b100 3%
b1 A%
b0 "%
b0 u#
b0 &$
b111 0%
b111 %$
b0 2$
b111 4$
b100 >%
b100 3$
b111 )%
b100 +%
b1 5&
b1 *%
b100 7%
b1 9%
b1 E%
1%
#240000
0%
b1000 0
#245000
b1 8&
b100 A%
b111 3%
b0 %%
b1 <&
b1 G%
b100 E%
b1 C&
b1 8%
b100 9%
b111 7%
b100 5&
b100 *%
b111 +%
b0 )%
b111 >%
b111 3$
b0 4$
b0 0%
b0 %$
1%
#250000
0%
b1001 0
#255000
b0 3%
b111 A%
b100 8&
b1 F&
b0 >%
b0 3$
b0 +%
b111 5&
b111 *%
b0 7%
b111 9%
b100 C&
b100 8%
b111 E%
b100 G%
b1 Q&
b1 F%
b100 <&
b1 >&
b1 J&
1%
#260000
0%
b1010 0
#265000
b1 T&
b100 F&
b111 8&
b0 A%
b1 X&
b1 L&
b100 J&
b1 H'
b1 =&
b100 >&
b111 <&
b100 Q&
b100 F%
b111 G%
b0 E%
b111 C&
b111 8%
b0 9%
b0 5&
b0 *%
1%
#270000
0%
b1011 0
#275000
b0 8&
b111 F&
b100 T&
b1 K'
b0 C&
b0 8%
b0 G%
b111 Q&
b111 F%
b0 <&
b111 >&
b100 H'
b100 =&
b111 J&
b100 L&
b1 V'
b1 K&
b100 X&
b1 Z&
b1 O'
1%
#280000
0%
b1100 0
#285000
b1 Y'
b100 K'
b111 T&
b0 F&
b1 ]'
b1 Q'
b100 O'
b1 d'
b1 Y&
b100 Z&
b111 X&
b100 V'
b100 K&
b111 L&
b0 J&
b111 H'
b111 =&
b0 >&
b0 Q&
b0 F%
1%
#290000
0%
b1101 0
#295000
b0 T&
b111 K'
b100 Y'
b1 g'
b0 H'
b0 =&
b0 L&
b111 V'
b111 K&
b0 X&
b111 Z&
b100 d'
b100 Y&
b111 O'
b100 Q'
b1 [(
b1 P'
b100 ]'
b1 _'
b1 k'
1%
#300000
0%
b1110 0
#305000
b1 ^(
b100 g'
b111 Y'
b0 K'
b1 b(
b1 m'
b100 k'
b1 i(
b1 ^'
b100 _'
b111 ]'
b100 [(
b100 P'
b111 Q'
b0 O'
b111 d'
b111 Y&
b0 Z&
b0 V'
b0 K&
1%
#310000
0%
b1 /
0&
b1111 0
#315000
1%
#320000
0%
#325000
1%
#330000
0%
