$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % f $end
  $scope module simple_and $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
#1
1#
0$
#2
0#
#3
1#
1$
1%
#6
