#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55749212c260 .scope module, "signed_vector_acc" "signed_vector_acc" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 32 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 64 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55749212c3e0 .param/l "DIN_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x55749212c420 .param/l "DOUT_WIDTH" 0 2 7, +C4<00000000000000000000000001000000>;
P_0x55749212c460 .param/l "VECTOR_LEN" 0 2 6, +C4<00000000000000000000000001000000>;
L_0x557492119e60 .functor BUFZ 64, v0x55749214c3f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55749211a0a0 .functor AND 1, v0x55749214cbf0_0, v0x55749214c750_0, C4<1>, C4<1>;
v0x55749214c5b0_0 .var/s "acc", 63 0;
v0x55749214c690_0 .var "acc_count", 5 0;
v0x55749214c750_0 .var "add_zero", 0 0;
v0x55749214c820_0 .net/s "bram_out", 63 0, v0x55749214c3f0_0;  1 drivers
o0x7f6352498018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55749214c910_0 .net "clk", 0 0, o0x7f6352498018;  0 drivers
o0x7f6352498348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55749214c9b0_0 .net/s "din", 31 0, o0x7f6352498348;  0 drivers
v0x55749214ca50_0 .var "din_r", 31 0;
o0x7f63524983a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55749214cb30_0 .net "din_valid", 0 0, o0x7f63524983a8;  0 drivers
v0x55749214cbf0_0 .var "din_valid_r", 0 0;
v0x55749214cd50_0 .net/s "dout", 63 0, L_0x557492119e60;  1 drivers
v0x55749214ce10_0 .net "dout_valid", 0 0, L_0x55749211a0a0;  1 drivers
v0x55749214ced0_0 .var "dout_valid_r", 0 0;
o0x7f6352498468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55749214cf90_0 .net "new_acc", 0 0, o0x7f6352498468;  0 drivers
v0x55749214d050_0 .var "r_addr", 5 0;
v0x55749214d140_0 .var "w_addr", 5 0;
S_0x55749212c550 .scope module, "bram_imst" "bram_infer" 2 71, 3 5 0, S_0x55749212c260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 6 "wadd"
    .port_info 4 /INPUT 6 "radd"
    .port_info 5 /INPUT 64 "win"
    .port_info 6 /OUTPUT 64 "wout"
P_0x5574921231a0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000001000000>;
P_0x5574921231e0 .param/l "N_ADDR" 0 3 6, +C4<00000000000000000000000001000000>;
v0x557492129c20_0 .net "clk", 0 0, o0x7f6352498018;  alias, 0 drivers
v0x55749212a470_0 .var/i "i", 31 0;
v0x55749212b8d0 .array "mem", 0 63, 63 0;
v0x557492127710_0 .net "radd", 5 0, v0x55749214d050_0;  1 drivers
L_0x7f635244f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55749214c060_0 .net "ren", 0 0, L_0x7f635244f018;  1 drivers
v0x55749214c170_0 .net "wadd", 5 0, v0x55749214d140_0;  1 drivers
v0x55749214c250_0 .net "wen", 0 0, v0x55749214cbf0_0;  1 drivers
v0x55749214c310_0 .net "win", 63 0, v0x55749214c5b0_0;  1 drivers
v0x55749214c3f0_0 .var "wout", 63 0;
E_0x557492116de0 .event posedge, v0x557492129c20_0;
    .scope S_0x55749212c550;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55749212a470_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55749212a470_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x55749212a470_0;
    %store/vec4a v0x55749212b8d0, 4, 0;
    %load/vec4 v0x55749212a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55749212a470_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55749212c550;
T_1 ;
    %wait E_0x557492116de0;
    %load/vec4 v0x55749214c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55749214c310_0;
    %load/vec4 v0x55749214c170_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55749212b8d0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55749212c550;
T_2 ;
    %wait E_0x557492116de0;
    %load/vec4 v0x55749214c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x557492127710_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55749212b8d0, 4;
    %assign/vec4 v0x55749214c3f0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55749212c260;
T_3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55749214d140_0, 0, 6;
    %end;
    .thread T_3;
    .scope S_0x55749212c260;
T_4 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55749214d050_0, 0, 6;
    %end;
    .thread T_4;
    .scope S_0x55749212c260;
T_5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55749214c690_0, 0, 6;
    %end;
    .thread T_5;
    .scope S_0x55749212c260;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55749214c750_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55749212c260;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55749214cbf0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55749212c260;
T_8 ;
    %wait E_0x557492116de0;
    %load/vec4 v0x55749214cb30_0;
    %assign/vec4 v0x55749214cbf0_0, 0;
    %load/vec4 v0x55749214cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55749214d050_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55749214d050_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55749212c260;
T_9 ;
    %wait E_0x557492116de0;
    %load/vec4 v0x55749214cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55749214c750_0, 0;
T_9.0 ;
    %load/vec4 v0x55749214c750_0;
    %load/vec4 v0x55749214c690_0;
    %and/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55749214c750_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55749212c260;
T_10 ;
    %wait E_0x557492116de0;
    %load/vec4 v0x55749214c750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55749214c690_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55749214cbf0_0;
    %load/vec4 v0x55749214c750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55749214c690_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55749214c690_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55749214c690_0;
    %assign/vec4 v0x55749214c690_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55749212c260;
T_11 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55749214c5b0_0, 0, 64;
    %end;
    .thread T_11;
    .scope S_0x55749212c260;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55749214ced0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55749212c260;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55749214ca50_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x55749212c260;
T_14 ;
    %wait E_0x557492116de0;
    %load/vec4 v0x55749214c9b0_0;
    %assign/vec4 v0x55749214ca50_0, 0;
    %load/vec4 v0x55749214cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55749214c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55749214d140_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55749214d140_0, 0;
    %load/vec4 v0x55749214ca50_0;
    %pad/s 64;
    %assign/vec4 v0x55749214c5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55749214ced0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55749214d140_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55749214d140_0, 0;
    %load/vec4 v0x55749214c820_0;
    %load/vec4 v0x55749214ca50_0;
    %pad/s 64;
    %add;
    %assign/vec4 v0x55749214c5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55749214ced0_0, 0;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55749214ced0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "signed_vector_acc.v";
    "./bram_infer.v";
