
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>IA-64 - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"Xn5xDQpAICwAAC3G-WcAAADV","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"IA-64","wgTitle":"IA-64","wgCurRevisionId":946647102,"wgRevisionId":946647102,"wgArticleId":85424,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Wikipedia articles in need of updating from April 2017","All Wikipedia articles in need of updating","Intel x86 microprocessors","Computer-related introductions in 2001","Instruction set architectures","Intel microprocessors","Very long instruction word computing"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext",
"wgRelevantPageName":"IA-64","wgRelevantArticleId":85424,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q916994","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready",
"skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.25"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/a/ae/Itanium_architecture.svg/1200px-Itanium_architecture.svg.png"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=IA-64&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=IA-64&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/IA-64"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-IA-64 rootpage-IA-64 skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">IA-64</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div role="note" class="hatnote navigation-not-searchable">Not to be confused with <a href="/wiki/X86-64" title="X86-64">x86-64</a>.</div>
<table class="infobox" style="width:22em"><caption>Intel Itanium Architecture</caption><tbody><tr><th scope="row">Designer</th><td><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> and <a href="/wiki/Intel_Corporation" class="mw-redirect" title="Intel Corporation">Intel</a></td></tr><tr><th scope="row">Bits</th><td>64-bit</td></tr><tr><th scope="row">Introduced</th><td>2001</td></tr><tr><th scope="row"><a href="/wiki/Computer_architecture" title="Computer architecture">Design</a></th><td><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></td></tr><tr><th scope="row">Type</th><td>Register-Register</td></tr><tr><th scope="row"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td>Fixed</td></tr><tr><th scope="row"><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Branching</a></th><td>Condition register</td></tr><tr><th scope="row"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td>Selectable</td></tr><tr><th colspan="2" style="text-align:center"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row"><a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">General purpose</a></th><td>128 (64 bits plus 1 <a href="/wiki/Speculative_execution" title="Speculative execution">trap bit</a>; 32 are static, 96 use <a href="/wiki/Register_window" title="Register window">register windows</a>); 64 1-bit predicate registers</td></tr><tr><th scope="row"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td>128</td></tr></tbody></table>
<div class="thumb tright"><div class="thumbinner" style="width:662px;"><a href="/wiki/File:Itanium_architecture.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/ae/Itanium_architecture.svg/660px-Itanium_architecture.svg.png" decoding="async" width="660" height="494" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/ae/Itanium_architecture.svg/990px-Itanium_architecture.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/ae/Itanium_architecture.svg/1320px-Itanium_architecture.svg.png 2x" data-file-width="855" data-file-height="640" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Itanium_architecture.svg" class="internal" title="Enlarge"></a></div>The Intel Itanium architecture</div></div></div>
<p><b>IA-64</b> (also called <b>Intel Itanium architecture</b>) is the <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA) of the <a href="/wiki/Itanium" title="Itanium">Itanium</a> family of 64-bit <a href="/wiki/Intel" title="Intel">Intel</a> <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a>. The basic ISA specification originated at <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> (HP), and was evolved and then implemented in a new processor microarchitecture by Intel with HP's continued partnership and expertise on the underlying EPIC design concepts. In order to establish what was their first new ISA in 20 years and bring an entirely new product line to market, Intel made a massive investment in product definition, design, software development tools, OS, software industry partnerships, and marketing. To support this effort Intel created the largest design team in their history and a new marketing and industry enabling team completely separate from x86. The first Itanium processor, <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">codenamed</a> <i>Merced</i>, was released in 2001.
</p><p>The Itanium architecture is based on explicit <a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">instruction-level parallelism</a>, in which the <a href="/wiki/Compiler" title="Compiler">compiler</a> decides which instructions to execute in parallel. This contrasts with <a href="/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> architectures, which depend on the processor to manage instruction dependencies at runtime. In all Itanium models, up to and including <i><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a></i>, cores execute up to six <a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">instructions per clock cycle</a>.
</p><p>In 2008, Itanium was the fourth-most deployed microprocessor architecture for <a href="/wiki/Enterprise_information_system" title="Enterprise information system">enterprise-class systems</a>, behind <a href="/wiki/X86-64" title="X86-64">x86-64</a>, <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a>.<sup id="cite_ref-ITJungle_1-0" class="reference"><a href="#cite_note-ITJungle-1">&#91;1&#93;</a></sup>
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Development:_1989–2000"><span class="tocnumber">1.1</span> <span class="toctext">Development: 1989–2000</span></a>
<ul>
<li class="toclevel-3 tocsection-3"><a href="#Production"><span class="tocnumber">1.1.1</span> <span class="toctext">Production</span></a></li>
<li class="toclevel-3 tocsection-4"><a href="#Marketing"><span class="tocnumber">1.1.2</span> <span class="toctext">Marketing</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-5"><a href="#Itanium_(Merced):_2001"><span class="tocnumber">1.2</span> <span class="toctext">Itanium (Merced): 2001</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Itanium_2:_2002–2010"><span class="tocnumber">1.3</span> <span class="toctext">Itanium 2: 2002–2010</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Itanium_9300_(Tukwila):_2010"><span class="tocnumber">1.4</span> <span class="toctext">Itanium 9300 (Tukwila): 2010</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Itanium_9500_(Poulson):_2012"><span class="tocnumber">1.5</span> <span class="toctext">Itanium 9500 (Poulson): 2012</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Itanium_9700_(Kittson):_2017"><span class="tocnumber">1.6</span> <span class="toctext">Itanium 9700 (Kittson): 2017</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#End_of_life:_2021"><span class="tocnumber">1.7</span> <span class="toctext">End of life: 2021</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Architecture"><span class="tocnumber">2</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Instruction_execution"><span class="tocnumber">2.1</span> <span class="toctext">Instruction execution</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Memory_architecture"><span class="tocnumber">2.2</span> <span class="toctext">Memory architecture</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Architectural_changes"><span class="tocnumber">2.3</span> <span class="toctext">Architectural changes</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#See_also"><span class="tocnumber">3</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#References"><span class="tocnumber">4</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#External_links"><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Development:_1989.E2.80.932000"></span><span class="mw-headline" id="Development:_1989–2000">Development: 1989–2000</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=2" title="Edit section: Development: 1989–2000">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 1989, HP began to become concerned that <a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">reduced instruction set computing</a> (RISC) architectures were approaching a processing limit at one <a href="/wiki/Instructions_Per_Cycle" class="mw-redirect" title="Instructions Per Cycle">instruction per cycle</a>. Both Intel and HP researchers had been exploring computer architecture options for future designs and separately began investigating a new concept known as <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a> (VLIW)<sup id="cite_ref-HP_Labs_2-0" class="reference"><a href="#cite_note-HP_Labs-2">&#91;2&#93;</a></sup> which came out of research by Yale University in the early 1980s.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup> VLIW is a computer architecture concept (like RISC and CISC) where a single instruction word contains multiple instructions encoded in one very long instruction word to facilitate the processor executing multiple <a href="/wiki/Instruction_(computer_science)" class="mw-redirect" title="Instruction (computer science)">instructions</a> in each clock cycle. Typical VLIW implementations rely heavily on sophisticated compilers to determine at compile time which instructions can be executed at the same time and the proper scheduling of these instructions for execution and also to help predict the direction of branch operations. The value of this approach is to do more useful work in fewer clock cycles and to simplify processor instruction scheduling and branch prediction hardware requirements, with a penalty in increased processor complexity, cost, and energy consumption in exchange for faster execution.
</p>
<h4><span class="mw-headline" id="Production">Production</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=3" title="Edit section: Production">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>During this time, HP had begun to believe that it was no longer cost-effective for individual enterprise systems companies such as itself to develop proprietary microprocessors. Intel had also been researching several architectural options for going beyond the x86 ISA to address high end enterprise server and high performance computing (HPC) requirements. Thus Intel and HP partnered in 1994 to develop the IA-64 ISA, using a variation of VLIW design concepts which Intel named <a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">explicitly parallel instruction computing</a> (EPIC). Intel's goal was to leverage the expertise HP had developed in their early VLIW work along with their own to develop a volume product line targeted at high-end enterprise class servers and high performance computing (HPC) systems that could be sold to all original equipment manufacturers (OEMs) while HP wished to be able to purchase off-the-shelf processors built using Intel's volume manufacturing and leading edge process technology that were higher performance and more cost effective than their current PA-RISC processors. Because the resulting products would be Intel's (HP would be one of many customers) and in order to achieve volumes necessary for a successful product line, the Itanium products would be required to meet the needs of the broader customer base and that software applications, OS, and development tools be available for these customers. This required that Itanium products be designed, documented, and manufactured, and have quality and support consistent with the rest of Intel's products. Therefore, Intel took the lead on microarchitecture design, productization (packaging, test, and all other steps), industry software and operating system enabling (Linux and Windows NT), and marketing. As part of Intel's definition and marketing process they engaged a wide variety of enterprise OEM's, software, and OS vendors, as well as end customers in order to understand their requirements and ensure they were reflected in the product family so as to meet the needs of a broad range of customers and end-users. HP made a substantial contribution to the ISA definition, the Merced/Itanium microarchitecture, and Itanium 2, but productization responsibility was Intel's. The original goal for delivering the first Itanium family product (codenamed Merced) was 1998.<sup id="cite_ref-HP_Labs_2-1" class="reference"><a href="#cite_note-HP_Labs-2">&#91;2&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Marketing">Marketing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=4" title="Edit section: Marketing">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Intel's product marketing and industry engagement efforts were substantial and achieved design wins with the majority of enterprise server OEM's including those based on RISC processors at the time, industry analysts predicted that IA-64 would dominate in servers, workstations, and high-end desktops, and eventually supplant RISC and <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a> (CISC) architectures for all general-purpose applications.<sup id="cite_ref-anand_4-0" class="reference"><a href="#cite_note-anand-4">&#91;4&#93;</a></sup><sup id="cite_ref-Venturebeat_5-0" class="reference"><a href="#cite_note-Venturebeat-5">&#91;5&#93;</a></sup> <a href="/wiki/Compaq" title="Compaq">Compaq</a> and <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a> decided to abandon further development of the <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> architectures respectively in favor of migrating to IA-64.<sup id="cite_ref-cautionary_6-0" class="reference"><a href="#cite_note-cautionary-6">&#91;6&#93;</a></sup>
</p><p>By 1997, it was apparent that the IA-64 architecture and the compiler were much more difficult to implement than originally thought, and the delivery of Itanium began slipping.<sup id="cite_ref-geek1_7-0" class="reference"><a href="#cite_note-geek1-7">&#91;7&#93;</a></sup> Since Itanium was the first ever EPIC processor, the development effort encountered more unanticipated problems than the team was accustomed to. In addition, the EPIC concept depends on compiler capabilities that had never been implemented before, so more research was needed.<sup id="cite_ref-Research_8-0" class="reference"><a href="#cite_note-Research-8">&#91;8&#93;</a></sup>
</p><p>Several groups developed operating systems for the architecture, including <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a> and <a href="/wiki/Unix" title="Unix">Unix</a> and <a href="/wiki/Unix-like" title="Unix-like">Unix-like</a> systems such as <a href="/wiki/Linux" title="Linux">Linux</a>, <a href="/wiki/HP-UX" title="HP-UX">HP-UX</a>, <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a>, <a href="/wiki/Solaris_(operating_system)" title="Solaris (operating system)">Solaris</a>,<sup id="cite_ref-Solaris-Merced1_9-0" class="reference"><a href="#cite_note-Solaris-Merced1-9">&#91;9&#93;</a></sup><sup id="cite_ref-Solaris-Merced2_10-0" class="reference"><a href="#cite_note-Solaris-Merced2-10">&#91;10&#93;</a></sup><sup id="cite_ref-Solaris-Merced3_11-0" class="reference"><a href="#cite_note-Solaris-Merced3-11">&#91;11&#93;</a></sup> <a href="/wiki/Tru64_UNIX" title="Tru64 UNIX">Tru64 UNIX</a>,<sup id="cite_ref-cautionary_6-1" class="reference"><a href="#cite_note-cautionary-6">&#91;6&#93;</a></sup> and <a href="/wiki/Project_Monterey" title="Project Monterey">Monterey/64</a><sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup> (the last three were canceled before reaching the market). In 1999, Intel led the formation of an open source industry consortium to port Linux to IA-64 they named "Trillium" (and later renamed "Trillian" due to a trademark issue) which was led by Intel and included <a href="/wiki/Caldera_Systems" class="mw-redirect" title="Caldera Systems">Caldera Systems</a>, <a href="/wiki/CERN" title="CERN">CERN</a>, <a href="/wiki/Cygnus_Solutions" title="Cygnus Solutions">Cygnus Solutions</a>, Hewlett-Packard, IBM, <a href="/wiki/Red_Hat" title="Red Hat">Red Hat</a>, <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>, <a href="/wiki/SuSE" class="mw-redirect" title="SuSE">SuSE</a>, <a href="/wiki/TurboLinux" class="mw-redirect" title="TurboLinux">TurboLinux</a> and <a href="/wiki/VA_Linux_Systems" class="mw-redirect" title="VA Linux Systems">VA Linux Systems</a>. As a result, a working IA-64 Linux was delivered ahead of schedule and was the first OS to run on the new Itanium processors.
</p><p>Intel announced the official name of the processor, <i>Itanium</i>, on October 4, 1999.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup> Within hours, the name <i>Itanic</i> had been coined on a <a href="/wiki/Usenet" title="Usenet">Usenet</a> newsgroup as a <a href="/wiki/Pun" title="Pun">pun</a> on the name <a href="/wiki/RMS_Titanic" title="RMS Titanic"><i>Titanic</i></a>, the "unsinkable" <a href="/wiki/Ocean_liner" title="Ocean liner">ocean liner</a> that sank on its maiden voyage in 1912.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup>
</p>
<h3><span id="Itanium_.28Merced.29:_2001"></span><span class="mw-headline" id="Itanium_(Merced):_2001">Itanium (Merced): 2001</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=5" title="Edit section: Itanium (Merced): 2001">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="infobox" style="width:22em"><caption>Itanium (Merced)</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="/wiki/File:KL_Intel_Itanium_ES.jpg" class="image"><img alt="KL Intel Itanium ES.jpg" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/87/KL_Intel_Itanium_ES.jpg/300px-KL_Intel_Itanium_ES.jpg" decoding="async" width="300" height="190" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/87/KL_Intel_Itanium_ES.jpg/450px-KL_Intel_Itanium_ES.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/87/KL_Intel_Itanium_ES.jpg/600px-KL_Intel_Itanium_ES.jpg 2x" data-file-width="3696" data-file-height="2338" /></a><div>Itanium processor</div></td></tr><tr><th colspan="2" style="text-align:center">General Info</th></tr><tr><th scope="row">Launched</th><td>June 2001</td></tr><tr><th scope="row">Discontinued</th><td>June 2002</td></tr><tr><th scope="row">Common manufacturer(s)</th><td><div class="plainlist"><ul><li>Intel</li></ul></div></td></tr><tr><th colspan="2" style="text-align:center">Performance</th></tr><tr><th scope="row">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td>733&#160;MHz to 800&#160;MHz</td></tr><tr><th scope="row"><a href="/wiki/Front-side_bus" title="Front-side bus">FSB</a> speeds</th><td>266&#160;MT/s</td></tr><tr><th colspan="2" style="text-align:center">Cache</th></tr><tr><th scope="row">L2 cache</th><td>96&#160;KB</td></tr><tr><th scope="row">L3 cache</th><td>2 or 4&#160;MB</td></tr><tr><th colspan="2" style="text-align:center">Architecture and classification</th></tr><tr><th scope="row"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction&#160;set</a></th><td>Itanium</td></tr><tr><th colspan="2" style="text-align:center">Physical specifications</th></tr><tr><th scope="row"><a href="/wiki/Multi-core_(computing)" class="mw-redirect" title="Multi-core (computing)">Cores</a></th><td><div class="plainlist"><ul><li>1</li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="/wiki/PAC418" title="PAC418">PAC418</a></li></ul></div></td></tr><tr><th colspan="2" style="text-align:center">Products, models, variants</th></tr><tr><th scope="row">Core&#160;name(s)</th><td><div class="plainlist"><ul><li>Merced</li></ul></div></td></tr><tr><th colspan="2" style="text-align:center">History</th></tr></tbody></table>
<p>By the time Itanium was released in June 2001, its performance was not superior to competing RISC and CISC processors.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup>
</p><p>Recognizing that the lack of software could be a serious problem for the future, Intel made thousands of these early systems available to independent software vendors (ISVs) to stimulate development. HP and Intel brought the next-generation Itanium 2 processor to market a year later.
</p>
<h3><span id="Itanium_2:_2002.E2.80.932010"></span><span class="mw-headline" id="Itanium_2:_2002–2010">Itanium 2: 2002–2010</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=6" title="Edit section: Itanium 2: 2002–2010">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="infobox" style="width:22em"><caption>Itanium 2 (McKinley)</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="/wiki/File:KL_Intel_Itanium2.jpg" class="image"><img alt="KL Intel Itanium2.jpg" src="//upload.wikimedia.org/wikipedia/commons/thumb/f/f9/KL_Intel_Itanium2.jpg/300px-KL_Intel_Itanium2.jpg" decoding="async" width="300" height="176" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f9/KL_Intel_Itanium2.jpg/450px-KL_Intel_Itanium2.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f9/KL_Intel_Itanium2.jpg/600px-KL_Intel_Itanium2.jpg 2x" data-file-width="2085" data-file-height="1221" /></a><div>Itanium 2 processor</div></td></tr><tr><th colspan="2" style="text-align:center">General Info</th></tr><tr><th scope="row">Launched</th><td>2002</td></tr><tr><th scope="row">Discontinued</th><td>present</td></tr><tr><th scope="row">Designed by</th><td>Intel</td></tr><tr><th scope="row">Common manufacturer(s)</th><td><div class="plainlist"><ul><li>Intel</li></ul></div></td></tr><tr><th colspan="2" style="text-align:center">Performance</th></tr><tr><th scope="row">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td>733&#160;MHz to 2.66&#160;GHz</td></tr><tr><th colspan="2" style="text-align:center">Cache</th></tr><tr><th scope="row">L2 cache</th><td>256&#160;KB on Itanium2<br />256&#160;KB&#160;(D) + 1&#160;MB(I) or 512&#160;KB&#160;(I) on (Itanium2 9x00 series)</td></tr><tr><th scope="row">L3 cache</th><td>1.5–32&#160;MB</td></tr><tr><th colspan="2" style="text-align:center">Architecture and classification</th></tr><tr><th scope="row"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction&#160;set</a></th><td>Itanium</td></tr><tr><th colspan="2" style="text-align:center">Physical specifications</th></tr><tr><th scope="row"><a href="/wiki/Multi-core_(computing)" class="mw-redirect" title="Multi-core (computing)">Cores</a></th><td><div class="plainlist"><ul><li>1, 2, 4 or 8</li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="/wiki/PAC611" title="PAC611">PAC611</a></li><li><a href="/wiki/LGA1248" class="mw-redirect" title="LGA1248">LGA1248</a> (FC-LGA6) (<a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Itanium 9300 series</a>)</li></ul></div></td></tr><tr><th colspan="2" style="text-align:center">Products, models, variants</th></tr><tr><th scope="row">Core&#160;name(s)</th><td><div class="plainlist"><ul><li>McKinley</li><li>Madison</li><li>Hondo</li><li>Deerfield</li><li>Montecito</li><li>Montvale</li><li>Tukwila</li><li>Poulson</li></ul></div></td></tr><tr><th colspan="2" style="text-align:center">History</th></tr></tbody></table>
<div class="thumb tleft"><div class="thumbinner" style="width:182px;"><a href="/wiki/File:Itanium2.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Itanium2.png/180px-Itanium2.png" decoding="async" width="180" height="87" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Itanium2.png/270px-Itanium2.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Itanium2.png/360px-Itanium2.png 2x" data-file-width="1565" data-file-height="755" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Itanium2.png" class="internal" title="Enlarge"></a></div>Itanium 2 in 2003</div></div></div>
<p>The <b>Itanium 2</b> processor was released in 2002. It relieved many of the performance problems of the original Itanium processor, which were mostly caused by an inefficient memory subsystem.
</p><p>In 2003, <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> released the <a href="/wiki/Opteron" title="Opteron">Opteron</a>, which implemented its own 64-bit architecture (<a href="/wiki/X86-64" title="X86-64">x86-64</a>). Opteron gained rapid acceptance in the enterprise server space because it provided an easy upgrade from <a href="/wiki/X86" title="X86">x86</a>. Intel responded by implementing x86-64 (as <a href="/wiki/Em64t" class="mw-redirect" title="Em64t">Em64t</a>) in its <a href="/wiki/Xeon" title="Xeon">Xeon</a> microprocessors in 2004.<sup id="cite_ref-cautionary_6-2" class="reference"><a href="#cite_note-cautionary-6">&#91;6&#93;</a></sup>
</p><p>In November 2005, the major Itanium server manufacturers joined with Intel and a number of software vendors to form the Itanium Solutions Alliance to promote the architecture and accelerate software porting.<sup id="cite_ref-ISA_16-0" class="reference"><a href="#cite_note-ISA-16">&#91;16&#93;</a></sup>
</p><p>In 2006, Intel delivered <i>Montecito</i> (marketed as the <b>Itanium 2 9000</b> series), a dual-core processor that roughly doubled performance and decreased energy consumption by about 20 percent.<sup id="cite_ref-CW1_17-0" class="reference"><a href="#cite_note-CW1-17">&#91;17&#93;</a></sup>
</p>
<h3><span id="Itanium_9300_.28Tukwila.29:_2010"></span><span class="mw-headline" id="Itanium_9300_(Tukwila):_2010">Itanium 9300 (Tukwila): 2010</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=7" title="Edit section: Itanium 9300 (Tukwila): 2010">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila (processor)</a></div>
<p>The <b>Itanium 9300</b> series processor, codenamed <i>Tukwila</i>, was released on 8 February 2010 with greater performance and memory capacity.<sup id="cite_ref-eweek-tukwila_18-0" class="reference"><a href="#cite_note-eweek-tukwila-18">&#91;18&#93;</a></sup> Tukwila had originally been slated for release in 2007.<sup id="cite_ref-CSI_19-0" class="reference"><a href="#cite_note-CSI-19">&#91;19&#93;</a></sup>
</p><p>The device uses a 65&#160;nm process, includes two to four cores, up to 24&#160;<a href="/wiki/Mebibyte" title="Mebibyte">MB</a> on-die caches, Hyper-Threading technology and integrated memory controllers. It implements <a href="/wiki/Double-device_data_correction" class="mw-redirect" title="Double-device data correction">double-device data correction</a> (DDDC), which helps to fix memory errors. Tukwila also implements <a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">Intel QuickPath Interconnect</a> (QPI) to replace the Itanium bus-based architecture. It has a peak interprocessor bandwidth of 96&#160;GB/s and a peak memory bandwidth of 34&#160;GB/s. With QuickPath, the processor has integrated memory controllers and interfaces the memory directly, using QPI interfaces to directly connect to other processors and I/O hubs. QuickPath is also used on Intel processors using the <i><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></i> microarchitecture, making it probable that Tukwila and Nehalem will be able to use the same chipsets.<sup id="cite_ref-Kittson_20-0" class="reference"><a href="#cite_note-Kittson-20">&#91;20&#93;</a></sup> Tukwila incorporates four memory controllers, each of which supports multiple <a href="/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> <a href="/wiki/DIMM" title="DIMM">DIMMs</a> via a separate memory controller,<sup id="cite_ref-TukwilaDelay_21-0" class="reference"><a href="#cite_note-TukwilaDelay-21">&#91;21&#93;</a></sup>
much like the Nehalem-based Xeon processor code-named <i><a href="/wiki/Beckton_(microprocessor)" class="mw-redirect" title="Beckton (microprocessor)">Beckton</a></i>.<sup id="cite_ref-DailyTech_Server_22-0" class="reference"><a href="#cite_note-DailyTech_Server-22">&#91;22&#93;</a></sup>
</p>
<h3><span id="Itanium_9500_.28Poulson.29:_2012"></span><span class="mw-headline" id="Itanium_9500_(Poulson):_2012">Itanium 9500 (Poulson): 2012</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=8" title="Edit section: Itanium 9500 (Poulson): 2012">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="box-Update plainlinks metadata ambox ambox-content ambox-Update" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="Ambox current red.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/42px-Ambox_current_red.svg.png" decoding="async" width="42" height="34" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/63px-Ambox_current_red.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/84px-Ambox_current_red.svg.png 2x" data-file-width="360" data-file-height="290" /></div></td><td class="mbox-text"><div class="mbox-text-span">This section needs to be <b>updated</b>.<span class="hide-when-compact"> Please update this article to reflect recent events or newly available information.</span>  <small class="date-container"><i>(<span class="date">April 2017</span>)</i></small></div></td></tr></tbody></table>
<p>The Itanium 9500 series processor, codenamed <i>Poulson</i>, is the follow-on processor to Tukwila features eight cores, has a 12-wide issue architecture, multithreading enhancements, and new instructions to take advantage of parallelism, especially in virtualization.<sup id="cite_ref-Kittson_20-1" class="reference"><a href="#cite_note-Kittson-20">&#91;20&#93;</a></sup><sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;23&#93;</a></sup><sup id="cite_ref-HotChip-Poulson_24-0" class="reference"><a href="#cite_note-HotChip-Poulson-24">&#91;24&#93;</a></sup> The Poulson L3 cache size is 32&#160;MB. L2 cache size is 6&#160;MB, 512&#160;I&#160;<a href="/wiki/Kibibyte" title="Kibibyte">KB</a>, 256&#160;D&#160;KB per core.<sup id="cite_ref-dx.doi.org_25-0" class="reference"><a href="#cite_note-dx.doi.org-25">&#91;25&#93;</a></sup> Die size is 544&#160;mm², less than its predecessor Tukwila (698.75&#160;mm²).<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup><sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;27&#93;</a></sup>
</p><p>At <a href="/wiki/International_Solid-State_Circuits_Conference" title="International Solid-State Circuits Conference">ISSCC</a> 2011, Intel presented a paper called, "A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium Processor for Mission Critical Servers."<sup id="cite_ref-dx.doi.org_25-1" class="reference"><a href="#cite_note-dx.doi.org-25">&#91;25&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup> Given Intel's history of disclosing details about Itanium microprocessors at ISSCC, this paper most likely refers to Poulson. Analyst David Kanter speculates that Poulson will use a new microarchitecture, with a more advanced form of multi-threading that uses as many as two threads, to improve performance for single threaded and multi-threaded workloads.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;29&#93;</a></sup> Some new information was released at <a href="/wiki/Hotchips" class="mw-redirect" title="Hotchips">Hotchips</a> conference.<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;30&#93;</a></sup><sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup> New information presents improvements in multithreading, resiliency improvements (Instruction Replay RAS) and few new instructions (thread priority, integer instruction, cache prefetching, data access hints).
</p>
<h3><span id="Itanium_9700_.28Kittson.29:_2017"></span><span class="mw-headline" id="Itanium_9700_(Kittson):_2017">Itanium 9700 (Kittson): 2017</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=9" title="Edit section: Itanium 9700 (Kittson): 2017">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Kittson is the same as the 9500 Poulson, but slightly higher clocked.<sup id="cite_ref-Anton_Shilov_32-0" class="reference"><a href="#cite_note-Anton_Shilov-32">&#91;32&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="End_of_life:_2021">End of life: 2021</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=10" title="Edit section: End of life: 2021">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In January 2019, Intel announced that Kittson would be discontinued, with a last order date of January 2020, and a last ship date of July 2021.<sup id="cite_ref-Anton_Shilov_32-1" class="reference"><a href="#cite_note-Anton_Shilov-32">&#91;32&#93;</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;33&#93;</a></sup>
</p><p>There is no planned successor.
</p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=11" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">For AMD64 and Intel64 architecture, see <a href="/wiki/X86-64" title="X86-64">x86-64</a>.</div>
<p>Intel has extensively documented the Itanium <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a><sup id="cite_ref-manual_34-0" class="reference"><a href="#cite_note-manual-34">&#91;34&#93;</a></sup> and the technical press has provided overviews.<sup id="cite_ref-anand_4-1" class="reference"><a href="#cite_note-anand-4">&#91;4&#93;</a></sup><sup id="cite_ref-geek1_7-1" class="reference"><a href="#cite_note-geek1-7">&#91;7&#93;</a></sup> The architecture has been renamed several times during its history. HP originally called it <i>PA-WideWord</i>. Intel later called it <i>IA-64</i>, then <i>Itanium Processor Architecture</i> (IPA),<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;35&#93;</a></sup> before settling on <i>Intel Itanium Architecture</i>, but it is still widely referred to as <i>IA-64</i>.
</p><p>It is a 64-bit register-rich explicitly parallel architecture. The base data word is 64 bits, byte-addressable. The <a href="/wiki/Logical_address" title="Logical address">logical address</a> space is 2<sup>64</sup> bytes. The architecture implements <a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">predication</a>, <a href="/wiki/Speculative_execution" title="Speculative execution">speculation</a>, and <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a>. It uses variable-sized register windowing for parameter passing. The same mechanism is also used to permit parallel execution of loops. Speculation, prediction, predication, and renaming are under control of the compiler: each instruction word includes extra bits for this. This approach is the distinguishing characteristic of the architecture.
</p><p>The architecture implements a large number of registers:<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup><sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup><sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;38&#93;</a></sup>
</p>
<ul><li>128 general integer <a href="/wiki/Processor_register" title="Processor register">registers</a>, which are 64-bit plus one trap bit ("NaT", which stands for "not a thing") used for <a href="/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>. 32 of these are static, the other 96 are stacked using variably-sized <a href="/wiki/Register_window" title="Register window">register windows</a>, or rotating for pipelined loops. <code>gr<sub>0</sub></code> always reads 0.</li>
<li>128 <a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">floating point</a> registers. The floating point registers are 82 bits long to preserve precision for intermediate results. Instead of a dedicated "NaT" trap bit like the integer registers, floating point registers have a trap value called "NaTVal" ("Not a Thing Value"), similar to (but distinct from) <a href="/wiki/NaN" title="NaN">NaN</a>. These also have 32 static registers and 96 windowed or rotating registers. <code>fr<sub>0</sub></code> always reads +0.0, and <code>fr<sub>1</sub></code> always reads +1.0.</li>
<li>64 one-bit predicate registers. These also have 32 static registers and 96 windowed or rotating registers. <code>pr<sub>0</sub></code> always reads 1 (true).</li>
<li>8 branch registers, for the addresses of indirect jumps. <code>br<sub>0</sub></code> is set to the return address when a function is called with <code>br.call</code>.</li>
<li>128 special purpose (or "application") registers, which are mostly of interest to the kernel and not ordinary applications. For example, one register called <code>bsp</code> points to the second stack, which is where the hardware will automatically spill registers when the register window wraps around.</li></ul>
<p>Each 128-bit instruction word is called a <i>bundle</i>, and contains three <i>slots</i> each holding a 41-bit <a href="/wiki/Instruction_(computer_science)" class="mw-redirect" title="Instruction (computer science)">instruction</a>, plus a 5-bit <i>template</i> indicating which type of instruction is in each slot. Those types are M-unit (memory instructions), I-unit (integer ALU, non-ALU integer, or long immediate extended instructions), F-unit (floating-point instructions), or B-unit (branch or long branch extended instructions). The template also encodes <i>stops</i> which indicate that a data dependency exists between data before and after the stop. All instructions between a pair of stops constitute an <i>instruction group</i>, regardless of their bundling, and must be free of many types of data dependencies; this knowledge allows the processor to execute instructions in parallel without having to perform its own complicated data analysis, since that analysis was already done when the instructions were written.
</p><p>Within each slot, all but a few instructions are predicated, specifying a predicate register, the value of which (true or false) will determine whether the instruction is executed. Predicated instructions which should always execute are predicated on <code>pr<sub>0</sub></code>, which always reads as true.
</p><p>The IA-64 assembly language and instruction format was deliberately designed to be written mainly by compilers, not by humans. Instructions must be grouped into bundles of three, ensuring that the three instructions match an allowed template. Instructions must issue stops between certain types of data dependencies, and stops can also only be used in limited places according to the allowed templates.
</p>
<h3><span class="mw-headline" id="Instruction_execution">Instruction execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=12" title="Edit section: Instruction execution">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The fetch mechanism can read up to two bundles per clock from the L1 <a href="/wiki/CPU_cache" title="CPU cache">cache</a> into the pipeline. When the compiler can take maximum advantage of this, the processor can execute six instructions per clock cycle. The processor has thirty functional execution units in eleven groups. Each unit can execute a particular subset of the <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>, and each unit executes at a rate of one instruction per cycle unless execution stalls waiting for data. While not all units in a group execute identical subsets of the instruction set, common instructions can be executed in multiple units.
</p><p>The execution unit groups include:
</p>
<ul><li>Six general-purpose ALUs, two integer units, one shift unit</li>
<li>Four data cache units</li>
<li>Six multimedia units, two parallel shift units, one parallel multiply, one <a href="/wiki/Hamming_weight" title="Hamming weight">population count</a></li>
<li>Two 82-bit floating-point <a href="/wiki/Multiply%E2%80%93accumulate" class="mw-redirect" title="Multiply–accumulate">multiply–accumulate</a> units, two <a href="/wiki/SIMD" title="SIMD">SIMD</a> floating-point multiply–accumulate units (two 32-bit operations each)<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup></li>
<li>Three branch units</li></ul>
<p>Ideally, the compiler can often group instructions into sets of six that can execute at the same time. Since the floating-point units implement a <a href="/wiki/Multiply%E2%80%93accumulate_operation" title="Multiply–accumulate operation">multiply–accumulate operation</a>, a single floating point instruction can perform the work of two instructions when the application requires a multiply followed by an add: this is very common in scientific processing. When it occurs, the processor can execute four <a href="/wiki/FLOP" class="mw-redirect" title="FLOP">FLOPs</a> per cycle. For example, the 800&#160;MHz Itanium had a theoretical rating of 3.2&#160;G<a href="/wiki/FLOPS" title="FLOPS">FLOPS</a> and the fastest Itanium 2, at 1.67&#160;GHz, was rated at 6.67&#160;GFLOPS.
</p><p>In practice, the processor may often be underutilized, with not all slots filled with useful instructions due to e.g. data dependencies or limitations in the available bundle templates. The densest possible code requires 42.6 bits per instruction, compared to 32 bits per instruction on traditional RISC processors of the time, and no-ops due to wasted slots further decrease the density of code. Additional instructions for speculative loads and hints for branches and cache are difficult to generate optimally, even with modern compilers.
</p>
<h3><span class="mw-headline" id="Memory_architecture">Memory architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=13" title="Edit section: Memory architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>From 2002 to 2006, Itanium 2 processors shared a common cache hierarchy. They had 16&#160;KB of Level 1 instruction cache and 16&#160;KB of Level 1 data cache. The L2 cache was unified (both instruction and data) and is 256&#160;KB. The Level 3 cache was also unified and varied in size from 1.5&#160;MB to 24&#160;MB. The 256&#160;KB L2 cache contains sufficient logic to handle <a href="/wiki/Semaphore_(programming)" title="Semaphore (programming)">semaphore</a> operations without disturbing the main <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> (ALU).
</p><p>Main memory is accessed through a <a href="/wiki/Computer_bus" class="mw-redirect" title="Computer bus">bus</a> to an off-chip <a href="/wiki/Chipset" title="Chipset">chipset</a>. The Itanium 2 bus was initially called the McKinley bus, but is now usually referred to as the Itanium bus. The speed of the bus has increased steadily with new processor releases. The bus transfers 2×128 bits per clock cycle, so the 200&#160;MHz McKinley bus transferred 6.4&#160;GB/s, and the 533&#160;MHz Montecito bus transfers 17.056&#160;GB/<a href="/wiki/Second#International_second" title="Second">s</a><sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;40&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Architectural_changes">Architectural changes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=14" title="Edit section: Architectural changes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">"Intel VT-i" redirects here. For the x86 virtualization extensions, see <a href="/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">Intel VT-x</a>.</div>
<p>Itanium processors released prior to 2006 had hardware support for the <a href="/wiki/IA-32" title="IA-32">IA-32</a> architecture to permit support for legacy server applications, but performance for IA-32 code was much worse than for native code and also worse than the performance of contemporaneous x86 processors. In 2005, Intel developed the <a href="/wiki/IA-32_Execution_Layer" title="IA-32 Execution Layer">IA-32 Execution Layer</a> (IA-32 EL), a software emulator that provides better performance. With Montecito, Intel therefore eliminated hardware support for IA-32 code.
</p><p>In 2006, with the release of <a href="/wiki/Montecito_(processor)" title="Montecito (processor)">Montecito</a>, Intel made a number of enhancements to the basic processor architecture including:<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;41&#93;</a></sup>
</p>
<ul><li>Hardware multithreading: Each processor core maintains context for two threads of execution. When one thread stalls during memory access, the other thread can execute. Intel calls this "coarse multithreading" to distinguish it from the "<a href="/wiki/Hyper-threading" title="Hyper-threading">hyper-threading</a> technology" Intel integrated into some <a href="/wiki/X86" title="X86">x86</a> and <a href="/wiki/X86-64" title="X86-64">x86-64</a> microprocessors.</li>
<li>Hardware support for <a href="/wiki/Hardware-assisted_virtualization" title="Hardware-assisted virtualization">virtualization</a>: Intel added Intel Virtualization Technology (Intel VT-i), which provides hardware assists for core virtualization functions. Virtualization allows a software "<a href="/wiki/Hypervisor" title="Hypervisor">hypervisor</a>" to run multiple operating system instances on the processor concurrently.</li>
<li>Cache enhancements: Montecito added a split L2 cache, which included a dedicated 1&#160;MB L2 cache for instructions. The original 256&#160;KB L2 cache was converted to a dedicated data cache. Montecito also included up to 12&#160;MB of on-die L3 cache.</li></ul>
<p>See <a href="/wiki/Itanium#Chipsets" title="Itanium">Chipsets...Other markets</a>.
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=15" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">List of Intel Itanium microprocessors</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=16" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-ITJungle-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-ITJungle_1-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Morgan, Timothy (2008-05-27). <a rel="nofollow" class="external text" href="http://www.itjungle.com/tlb/tlb052708-story03.html">"The Server Biz Enjoys the X64 Upgrade Cycle in Q1"</a>. <i>IT Jungle</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2008-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IT+Jungle&amp;rft.atitle=The+Server+Biz+Enjoys+the+X64+Upgrade+Cycle+in+Q1&amp;rft.date=2008-05-27&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy&amp;rft_id=http%3A%2F%2Fwww.itjungle.com%2Ftlb%2Ftlb052708-story03.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-HP_Labs-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-HP_Labs_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-HP_Labs_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.hpl.hp.com/news/2001/apr-jun/itanium.html">"Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture"</a>. <i><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> Labs</i>. June 2001<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-03-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HP+Labs&amp;rft.atitle=Inventing+Itanium%3A+How+HP+Labs+Helped+Create+the+Next-Generation+Chip+Architecture&amp;rft.date=2001-06&amp;rft_id=http%3A%2F%2Fwww.hpl.hp.com%2Fnews%2F2001%2Fapr-jun%2Fitanium.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation conference"><a href="/wiki/Josh_Fisher" title="Josh Fisher">Fisher, Joseph A.</a> (1983). "Very Long Instruction Word architectures and the ELI-512". <i>Proceedings of the 10th annual international symposium on Computer architecture</i>. International Symposium on Computer Architecture. New York, NY, USA: <a href="/wiki/Association_for_Computing_Machinery" title="Association for Computing Machinery">Association for Computing Machinery</a> (ACM). pp.&#160;140–150. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F800046.801649">10.1145/800046.801649</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-89791-101-6" title="Special:BookSources/0-89791-101-6"><bdi>0-89791-101-6</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=Very+Long+Instruction+Word+architectures+and+the+ELI-512&amp;rft.btitle=Proceedings+of+the+10th+annual+international+symposium+on+Computer+architecture&amp;rft.place=New+York%2C+NY%2C+USA&amp;rft.pages=140-150&amp;rft.pub=Association+for+Computing+Machinery+%28ACM%29&amp;rft.date=1983&amp;rft_id=info%3Adoi%2F10.1145%2F800046.801649&amp;rft.isbn=0-89791-101-6&amp;rft.aulast=Fisher&amp;rft.aufirst=Joseph+A.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-anand-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-anand_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anand_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">De Gelas, Johan (2005-11-09). <a rel="nofollow" class="external text" href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598">"Itanium–Is there light at the end of the tunnel?"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2007-03-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Itanium%E2%80%93Is+there+light+at+the+end+of+the+tunnel%3F&amp;rft.date=2005-11-09&amp;rft.aulast=De+Gelas&amp;rft.aufirst=Johan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fcpuchipsets%2Fshowdoc.aspx%3Fi%3D2598&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Venturebeat-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-Venturebeat_5-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Takahashi, Dean (2009-05-08). <a rel="nofollow" class="external text" href="https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/">"Exit interview: Retiring Intel chairman Craig Barrett on the industry's unfinished business"</a>. <i>VentureBeat</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-05-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VentureBeat&amp;rft.atitle=Exit+interview%3A+Retiring+Intel+chairman+Craig+Barrett+on+the+industry%27s+unfinished+business&amp;rft.date=2009-05-08&amp;rft.aulast=Takahashi&amp;rft.aufirst=Dean&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2009%2F05%2F08%2Fexit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-cautionary-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-cautionary_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cautionary_6-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-cautionary_6-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080209211056/http://news.zdnet.com/2100-9584-5984747.html">"Itanium: A cautionary tale"</a>. <i>Tech News on ZDNet</i>. 2005-12-07. Archived from <a rel="nofollow" class="external text" href="http://news.zdnet.com/2100-9584-5984747.html">the original</a> on 2008-02-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-11-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+News+on+ZDNet&amp;rft.atitle=Itanium%3A+A+cautionary+tale&amp;rft.date=2005-12-07&amp;rft_id=http%3A%2F%2Fnews.zdnet.com%2F2100-9584-5984747.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-geek1-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-geek1_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-geek1_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Shankland, Stephen (1999-07-08). <a rel="nofollow" class="external text" href="http://news.cnet.com/2100-1001-228204.html">"Intel's Merced chip may slip further"</a>. <i>CNET News</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2008-10-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET+News&amp;rft.atitle=Intel%27s+Merced+chip+may+slip+further&amp;rft.date=1999-07-08&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F2100-1001-228204.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Research-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-Research_8-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://cs.nyu.edu/courses/spring02/V22.0480-002/vliw.pdf">"Microprocessors - VLIW, The Past"</a> <span class="cs1-format">(PDF)</span>. <i>NY University</i>. 2002-04-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-06-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NY+University&amp;rft.atitle=Microprocessors+-+VLIW%2C+The+Past&amp;rft.date=2002-04-18&amp;rft_id=https%3A%2F%2Fcs.nyu.edu%2Fcourses%2Fspring02%2FV22.0480-002%2Fvliw.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Solaris-Merced1-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-Solaris-Merced1_9-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Vijayan, Jaikumar (1999-07-16). <a rel="nofollow" class="external text" href="http://www.linuxtoday.com/news_story.php3?ltsn=1999-09-02-007-06-PS">"ComputerWorld: Solaris for IA-64 coming this fall"</a>. <i>Linuxtoday</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2008-10-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Linuxtoday&amp;rft.atitle=ComputerWorld%3A+Solaris+for+IA-64+coming+this+fall&amp;rft.date=1999-07-16&amp;rft.aulast=Vijayan&amp;rft.aufirst=Jaikumar&amp;rft_id=http%3A%2F%2Fwww.linuxtoday.com%2Fnews_story.php3%3Fltsn%3D1999-09-02-007-06-PS&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Solaris-Merced2-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-Solaris-Merced2_10-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Wolfe, Alexander (1999-09-02). <a rel="nofollow" class="external text" href="http://www.eetimes.com/document.asp?doc_id=1139835">"Core-logic efforts under way for Merced"</a>. <i>EE Times</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 27,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Core-logic+efforts+under+way+for+Merced&amp;rft.date=1999-09-02&amp;rft.aulast=Wolfe&amp;rft.aufirst=Alexander&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1139835&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Solaris-Merced3-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-Solaris-Merced3_11-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040920130611/http://www.findarticles.com/p/articles/mi_m0EIN/is_1998_March_10/ai_20369933">"Sun Introduces Solaris Developer Kit for Intel to Speed Development of Applications On Solaris; Award-winning Sun Tools Help ISVs Easily Develop for Solaris on Intel Today"</a>. <i>Business Wire</i>. 1998-03-10. Archived from <a rel="nofollow" class="external text" href="http://findarticles.com/p/articles/mi_m0EIN/is_1998_March_10/ai_20369933">the original</a> on 2004-09-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-10-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Business+Wire&amp;rft.atitle=Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development+of+Applications+On+Solaris%3B+Award-winning+Sun+Tools+Help+ISVs+Easily+Develop+for+Solaris+on+Intel+Today&amp;rft.date=1998-03-10&amp;rft_id=http%3A%2F%2Ffindarticles.com%2Fp%2Farticles%2Fmi_m0EIN%2Fis_1998_March_10%2Fai_20369933&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.news.com/2100-1001-229335.html">"Next-generation chip passes key milestone"</a>. <i>CNET News.com</i>. 1999-09-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-11-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET+News.com&amp;rft.atitle=Next-generation+chip+passes+key+milestone&amp;rft.date=1999-09-17&amp;rft_id=http%3A%2F%2Fwww.news.com%2F2100-1001-229335.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation web">Kanellos, Michael (1999-10-04). <a rel="nofollow" class="external text" href="https://www.cnet.com/news/intel-names-merced-chip-itanium/">"Intel names Merced chip Itanium"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a> News.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2007-04-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET+News.com&amp;rft.atitle=Intel+names+Merced+chip+Itanium&amp;rft.date=1999-10-04&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=http%3A%2F%2Fwww.cnet.com%2Fnews%2Fintel-names-merced-chip-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><cite class="citation web">Finstad, Kraig (1999-10-04). <a rel="nofollow" class="external text" href="https://groups.google.com/d/msg/comp.sys.mac.advocacy/UiOOaXF3-lI/f3nje9CHPx0J">"Re:Itanium"</a>. <i><a href="/wiki/USENET" class="mw-redirect" title="USENET">USENET</a> group comp.sys.mac.advocacy</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=USENET+group+comp.sys.mac.advocacy&amp;rft.atitle=Re%3AItanium&amp;rft.date=1999-10-04&amp;rft.aulast=Finstad&amp;rft.aufirst=Kraig&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fd%2Fmsg%2Fcomp.sys.mac.advocacy%2FUiOOaXF3-lI%2Ff3nje9CHPx0J&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><cite class="citation news">Linley Gwennap (2001-06-04). <a rel="nofollow" class="external text" href="https://www.eetimes.com/itanium-era-dawns/">"Itanium era dawns"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=Itanium+era+dawns&amp;rft.date=2001-06-04&amp;rft.au=Linley+Gwennap&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fitanium-era-dawns%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-ISA-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-ISA_16-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080908015727/http://www.itaniumsolutionsalliance.org/">"Itanium Solutions Alliance"</a>. <i>ISA web site</i>. Archived from <a rel="nofollow" class="external text" href="http://www.itaniumsolutionsalliance.org">the original</a> on 2008-09-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-05-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ISA+web+site&amp;rft.atitle=Itanium+Solutions+Alliance&amp;rft_id=http%3A%2F%2Fwww.itaniumsolutionsalliance.org&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-CW1-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-CW1_17-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Niccolai, James (2008-05-20). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090208073509/http://www.computerworld.com/action/article.do?command=viewArticleBasic&amp;articleId=9087319">"<span class="cs1-kern-left">'</span>Tukwila' Itanium servers due early next year, Intel says"</a>. <i><a href="/wiki/ComputerWorld" class="mw-redirect" title="ComputerWorld">ComputerWorld</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.computerworld.com/action/article.do?command=viewArticleBasic&amp;articleId=9087319">the original</a> on 2009-02-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-10-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ComputerWorld&amp;rft.atitle=%27Tukwila%27+Itanium+servers+due+early+next+year%2C+Intel+says&amp;rft.date=2008-05-20&amp;rft.aulast=Niccolai&amp;rft.aufirst=James&amp;rft_id=http%3A%2F%2Fwww.computerworld.com%2Faction%2Farticle.do%3Fcommand%3DviewArticleBasic%26articleId%3D9087319&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-eweek-tukwila-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-eweek-tukwila_18-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.eweek.com/c/a/IT-Infrastructure/New-Intel-Itanium-Offers-Greater-Performance-Memory-Capacity-349863/">New Intel Itanium Offers Greater Performance, Memory Capacity</a>, By: Jeffrey Burt, 2010-02-08, eWeek</span>
</li>
<li id="cite_note-CSI-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-CSI_19-0">^</a></b></span> <span class="reference-text"><cite class="citation magazine">Merritt, Rick (2005-03-02). <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1195689">"Intel preps HyperTransport competitor for Xeon, Itanium CPUs"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-11-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=Intel+preps+HyperTransport+competitor+for+Xeon%2C+Itanium+CPUs&amp;rft.date=2005-03-02&amp;rft.aulast=Merritt&amp;rft.aufirst=Rick&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1195689&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Kittson-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-Kittson_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Kittson_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Tan, Aaron (2007-06-15). <a rel="nofollow" class="external text" href="http://www.zdnetasia.com/news/hardware/0,39042972,62021436,00.htm">"Intel updates Itanium line with 'Kittson<span class="cs1-kern-right">'</span>"</a>. <i><a href="/wiki/ZDNet" title="ZDNet">ZDNet</a> Asia</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2007-06-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet+Asia&amp;rft.atitle=Intel+updates+Itanium+line+with+%27Kittson%27&amp;rft.date=2007-06-15&amp;rft.aulast=Tan&amp;rft.aufirst=Aaron&amp;rft_id=http%3A%2F%2Fwww.zdnetasia.com%2Fnews%2Fhardware%2F0%2C39042972%2C62021436%2C00.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-TukwilaDelay-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-TukwilaDelay_21-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Stokes, Jon (2009-02-05). <a rel="nofollow" class="external text" href="https://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars">"Intel delays quad Itanium to boost platform memory capacity"</a>. <i>Ars Technica</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-02-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=Intel+delays+quad+Itanium+to+boost+platform+memory+capacity&amp;rft.date=2009-02-05&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fbusiness%2Fnews%2F2009%2F02%2Fintel-delays-quad-itanium-to-boost-platform-memory-capacity.ars&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-DailyTech_Server-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-DailyTech_Server_22-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Ng, Jansen (10 February 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090213150005/http://www.dailytech.com/intel+aims+for+efficiency+with+new+server+roadmap/article14224.htm">"Intel Aims for Efficiency With New Server Roadmap"</a>. <i><a href="/wiki/DailyTech" title="DailyTech">DailyTech</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.dailytech.com/Intel+Aims+for+Efficiency+With+New+Server+Roadmap/article14224.htm">the original</a> on 2009-02-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-02-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=DailyTech&amp;rft.atitle=Intel+Aims+for+Efficiency+With+New+Server+Roadmap&amp;rft.date=2009-02-10&amp;rft.aulast=Ng&amp;rft.aufirst=Jansen&amp;rft_id=http%3A%2F%2Fwww.dailytech.com%2FIntel%2BAims%2Bfor%2BEfficiency%2BWith%2BNew%2BServer%2BRoadmap%2Farticle14224.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.realworldtech.com/page.cfm?ArticleID=RWT051811113343">"Poulson: The Future of Itanium Servers"</a>. realworldtech.com. 2011-05-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-05-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Poulson%3A+The+Future+of+Itanium+Servers&amp;rft.pub=realworldtech.com&amp;rft.date=2011-05-18&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fpage.cfm%3FArticleID%3DRWT051811113343&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-HotChip-Poulson-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-HotChip-Poulson_24-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120324101540/http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf">"Hot Chips Poulson Disclosure Factsheet"</a> <span class="cs1-format">(PDF)</span>. <i>Intel press release</i>. 2011-08-19. Archived from <a rel="nofollow" class="external text" href="http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2012-03-24<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-08-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+press+release&amp;rft.atitle=Hot+Chips+Poulson+Disclosure+Factsheet&amp;rft.date=2011-08-19&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fservlet%2FJiveServlet%2Fdownload%2F38-5835%2FHot%2520Chips%2520%2520Poulson%2520disclosure%2520Factsheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-dx.doi.org-25"><span class="mw-cite-backlink">^ <a href="#cite_ref-dx.doi.org_25-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-dx.doi.org_25-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Riedlinger, Reid J.; Bhatia, Rohit; Biro, Larry; Bowhill, Bill; Fetzer, Eric; Gronowski, Paul; Grutkowski, Tom (2011-02-24). "A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers". <i>2011 IEEE International Solid-State Circuits Conference</i>. pp.&#160;84–86. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FISSCC.2011.5746230">10.1109/ISSCC.2011.5746230</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-61284-303-2" title="Special:BookSources/978-1-61284-303-2"><bdi>978-1-61284-303-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=A+32nm+3.1+billion+transistor+12-wide-issue+Itanium%C2%AE+processor+for+mission-critical+servers&amp;rft.btitle=2011+IEEE+International+Solid-State+Circuits+Conference&amp;rft.pages=84-86&amp;rft.date=2011-02-24&amp;rft_id=info%3Adoi%2F10.1109%2FISSCC.2011.5746230&amp;rft.isbn=978-1-61284-303-2&amp;rft.aulast=Riedlinger&amp;rft.aufirst=Reid+J.&amp;rft.au=Bhatia%2C+Rohit&amp;rft.au=Biro%2C+Larry&amp;rft.au=Bowhill%2C+Bill&amp;rft.au=Fetzer%2C+Eric&amp;rft.au=Gronowski%2C+Paul&amp;rft.au=Grutkowski%2C+Tom&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><cite class="citation web">Merritt, Rick (2010-11-23). <a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4210958/Researchers-carve-CPU-into-plastic-foil/">"Researchers carve CPU into plastic foil"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Researchers+carve+CPU+into+plastic+foil&amp;rft.date=2010-11-23&amp;rft.aulast=Merritt&amp;rft.aufirst=Rick&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Felectronics-news%2F4210958%2FResearchers-carve-CPU-into-plastic-foil%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><cite class="citation web">O'Brien, Terrence (2011-08-22). <a rel="nofollow" class="external text" href="https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/">"Intel talks up next-gen Itanium: 32nm, 8-core Poulson"</a>. <i><a href="/wiki/Engadget" title="Engadget">Engadget</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Engadget&amp;rft.atitle=Intel+talks+up+next-gen+Itanium%3A+32nm%2C+8-core+Poulson&amp;rft.date=2011-08-22&amp;rft.aulast=O%27Brien&amp;rft.aufirst=Terrence&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2011%2F08%2F22%2Fintel-talks-up-next-gen-itanium-32nm-8-core-poulson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120302011705/http://isscc.org/doc/2011/isscc2011.advanceprogramflyerfinal.pdf">"ISSCC 2011"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://isscc.org/doc/2011/isscc2011.advanceprogramflyerfinal.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2012-03-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-11-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ISSCC+2011&amp;rft_id=http%3A%2F%2Fisscc.org%2Fdoc%2F2011%2Fisscc2011.advanceprogramflyerfinal.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web">Kanter, David (2010-11-17). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/page.cfm?ArticleID=RWT111710021604">"Preparing for Tukwila: The Next Generation of Intel's Itanium Processor Family"</a>. <i>Real World Tech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2010-11-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=Preparing+for+Tukwila%3A+The+Next+Generation+of+Intel%27s+Itanium+Processor+Family&amp;rft.date=2010-11-17&amp;rft.aulast=Kanter&amp;rft.aufirst=David&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fpage.cfm%3FArticleID%3DRWT111710021604&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120211165228/http://communities.intel.com/community/openportit/server/blog/2011/08/19/itanium-poulson-update--greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips">"Itanium Poulson Update - Greater Parallelism, New Instruction Replay &amp; More: Catch the details from Hotchips!"</a>. 2011-08-19. Archived from <a rel="nofollow" class="external text" href="http://communities.intel.com/community/openportit/server/blog/2011/08/19/itanium-poulson-update--greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips">the original</a> on 2012-02-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Itanium+Poulson+Update+-+Greater+Parallelism%2C+New+Instruction+Replay+%26+More%3A+Catch+the+details+from+Hotchips%21&amp;rft.date=2011-08-19&amp;rft_id=http%3A%2F%2Fcommunities.intel.com%2Fcommunity%2Fopenportit%2Fserver%2Fblog%2F2011%2F08%2F19%2Fitanium-poulson-update--greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips">"Intel Itanium Hotchips 2011 Overview"</a>. 2011-08-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Itanium+Hotchips+2011+Overview&amp;rft.date=2011-08-18&amp;rft_id=http%3A%2F%2Fwww.slideshare.net%2FPaulineNist%2Fintel-itanium-poulson-update-at-hotchips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Anton_Shilov-32"><span class="mw-cite-backlink">^ <a href="#cite_ref-Anton_Shilov_32-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Anton_Shilov_32-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Anton Shilov (January 31, 2019). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums">"Intel to Discontinue Itanium 9700 'Kittson' Processor, the Last of the Itaniums"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+to+Discontinue+Itanium+9700+%E2%80%98Kittson%E2%80%99+Processor%2C+the+Last+of+the+Itaniums&amp;rft.date=2019-01-31&amp;rft.au=Anton+Shilov&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13924%2Fintel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf">"Product Change Notification"</a> <span class="cs1-format">(PDF)</span>. January 30, 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification&amp;rft.date=2019-01-30&amp;rft_id=http%3A%2F%2Fqdms.intel.com%2Fdm%2Fi.aspx%2FF65EEA26-13FB-4580-972B-46B75E0AB322%2FPCN116733-00.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-manual-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-manual_34-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/processors/itanium/itanium-architecture-vol-1-2-3-4-reference-set-manual.html">"Intel Itanium Architecture Software Developer's Manual"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Itanium+Architecture+Software+Developer%27s+Manual&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fitanium%2Fitanium-architecture-vol-1-2-3-4-reference-set-manual.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20081120160309/http://www.hpworks.org.uk/newsletter/ping-year-ago.rtf">"HPWorks Newsletter"</a>. September 2001. Archived from <a rel="nofollow" class="external text" href="http://www.hpworks.org.uk/newsletter/ping-year-ago.rtf">the original</a> on 2008-11-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-01-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HPWorks+Newsletter&amp;rft.date=2001-09&amp;rft_id=http%3A%2F%2Fwww.hpworks.org.uk%2Fnewsletter%2Fping-year-ago.rtf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><cite class="citation web">Chen, Raymond (2015-07-27). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20150727-00/?p=90821">"The Itanium processor, part 1: Warming up"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-10-31</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Itanium+processor%2C+part+1%3A+Warming+up&amp;rft.date=2015-07-27&amp;rft.aulast=Chen&amp;rft.aufirst=Raymond&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20150727-00%2F%3Fp%3D90821&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><cite class="citation web">Chen, Raymond (2015-07-28). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20150728-00/?p=90811">"The Itanium processor, part 2: Instruction encoding, templates, and stops"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-10-31</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Itanium+processor%2C+part+2%3A+Instruction+encoding%2C+templates%2C+and+stops&amp;rft.date=2015-07-28&amp;rft.aulast=Chen&amp;rft.aufirst=Raymond&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20150728-00%2F%3Fp%3D90811&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><cite class="citation web">Chen, Raymond (2015-07-29). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20150729-00/?p=90801">"The Itanium processor, part 3: The Windows calling convention, how parameters are passed"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-10-31</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Itanium+processor%2C+part+3%3A+The+Windows+calling+convention%2C+how+parameters+are+passed&amp;rft.date=2015-07-29&amp;rft.aulast=Chen&amp;rft.aufirst=Raymond&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20150729-00%2F%3Fp%3D90801&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text">Sharangpani, Harsh; Arora, Ken (2000). "Itanium Processor Microarchitecture". <i><a href="/wiki/IEEE_Micro" title="IEEE Micro">IEEE Micro</a></i>. pp. 38–39.</span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation web">Cataldo, Anthony (2001-08-30). <a rel="nofollow" class="external text" href="https://www.eetimes.com/intel-outfits-itanium-processor-for-faster-runs/">"Intel outfits Itanium processor for faster runs"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Intel+outfits+Itanium+processor+for+faster+runs&amp;rft.date=2001-08-30&amp;rft.aulast=Cataldo&amp;rft.aufirst=Anthony&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fintel-outfits-itanium-processor-for-faster-runs%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20071107044019/http://www.intel.com/products/processor/itanium/index.htm">"Intel product announcement"</a>. <i><a href="/wiki/Intel" title="Intel">Intel</a> web site</i>. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/products/processor/itanium/index.htm">the original</a> on November 7, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-05-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+web+site&amp;rft.atitle=Intel+product+announcement&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fproducts%2Fprocessor%2Fitanium%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIA-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=IA-64&amp;action=edit&amp;section=17" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/itanium/itanium-processor-9000-sequence.html?">Intel Itanium Home Page</a></li>
<li><a rel="nofollow" class="external text" href="https://www.hpe.com/us/en/product-catalog/servers/integrity-servers.hits-12.html">Hewlett Packard Enterprise Integrity Servers Home Page</a></li>
<li><a rel="nofollow" class="external text" href="http://www.intel.com/design/itanium/arch_spec.htm">Intel Itanium Specifications</a></li>
<li><a rel="nofollow" class="external text" href="http://www.gelato.unsw.edu.au/IA64wiki/ItaniumInternals">Some undocumented Itanium 2 microarchitectural information</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110706223150/http://sverre.web.cern.ch/sverre/IA64_1.pdf">IA-64 tutorial, including code examples</a></li>
<li><a rel="nofollow" class="external text" href="http://www.hp.com/go/integrity">Itanium Docs at HP</a></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Intel processors</a></div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks mw-collapsible autocollapse navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Discontinued" style="font-size:114%;margin:0 4em">Discontinued</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="/wiki/4-bit" class="mw-redirect" title="4-bit">4-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">pre-x86 (<a href="/wiki/8-bit" class="mw-redirect" title="8-bit">8-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Early <a href="/wiki/X86" title="X86">x86</a> (<a href="/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/X87" title="X87">x87</a> (external <a href="/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_80386" title="Intel 80386">80386</a>
<ul><li><a href="/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="/wiki/Intel_80486" title="Intel 80486">80486</a>
<ul><li><a href="/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li>
<li><a href="/wiki/Intel_80486DX2" title="Intel 80486DX2">DX2</a></li>
<li><a href="/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li>
<li><a href="/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">A100/A110</a></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Original P5</a></li>
<li><a href="/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li>some <a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Core_Solo" class="mw-redirect" title="Core Solo">Solo</a></li>
<li><a href="/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Duo</a></li></ul></li>
<li><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li>some <a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">some i7</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Other</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dd><a href="/wiki/Itanium" title="Itanium">Itanium</a></dd>
<dt><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks mw-collapsible uncollapse navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Current" style="font-size:114%;margin:0 4em">Current</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="/wiki/Intel_Quark" title="Intel Quark">Quark</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li>i3</li>
<li>i5</li>
<li>i7</li>
<li>i9</li>
<li><a href="/wiki/Intel_Core#Core_M" title="Intel Core">M</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li>E3</li>
<li>E5</li>
<li>E7</li>
<li><a href="/wiki/Xeon_D" title="Xeon D">D</a></li>
<li><a href="/wiki/Xeon_Phi" title="Xeon Phi">Phi</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Lists" style="font-size:114%;margin:0 4em">Lists</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_microprocessors" title="List of Intel Pentium microprocessors">Pentium</a>
<ul><li><a href="/wiki/List_of_Intel_Pentium_Pro_microprocessors" title="List of Intel Pentium Pro microprocessors">Pro</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">II</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">III</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">4</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">D</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">M</a></li></ul></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a></li>
<li><a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">2</a></li>
<li><a href="/wiki/List_of_Intel_Core_i3_microprocessors" title="List of Intel Core i3 microprocessors">i3</a></li>
<li><a href="/wiki/List_of_Intel_Core_i5_microprocessors" title="List of Intel Core i5 microprocessors">i5</a></li>
<li><a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">i7</a></li>
<li><a href="/wiki/List_of_Intel_Core_i9_microprocessors" title="List of Intel Core i9 microprocessors">i9</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_microprocessors" title="List of Intel Core M microprocessors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a></li>
<li><a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Related" style="font-size:114%;margin:0 4em">Related</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li>
<li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">GPUs</a></li>
<li><a href="/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">HD and Iris Graphics</a></li>
<li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks mw-collapsible uncollapse navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Microarchitectures" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86" title="X86">x86</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt><a href="/wiki/800_nanometer" class="mw-redirect" title="800 nanometer">800&#160;nm</a></dt>
<dd><a href="/wiki/P5_(microprocessor)" class="mw-redirect" title="P5 (microprocessor)">P5</a></dd>
<dt><a href="/wiki/600_nanometer" class="mw-redirect" title="600 nanometer">600&#160;nm</a></dt>
<dd><a href="/wiki/P54C_(microprocessor)" class="mw-redirect" title="P54C (microprocessor)">P54C</a></dd>
<dt><a href="/wiki/350_nanometer" class="mw-redirect" title="350 nanometer">350&#160;nm</a></dt>
<dd><a href="/wiki/P54CS_(microprocessor)" class="mw-redirect" title="P54CS (microprocessor)">P54CS</a></dd>
<dd><a href="/wiki/P55C_(microprocessor)" class="mw-redirect" title="P55C (microprocessor)">P55C</a></dd>
<dt><a href="/wiki/250_nanometer" class="mw-redirect" title="250 nanometer">250&#160;nm</a></dt>
<dd><a href="/wiki/Tillamook_(microprocessor)" class="mw-redirect" title="Tillamook (microprocessor)">Tillamook</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, <a href="/wiki/P6_(microarchitecture)#P6_Variant_Pentium_M" title="P6 (microarchitecture)">Pentium M</a>,<br /><a href="/wiki/P6_(microarchitecture)#P6_Variant_Enhanced_Pentium_M" title="P6 (microarchitecture)">Enhanced Pentium M</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>500&#160;<a href="/wiki/Nanometre" title="Nanometre">nm</a></dt>
<dd><a href="/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dt>350&#160;nm</dt>
<dd><a href="/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dd><a href="/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></dd>
<dt>250&#160;nm</dt>
<dd><a href="/wiki/Mendocino_(microprocessor)" class="mw-redirect" title="Mendocino (microprocessor)">Mendocino</a></dd>
<dd><a href="/wiki/Dixon_(microprocessor)" class="mw-redirect" title="Dixon (microprocessor)">Dixon</a></dd>
<dd><a href="/wiki/Tonga_(microprocessor)" class="mw-redirect" title="Tonga (microprocessor)">Tonga</a></dd>
<dd><a href="/wiki/Covington_(microprocessor)" class="mw-redirect" title="Covington (microprocessor)">Covington</a></dd>
<dd><a href="/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></dd>
<dd><a href="/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></dd>
<dd><a href="/wiki/Drake_(microprocessor)" class="mw-redirect" title="Drake (microprocessor)">Drake</a></dd>
<dd><a href="/wiki/Tanner_(microprocessor)" class="mw-redirect" title="Tanner (microprocessor)">Tanner</a></dd>
<dt><a href="/wiki/180_nanometer" class="mw-redirect" title="180 nanometer">180&#160;nm</a></dt>
<dd><a href="/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></dd>
<dd><a href="/wiki/Coppermine_T_(microprocessor)" class="mw-redirect" title="Coppermine T (microprocessor)">Coppermine T</a></dd>
<dd><a href="/wiki/Intel_Timna" title="Intel Timna">Timna</a></dd>
<dd><a href="/wiki/Cascades_(microprocessor)" class="mw-redirect" title="Cascades (microprocessor)">Cascades</a></dd>
<dt><a href="/wiki/130_nanometer" class="mw-redirect" title="130 nanometer">130&#160;nm</a></dt>
<dd><a href="/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></dd>
<dd><a href="/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></dd>
<dt><a href="/wiki/90_nanometer" class="mw-redirect" title="90 nanometer">90&#160;nm</a></dt>
<dd><a href="/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></dd>
<dd><a href="/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">Stealey</a></dd>
<dd><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></dd>
<dd><a href="/wiki/Canmore_(SoC)" class="mw-redirect" title="Canmore (SoC)">Canmore</a></dd>
<dt><a href="/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65&#160;nm</a></dt>
<dd><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></dd>
<dd><a href="/wiki/Sossaman_(microprocessor)" class="mw-redirect" title="Sossaman (microprocessor)">Sossaman</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>180&#160;nm</dt>
<dd><a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></dd>
<dd><a href="/wiki/Xeon#Foster" title="Xeon">Foster</a></dd>
<dt>130&#160;nm</dt>
<dd><a href="/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></dd>
<dd><a href="/wiki/Pentium_4#Gallatin_(Extreme_Edition)" title="Pentium 4">Gallatin</a></dd>
<dd><a href="/wiki/Xeon#Prestonia" title="Xeon">Prestonia</a></dd>
<dt>90&#160;nm</dt>
<dd><a href="/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas and Jayhawk</a></dd>
<dd><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></dd>
<dd><a href="/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield</a></dd>
<dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Nocona</a></dd>
<dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Irwindale</a></dd>
<dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Cranford</a></dd>
<dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Potomac</a></dd>
<dd><a href="/wiki/Xeon#&quot;Paxville_DP&quot;" title="Xeon">Paxville</a></dd>
<dt><a href="/wiki/65_nm_process" title="65 nm process">65&#160;nm</a></dt>
<dd><a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></dd>
<dd><a href="/wiki/Pentium_D#Presler" title="Pentium D">Presler</a></dd>
<dd><a href="/wiki/Xeon#5000-series_&quot;Dempsey&quot;" title="Xeon">Dempsey</a></dd>
<dd><a href="/wiki/Xeon#7100-series_&quot;Tulsa&quot;" title="Xeon">Tulsa</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>65&#160;nm</dt>
<dd><a href="/wiki/Merom_(microprocessor)#Merom-L" title="Merom (microprocessor)">Merom-L</a></dd>
<dd><a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a></dd>
<dd><a href="/wiki/Conroe_(microprocessor)#Conroe-L" title="Conroe (microprocessor)">Conroe-L</a></dd>
<dd><a href="/wiki/Conroe_(microprocessor)#Allendale" title="Conroe (microprocessor)">Allendale</a></dd>
<dd><a href="/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a></dd>
<dd><a href="/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a></dd>
<dd><a href="/wiki/Woodcrest_(microprocessor)" class="mw-redirect" title="Woodcrest (microprocessor)">Woodcrest</a></dd>
<dd><a href="/wiki/Clovertown_(microprocessor)" class="mw-redirect" title="Clovertown (microprocessor)">Clovertown</a></dd>
<dd><a href="/wiki/Tigerton_(microprocessor)" class="mw-redirect" title="Tigerton (microprocessor)">Tigerton</a></dd></dl>
<dl><dt><a href="/wiki/45_nanometer" class="mw-redirect" title="45 nanometer">45&#160;nm</a></dt>
<dd><a href="/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a></dd>
<dd><a href="/wiki/Penryn_(microprocessor)#Penryn-QC" title="Penryn (microprocessor)">Penryn-QC</a></dd>
<dd><a href="/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a></dd>
<dd><a href="/wiki/Yorkfield" title="Yorkfield">Yorkfield</a></dd>
<dd><a href="/wiki/Wolfdale-DP_(microprocessor)" class="mw-redirect" title="Wolfdale-DP (microprocessor)">Wolfdale-DP</a></dd>
<dd><a href="/wiki/Harpertown_(microprocessor)" class="mw-redirect" title="Harpertown (microprocessor)">Harpertown</a></dd>
<dd><a href="/wiki/Dunnington_(microprocessor)" class="mw-redirect" title="Dunnington (microprocessor)">Dunnington</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>45&#160;nm</dt>
<dd><a href="/w/index.php?title=Auburndale_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Auburndale (microprocessor) (page does not exist)">Auburndale</a></dd>
<dd><a href="/wiki/Xeon#6500/7500-series_&quot;Beckton&quot;" title="Xeon">Beckton (Nehalem-EX)</a></dd>
<dd><a href="/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a></dd>
<dd><a href="/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a></dd>
<dd><a href="/wiki/Xeon#5500-series_&quot;Gainestown&quot;" title="Xeon">Gainestown (Nehalem-EP)</a></dd>
<dd><a href="/w/index.php?title=Havendale_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Havendale (microprocessor) (page does not exist)">Havendale</a></dd>
<dd><a href="/wiki/Xeon#C3500/C5500-series_&quot;Jasper_Forest&quot;" title="Xeon">Jasper Forest</a></dd>
<dd><a href="/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a></dd></dl>
<dl><dt><a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32&#160;nm</a></dt>
<dd><a href="/wiki/Arrandale" title="Arrandale">Arrandale</a></dd>
<dd><a href="/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a></dd>
<dd><a href="/wiki/Gulftown" title="Gulftown">Gulftown (Westmere-EP)</a></dd>
<dd><a href="/wiki/Nehalem_(microarchitecture)#Westmere" title="Nehalem (microarchitecture)">Westmere-EX</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>32&#160;nm</dt>
<dd><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></dd>
<dd><a href="/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></dd>
<dd>Gladden</dd></dl>
<dl><dt><a href="/wiki/22_nanometer" class="mw-redirect" title="22 nanometer">22&#160;nm</a></dt>
<dd><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></dd>
<dd>Ivy Bridge-EP</dd>
<dd>Ivy Bridge-EX</dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>22&#160;nm</dt>
<dd><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></dd></dl>
<dl><dt><a href="/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14&#160;nm</a></dt>
<dd><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Skylake</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>14&#160;nm</dt>
<dd><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></dd>
<dd><a href="/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> (<a href="/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a> • <a href="/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a>)</dd>
<dd><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></dd>
<dd><a href="/wiki/Cascade_Lake_(microarchitecture)" title="Cascade Lake (microarchitecture)">Cascade Lake</a></dd>
<dd><a href="/wiki/Comet_Lake" title="Comet Lake">Comet Lake</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Palm Cove</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>10&#160;nm</dt>
<dd><a href="/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Sunny Cove</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>14&#160;nm</dt>
<dd><a href="/wiki/Cooper_Lake_(microarchitecture)" title="Cooper Lake (microarchitecture)">Cooper Lake</a></dd></dl>
<dl><dt>10&#160;nm</dt>
<dd><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Willow Cove</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>14&#160;nm</dt>
<dd><a href="/wiki/Rocket_Lake" class="mw-redirect" title="Rocket Lake">Rocket Lake</a></dd></dl>
<dl><dt>10&#160;nm</dt>
<dd><a href="/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></dd>
<dd><a href="/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Golden Cove</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>7&#160;nm</dt>
<dd><a href="/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a></dd>
<dd><a href="/w/index.php?title=Granite_Rapids&amp;action=edit&amp;redlink=1" class="new" title="Granite Rapids (page does not exist)">Granite Rapids</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell<br />Saltwell</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>45&#160;nm</dt>
<dd><a href="/wiki/Silverthorne_(microprocessor)" class="mw-redirect" title="Silverthorne (microprocessor)">Silverthorne</a></dd>
<dd><a href="/wiki/Diamondville_(microprocessor)" class="mw-redirect" title="Diamondville (microprocessor)">Diamondville</a></dd>
<dd><a href="/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a></dd>
<dd><a href="/wiki/Lincroft_(microprocessor)" class="mw-redirect" title="Lincroft (microprocessor)">Lincroft</a></dd>
<dd><a href="/wiki/Tunnel_Creek_(microprocessor)" class="mw-redirect" title="Tunnel Creek (microprocessor)">Tunnel Creek</a></dd>
<dd><a href="/wiki/Stellarton_(microprocessor)" class="mw-redirect" title="Stellarton (microprocessor)">Stellarton</a></dd>
<dd><a href="/wiki/Sodaville_(SoC)" class="mw-redirect" title="Sodaville (SoC)">Sodaville</a></dd>
<dd><a href="/wiki/Groveland_(SoC)" class="mw-redirect" title="Groveland (SoC)">Groveland</a></dd></dl>
<dl><dt>32&#160;nm</dt>
<dd><a href="/wiki/Cedarview_(microprocessor)" class="mw-redirect" title="Cedarview (microprocessor)">Cedarview</a></dd>
<dd><a href="/wiki/Penwell_(SoC)" class="mw-redirect" title="Penwell (SoC)">Penwell</a></dd>
<dd><a href="/wiki/Cloverview_(SoC)" class="mw-redirect" title="Cloverview (SoC)">Cloverview</a></dd>
<dd><a href="/wiki/Berryville_(SoC)" class="mw-redirect" title="Berryville (SoC)">Berryville</a></dd>
<dd><a href="/wiki/Centerton_(SoC)" class="mw-redirect" title="Centerton (SoC)">Centerton</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Silvermont" title="Silvermont">Silvermont<br />Airmont</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>22&#160;nm</dt>
<dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Valleyview</a></dd>
<dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Tangier</a></dd>
<dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Anniedale</a></dd></dl>
<dl><dt>14&#160;nm</dt>
<dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Cherryview</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Goldmont</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>14&#160;nm</dt>
<dd><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a></dd>
<dd><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Tremont</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<dl><dt>10&#160;nm</dt>
<dd><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a></dd>
<dd><a href="/w/index.php?title=Gracemont_(microarchitecture)&amp;action=edit&amp;redlink=1" class="new" title="Gracemont (microarchitecture) (page does not exist)">Gracemont</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1281
Cached time: 20200327143106
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.656 seconds
Real time usage: 0.787 seconds
Preprocessor visited node count: 3665/1000000
Post‐expand include size: 200358/2097152 bytes
Template argument size: 2094/2097152 bytes
Highest expansion depth: 14/40
Expensive parser function count: 3/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 125707/5000000 bytes
Number of Wikibase entities loaded: 1/400
Lua time usage: 0.328/10.000 seconds
Lua memory usage: 6.18 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  639.230      1 -total
 55.76%  356.428      1 Template:Reflist
 34.82%  222.579     34 Template:Cite_web
 13.19%   84.297      3 Template:Infobox
 10.35%   66.171      2 Template:Infobox_CPU
 10.11%   64.614      8 Template:Navbox
  7.62%   48.685      1 Template:Update_section
  6.56%   41.949      1 Template:Intel_processors
  6.45%   41.228      1 Template:Update
  6.05%   38.692      1 Template:Distinguish
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:85424-0!canonical and timestamp 20200327143105 and revision id 946647102
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=IA-64&amp;oldid=946647102">https://en.wikipedia.org/w/index.php?title=IA-64&amp;oldid=946647102</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li><li><a href="/wiki/Category:Computer-related_introductions_in_2001" title="Category:Computer-related introductions in 2001">Computer-related introductions in 2001</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li><li><a href="/wiki/Category:Intel_microprocessors" title="Category:Intel microprocessors">Intel microprocessors</a></li><li><a href="/wiki/Category:Very_long_instruction_word_computing" title="Category:Very long instruction word computing">Very long instruction word computing</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_April_2017" title="Category:Wikipedia articles in need of updating from April 2017">Wikipedia articles in need of updating from April 2017</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=IA-64" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=IA-64" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/IA-64" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:IA-64" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/IA-64">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=IA-64&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=IA-64&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/IA-64" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/IA-64" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=IA-64&amp;oldid=946647102" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=IA-64&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q916994" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=IA-64&amp;id=946647102&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=IA-64">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=IA-64&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=IA-64&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/IA-64" title="IA-64 – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Itanium-Architektur" title="Itanium-Architektur – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Arquitectura_Intel_Itanium" title="Arquitectura Intel Itanium – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/IA-64" title="IA-64 – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/IA-64" title="IA-64 – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/IA-64" title="IA-64 – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/IA-64" title="IA-64 – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/IA-64" title="IA-64 – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/IA-64" title="IA-64 – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/IA-64" title="IA-64 – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/IA-64" title="IA-64 – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/IA-64" title="IA-64 – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/IA-64" title="IA-64 – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/IA-64" title="IA-64 – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/IA-64" title="IA-64 – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/IA-64" title="IA-64 – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/IA-64" title="IA-64 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q916994#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 21 March 2020, at 14:31<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=IA-64&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.656","walltime":"0.787","ppvisitednodes":{"value":3665,"limit":1000000},"postexpandincludesize":{"value":200358,"limit":2097152},"templateargumentsize":{"value":2094,"limit":2097152},"expansiondepth":{"value":14,"limit":40},"expensivefunctioncount":{"value":3,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":125707,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00%  639.230      1 -total"," 55.76%  356.428      1 Template:Reflist"," 34.82%  222.579     34 Template:Cite_web"," 13.19%   84.297      3 Template:Infobox"," 10.35%   66.171      2 Template:Infobox_CPU"," 10.11%   64.614      8 Template:Navbox","  7.62%   48.685      1 Template:Update_section","  6.56%   41.949      1 Template:Intel_processors","  6.45%   41.228      1 Template:Update","  6.05%   38.692      1 Template:Distinguish"]},"scribunto":{"limitreport-timeusage":{"value":"0.328","limit":"10.000"},"limitreport-memusage":{"value":6478959,"limit":52428800}},"cachereport":{"origin":"mw1281","timestamp":"20200327143106","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"IA-64","url":"https:\/\/en.wikipedia.org\/wiki\/IA-64","sameAs":"http:\/\/www.wikidata.org\/entity\/Q916994","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q916994","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2002-09-14T20:04:41Z","dateModified":"2020-03-21T14:31:47Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/a\/ae\/Itanium_architecture.svg","headline":"Intel Architecture, 64-bit"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":171,"wgHostname":"mw1323"});});</script></body></html>
