Protel Design System Design Rule Check
PCB File : F:\Git_repository\OurEDA\OurEDA-B2S\Hardware\Board\WaterDepthAnalysisBoard\WaterDepth.PcbDoc
Date     : 2021/10/28
Time     : 19:16:15

Processing Rule : Clearance Constraint (Gap=0.4mm) (All),(All)
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Arc (20.32mm,22.733mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.508mm < 0.4mm) Between Arc (20.32mm,22.733mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Arc (20.32mm,23.241mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Arc (20.32mm,23.241mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Arc (23.622mm,4.445mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.508mm < 0.4mm) Between Arc (23.622mm,4.445mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Arc (23.622mm,4.953mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Arc (23.622mm,4.953mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Region (0 hole(s)) Bottom Layer And Track (19.05mm,22.733mm)(21.59mm,22.733mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Region (0 hole(s)) Bottom Layer And Track (19.05mm,23.241mm)(21.59mm,23.241mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Region (0 hole(s)) Bottom Layer And Track (22.352mm,4.445mm)(23.622mm,4.445mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Region (0 hole(s)) Bottom Layer And Track (22.352mm,4.953mm)(24.892mm,4.953mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Region (0 hole(s)) Bottom Layer And Track (23.622mm,4.445mm)(24.892mm,4.445mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.381mm < 0.4mm) Between Region (0 hole(s)) Bottom Layer And Via (23.622mm,3.937mm) from Top Layer to Bottom Layer 
Rule Violations :14

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (5.407mm,17.074mm)(5.407mm,24.457mm) on Bottom Layer And Via (4.572mm,23.749mm) from Top Layer to Bottom Layer Location : [X = 114.428mm][Y = 72.517mm]
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.5mm) (Preferred=0.4mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Arc (20.32mm,22.733mm) on Bottom Solder And Arc (20.32mm,23.241mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Arc (20.32mm,22.733mm) on Bottom Solder And Track (19.05mm,23.241mm)(21.59mm,23.241mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Arc (20.32mm,23.241mm) on Bottom Solder And Track (19.05mm,22.733mm)(21.59mm,22.733mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP1-1(4.842mm,31.075mm) on Top Layer And Pad JP1-2(6.092mm,31.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP1-2(6.092mm,31.075mm) on Top Layer And Pad JP1-3(7.342mm,31.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP1-3(7.342mm,31.075mm) on Top Layer And Pad JP1-4(8.592mm,31.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-1(20.93mm,7.858mm) on Top Layer And Pad JP2-2(20.93mm,6.608mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-2(20.93mm,6.608mm) on Top Layer And Pad JP2-3(20.93mm,5.358mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-3(20.93mm,5.358mm) on Top Layer And Pad JP2-4(20.93mm,4.108mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-1(16.439mm,19.911mm) on Top Layer And Pad U1-2(16.439mm,20.561mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-10(16.439mm,25.761mm) on Top Layer And Pad U1-9(16.439mm,25.111mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-11(10.739mm,25.761mm) on Top Layer And Pad U1-12(10.739mm,25.111mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-12(10.739mm,25.111mm) on Top Layer And Pad U1-13(10.739mm,24.461mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-13(10.739mm,24.461mm) on Top Layer And Pad U1-14(10.739mm,23.811mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-14(10.739mm,23.811mm) on Top Layer And Pad U1-15(10.739mm,23.161mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-15(10.739mm,23.161mm) on Top Layer And Pad U1-16(10.739mm,22.511mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-16(10.739mm,22.511mm) on Top Layer And Pad U1-17(10.739mm,21.861mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-17(10.739mm,21.861mm) on Top Layer And Pad U1-18(10.739mm,21.211mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-18(10.739mm,21.211mm) on Top Layer And Pad U1-19(10.739mm,20.561mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-19(10.739mm,20.561mm) on Top Layer And Pad U1-20(10.739mm,19.911mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-2(16.439mm,20.561mm) on Top Layer And Pad U1-3(16.439mm,21.211mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-3(16.439mm,21.211mm) on Top Layer And Pad U1-4(16.439mm,21.861mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-4(16.439mm,21.861mm) on Top Layer And Pad U1-5(16.439mm,22.511mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-5(16.439mm,22.511mm) on Top Layer And Pad U1-6(16.439mm,23.161mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-6(16.439mm,23.161mm) on Top Layer And Pad U1-7(16.439mm,23.811mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-7(16.439mm,23.811mm) on Top Layer And Pad U1-8(16.439mm,24.461mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-8(16.439mm,24.461mm) on Top Layer And Pad U1-9(16.439mm,25.111mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-1(9.977mm,10.037mm) on Top Layer And Pad U2-2(9.977mm,9.387mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-10(9.977mm,4.187mm) on Top Layer And Pad U2-9(9.977mm,4.837mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-11(15.677mm,4.187mm) on Top Layer And Pad U2-12(15.677mm,4.837mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-12(15.677mm,4.837mm) on Top Layer And Pad U2-13(15.677mm,5.487mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-13(15.677mm,5.487mm) on Top Layer And Pad U2-14(15.677mm,6.137mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-14(15.677mm,6.137mm) on Top Layer And Pad U2-15(15.677mm,6.787mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-15(15.677mm,6.787mm) on Top Layer And Pad U2-16(15.677mm,7.437mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-16(15.677mm,7.437mm) on Top Layer And Pad U2-17(15.677mm,8.087mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-17(15.677mm,8.087mm) on Top Layer And Pad U2-18(15.677mm,8.737mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-18(15.677mm,8.737mm) on Top Layer And Pad U2-19(15.677mm,9.387mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-19(15.677mm,9.387mm) on Top Layer And Pad U2-20(15.677mm,10.037mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-2(9.977mm,9.387mm) on Top Layer And Pad U2-3(9.977mm,8.737mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-3(9.977mm,8.737mm) on Top Layer And Pad U2-4(9.977mm,8.087mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-4(9.977mm,8.087mm) on Top Layer And Pad U2-5(9.977mm,7.437mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-5(9.977mm,7.437mm) on Top Layer And Pad U2-6(9.977mm,6.787mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-6(9.977mm,6.787mm) on Top Layer And Pad U2-7(9.977mm,6.137mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-7(9.977mm,6.137mm) on Top Layer And Pad U2-8(9.977mm,5.487mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U2-8(9.977mm,5.487mm) on Top Layer And Pad U2-9(9.977mm,4.837mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Track (19.05mm,22.733mm)(21.59mm,22.733mm) on Bottom Solder And Track (19.05mm,23.241mm)(21.59mm,23.241mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.254mm]
Rule Violations :46

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (16.689mm,19.236mm) on Top Overlay And Pad U1-1(16.439mm,19.911mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (3.95mm,23.636mm) on Top Overlay And Pad V1-1(4.398mm,22.836mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (7.507mm,10.274mm) on Top Overlay And Pad V2-1(6.707mm,9.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (9.727mm,10.712mm) on Top Overlay And Pad U2-1(9.977mm,10.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (6.477mm,6.35mm)(7.747mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (7.732mm,6.238mm)(7.732mm,7.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (7.732mm,7.157mm)(9.032mm,7.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (7.747mm,7.62mm)(7.747mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (8.153mm,5.857mm)(8.611mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (8.382mm,5.857mm)(8.382mm,5.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (8.382mm,5.857mm)(8.382mm,5.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(8.382mm,6.507mm) on Top Layer And Track (9.032mm,7.157mm)(9.032mm,6.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (6.782mm,4.648mm)(8.153mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (7.732mm,4.557mm)(9.032mm,4.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (7.732mm,5.476mm)(7.732mm,4.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (8.153mm,3.226mm)(8.153mm,4.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (8.153mm,4.648mm)(8.407mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (8.153mm,5.857mm)(8.611mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (8.382mm,5.857mm)(8.382mm,5.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (8.382mm,5.857mm)(8.382mm,5.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (8.407mm,3.226mm)(8.407mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(8.382mm,5.207mm) on Top Layer And Track (9.032mm,4.557mm)(9.032mm,5.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (2.017mm,20.447mm)(2.017mm,21.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (2.017mm,21.366mm)(3.317mm,21.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (2.017mm,21.433mm)(3.317mm,21.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (2.438mm,20.066mm)(2.896mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (2.667mm,20.066mm)(2.667mm,19.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (2.667mm,20.066mm)(2.667mm,20.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(2.667mm,20.716mm) on Top Layer And Track (3.317mm,20.447mm)(3.317mm,21.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(2.667mm,19.416mm) on Top Layer And Track (2.017mm,18.766mm)(3.317mm,18.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C1-2(2.667mm,19.416mm) on Top Layer And Track (2.017mm,19.685mm)(2.017mm,18.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(2.667mm,19.416mm) on Top Layer And Track (2.438mm,20.066mm)(2.896mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-2(2.667mm,19.416mm) on Top Layer And Track (2.667mm,20.066mm)(2.667mm,19.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(2.667mm,19.416mm) on Top Layer And Track (2.667mm,20.066mm)(2.667mm,20.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(2.667mm,19.416mm) on Top Layer And Track (3.317mm,18.766mm)(3.317mm,19.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(4.572mm,24.765mm) on Top Layer And Track (3.846mm,24.765mm)(3.922mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C2-1(4.572mm,24.765mm) on Top Layer And Track (3.922mm,24.536mm)(3.922mm,24.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-1(4.572mm,24.765mm) on Top Layer And Track (3.922mm,24.765mm)(3.998mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(4.572mm,24.765mm) on Top Layer And Track (4.303mm,24.115mm)(5.222mm,24.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(4.572mm,24.765mm) on Top Layer And Track (4.303mm,25.415mm)(5.222mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(4.572mm,24.765mm) on Top Layer And Track (5.222mm,24.115mm)(5.222mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (2.017mm,24.033mm)(3.317mm,24.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (2.622mm,24.115mm)(2.622mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (2.622mm,24.115mm)(3.541mm,24.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (2.622mm,25.415mm)(3.541mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (3.317mm,24.033mm)(3.317mm,23.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (3.846mm,24.765mm)(3.922mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (3.922mm,24.536mm)(3.922mm,24.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(3.272mm,24.765mm) on Top Layer And Track (3.922mm,24.765mm)(3.998mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.017mm,23.114mm)(2.017mm,24.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.017mm,24.033mm)(3.317mm,24.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.438mm,22.733mm)(2.896mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.622mm,24.115mm)(2.622mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.622mm,24.115mm)(3.541mm,24.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.667mm,22.733mm)(2.667mm,22.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (2.667mm,22.733mm)(2.667mm,22.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(2.667mm,23.383mm) on Top Layer And Track (3.317mm,24.033mm)(3.317mm,23.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (2.017mm,21.366mm)(3.317mm,21.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (2.017mm,21.433mm)(2.017mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (2.017mm,21.433mm)(3.317mm,21.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (2.438mm,22.733mm)(2.896mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (2.667mm,22.733mm)(2.667mm,22.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (2.667mm,22.733mm)(2.667mm,22.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(2.667mm,22.083mm) on Top Layer And Track (3.317mm,21.433mm)(3.317mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (21.052mm,26.401mm)(23.652mm,26.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (22.276mm,25.761mm)(22.352mm,25.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (22.352mm,25.532mm)(22.352mm,25.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (22.352mm,25.761mm)(22.428mm,25.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (22.733mm,25.111mm)(23.652mm,25.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (22.733mm,26.411mm)(23.652mm,26.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(23.002mm,25.761mm) on Top Layer And Track (23.652mm,25.111mm)(23.652mm,26.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (21.052mm,25.111mm)(21.052mm,26.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (21.052mm,25.111mm)(21.971mm,25.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (21.052mm,26.401mm)(23.652mm,26.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (21.052mm,26.411mm)(21.971mm,26.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (22.276mm,25.761mm)(22.352mm,25.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (22.352mm,25.532mm)(22.352mm,25.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(21.702mm,25.761mm) on Top Layer And Track (22.352mm,25.761mm)(22.428mm,25.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C5-1(18.415mm,23.48mm) on Top Layer And Track (17.765mm,22.83mm)(17.765mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(18.415mm,23.48mm) on Top Layer And Track (17.765mm,22.83mm)(19.065mm,22.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(18.415mm,23.48mm) on Top Layer And Track (18.186mm,24.13mm)(18.644mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-1(18.415mm,23.48mm) on Top Layer And Track (18.415mm,24.13mm)(18.415mm,24.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(18.415mm,23.48mm) on Top Layer And Track (18.415mm,24.13mm)(18.415mm,24.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(18.415mm,23.48mm) on Top Layer And Track (19.065mm,23.749mm)(19.065mm,22.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(18.415mm,24.78mm) on Top Layer And Track (17.765mm,25.43mm)(17.765mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(18.415mm,24.78mm) on Top Layer And Track (17.765mm,25.43mm)(19.065mm,25.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C5-2(18.415mm,24.78mm) on Top Layer And Track (18.186mm,24.13mm)(18.644mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(18.415mm,24.78mm) on Top Layer And Track (18.415mm,24.13mm)(18.415mm,24.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-2(18.415mm,24.78mm) on Top Layer And Track (18.415mm,24.13mm)(18.415mm,24.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(18.415mm,24.78mm) on Top Layer And Track (19.065mm,24.511mm)(19.065mm,25.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C6-1(1.778mm,8.367mm) on Top Layer And Track (1.128mm,7.717mm)(1.128mm,8.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(1.778mm,8.367mm) on Top Layer And Track (1.128mm,7.717mm)(2.428mm,7.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(1.778mm,8.367mm) on Top Layer And Track (1.549mm,9.017mm)(2.007mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-1(1.778mm,8.367mm) on Top Layer And Track (1.778mm,9.017mm)(1.778mm,8.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(1.778mm,8.367mm) on Top Layer And Track (1.778mm,9.017mm)(1.778mm,9.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(1.778mm,8.367mm) on Top Layer And Track (2.428mm,7.717mm)(2.428mm,8.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(1.778mm,9.667mm) on Top Layer And Track (1.128mm,10.317mm)(2.428mm,10.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(1.778mm,9.667mm) on Top Layer And Track (1.128mm,9.398mm)(1.128mm,10.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C6-2(1.778mm,9.667mm) on Top Layer And Track (1.549mm,9.017mm)(2.007mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-2(1.778mm,9.667mm) on Top Layer And Track (1.778mm,9.017mm)(1.778mm,8.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-2(1.778mm,9.667mm) on Top Layer And Track (1.778mm,9.017mm)(1.778mm,9.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(1.778mm,9.667mm) on Top Layer And Track (2.428mm,9.398mm)(2.428mm,10.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(1.905mm,3.683mm) on Top Layer And Track (1.255mm,3.033mm)(1.255mm,4.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-1(1.905mm,3.683mm) on Top Layer And Track (1.255mm,3.033mm)(2.174mm,3.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(1.905mm,3.683mm) on Top Layer And Track (1.255mm,4.333mm)(2.174mm,4.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-1(1.905mm,3.683mm) on Top Layer And Track (2.479mm,3.683mm)(2.555mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(1.905mm,3.683mm) on Top Layer And Track (2.555mm,3.454mm)(2.555mm,3.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(1.905mm,3.683mm) on Top Layer And Track (2.555mm,3.683mm)(2.631mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(3.205mm,3.683mm) on Top Layer And Track (2.479mm,3.683mm)(2.555mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(3.205mm,3.683mm) on Top Layer And Track (2.555mm,3.454mm)(2.555mm,3.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-2(3.205mm,3.683mm) on Top Layer And Track (2.555mm,3.683mm)(2.631mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(3.205mm,3.683mm) on Top Layer And Track (2.936mm,3.033mm)(3.855mm,3.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(3.205mm,3.683mm) on Top Layer And Track (2.936mm,4.333mm)(3.855mm,4.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(3.205mm,3.683mm) on Top Layer And Track (3.855mm,3.033mm)(3.855mm,4.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(1.905mm,5.08mm) on Top Layer And Track (1.255mm,4.43mm)(1.255mm,5.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C8-1(1.905mm,5.08mm) on Top Layer And Track (1.255mm,4.43mm)(2.174mm,4.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(1.905mm,5.08mm) on Top Layer And Track (1.255mm,5.73mm)(2.174mm,5.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-1(1.905mm,5.08mm) on Top Layer And Track (2.479mm,5.08mm)(2.555mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(1.905mm,5.08mm) on Top Layer And Track (2.555mm,4.851mm)(2.555mm,5.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(1.905mm,5.08mm) on Top Layer And Track (2.555mm,5.08mm)(2.631mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(3.205mm,5.08mm) on Top Layer And Track (2.479mm,5.08mm)(2.555mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C8-2(3.205mm,5.08mm) on Top Layer And Track (2.555mm,4.851mm)(2.555mm,5.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-2(3.205mm,5.08mm) on Top Layer And Track (2.555mm,5.08mm)(2.631mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(3.205mm,5.08mm) on Top Layer And Track (2.936mm,4.43mm)(3.855mm,4.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(3.205mm,5.08mm) on Top Layer And Track (2.936mm,5.73mm)(3.855mm,5.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(3.205mm,5.08mm) on Top Layer And Track (3.855mm,4.43mm)(3.855mm,5.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(1.905mm,0.889mm) on Top Layer And Track (1.255mm,0.239mm)(1.255mm,1.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C9-1(1.905mm,0.889mm) on Top Layer And Track (1.255mm,0.239mm)(2.174mm,0.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(1.905mm,0.889mm) on Top Layer And Track (1.255mm,1.539mm)(2.174mm,1.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-1(1.905mm,0.889mm) on Top Layer And Track (2.479mm,0.889mm)(2.555mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(1.905mm,0.889mm) on Top Layer And Track (2.555mm,0.66mm)(2.555mm,1.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(1.905mm,0.889mm) on Top Layer And Track (2.555mm,0.889mm)(2.631mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(3.205mm,0.889mm) on Top Layer And Track (2.479mm,0.889mm)(2.555mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C9-2(3.205mm,0.889mm) on Top Layer And Track (2.555mm,0.66mm)(2.555mm,1.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-2(3.205mm,0.889mm) on Top Layer And Track (2.555mm,0.889mm)(2.631mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(3.205mm,0.889mm) on Top Layer And Track (2.936mm,0.239mm)(3.855mm,0.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(3.205mm,0.889mm) on Top Layer And Track (2.936mm,1.539mm)(3.855mm,1.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(3.205mm,0.889mm) on Top Layer And Track (3.855mm,0.239mm)(3.855mm,1.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP1-0(11.335mm,28.433mm) on Top Layer And Track (1.591mm,27.036mm)(11.998mm,27.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP1-0(11.335mm,28.433mm) on Top Layer And Track (11.998mm,29.957mm)(11.998mm,30.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP1-0(2.099mm,28.433mm) on Top Layer And Track (1.436mm,30.948mm)(1.436mm,29.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP1-0(2.099mm,28.433mm) on Top Layer And Track (1.591mm,27.036mm)(11.998mm,27.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP1-1(4.842mm,31.075mm) on Top Layer And Track (1.436mm,30.948mm)(4.103mm,30.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP1-4(8.592mm,31.075mm) on Top Layer And Track (9.331mm,30.948mm)(11.998mm,30.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP2-0(18.288mm,1.365mm) on Top Layer And Track (16.891mm,0.702mm)(16.891mm,11.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP2-0(18.288mm,1.365mm) on Top Layer And Track (19.812mm,0.702mm)(20.803mm,0.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP2-0(18.288mm,10.601mm) on Top Layer And Track (16.891mm,0.702mm)(16.891mm,11.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP2-0(18.288mm,10.601mm) on Top Layer And Track (19.812mm,11.264mm)(20.803mm,11.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP2-1(20.93mm,7.858mm) on Top Layer And Track (20.803mm,8.597mm)(20.803mm,11.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP2-4(20.93mm,4.108mm) on Top Layer And Track (20.803mm,0.702mm)(20.803mm,3.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED1-1(15.748mm,28.328mm) on Top Layer And Track (14.834mm,27.616mm)(14.834mm,27.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad LED1-1(15.748mm,28.328mm) on Top Layer And Track (14.834mm,27.616mm)(16.205mm,27.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-1(15.748mm,28.328mm) on Top Layer And Track (14.834mm,27.667mm)(14.834mm,29.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(15.748mm,28.328mm) on Top Layer And Track (14.834mm,29.013mm)(16.205mm,29.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-1(15.748mm,28.328mm) on Top Layer And Track (14.859mm,29.039mm)(16.205mm,29.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(17.526mm,28.328mm) on Top Layer And Track (17.069mm,27.616mm)(18.415mm,27.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(17.526mm,28.328mm) on Top Layer And Track (17.069mm,29.013mm)(18.415mm,29.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(17.526mm,28.328mm) on Top Layer And Track (17.069mm,29.039mm)(18.441mm,29.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-2(17.526mm,28.328mm) on Top Layer And Track (18.441mm,27.616mm)(18.441mm,28.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED2-1(15.748mm,29.725mm) on Top Layer And Track (14.834mm,29.013mm)(14.834mm,29.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad LED2-1(15.748mm,29.725mm) on Top Layer And Track (14.834mm,29.013mm)(16.205mm,29.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad LED2-1(15.748mm,29.725mm) on Top Layer And Track (14.834mm,29.039mm)(14.859mm,29.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-1(15.748mm,29.725mm) on Top Layer And Track (14.834mm,29.064mm)(14.834mm,30.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad LED2-1(15.748mm,29.725mm) on Top Layer And Track (14.859mm,29.039mm)(16.205mm,29.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-1(15.748mm,29.725mm) on Top Layer And Track (14.859mm,30.436mm)(16.205mm,30.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-2(17.526mm,29.725mm) on Top Layer And Track (17.069mm,29.013mm)(18.415mm,29.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(17.526mm,29.725mm) on Top Layer And Track (17.069mm,29.039mm)(18.441mm,29.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-2(17.526mm,29.725mm) on Top Layer And Track (17.069mm,30.436mm)(18.441mm,30.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-2(17.526mm,29.725mm) on Top Layer And Track (18.441mm,30.385mm)(18.441mm,29.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED3-1(5.461mm,3.937mm) on Top Layer And Track (4.547mm,3.226mm)(4.547mm,3.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad LED3-1(5.461mm,3.937mm) on Top Layer And Track (4.547mm,3.226mm)(5.918mm,3.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED3-1(5.461mm,3.937mm) on Top Layer And Track (4.547mm,3.277mm)(4.547mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED3-1(5.461mm,3.937mm) on Top Layer And Track (4.572mm,4.648mm)(5.918mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED3-2(7.239mm,3.937mm) on Top Layer And Track (6.782mm,3.226mm)(8.128mm,3.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED3-2(7.239mm,3.937mm) on Top Layer And Track (6.782mm,4.648mm)(8.153mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad LED3-2(7.239mm,3.937mm) on Top Layer And Track (7.732mm,4.557mm)(9.032mm,4.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad LED3-2(7.239mm,3.937mm) on Top Layer And Track (7.732mm,5.476mm)(7.732mm,4.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED3-2(7.239mm,3.937mm) on Top Layer And Track (8.153mm,3.226mm)(8.153mm,4.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad LED4-1(5.461mm,2.42mm) on Top Layer And Track (4.547mm,1.708mm)(5.918mm,1.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED4-1(5.461mm,2.42mm) on Top Layer And Track (4.547mm,1.759mm)(4.547mm,1.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED4-1(5.461mm,2.42mm) on Top Layer And Track (4.547mm,1.759mm)(4.547mm,3.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED4-1(5.461mm,2.42mm) on Top Layer And Track (4.572mm,3.131mm)(5.918mm,3.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED4-2(7.239mm,2.42mm) on Top Layer And Track (6.782mm,1.708mm)(8.128mm,1.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED4-2(7.239mm,2.42mm) on Top Layer And Track (6.782mm,3.131mm)(8.154mm,3.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED4-2(7.239mm,2.42mm) on Top Layer And Track (8.154mm,3.08mm)(8.154mm,1.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R10-1(5.954mm,26.162mm) on Top Layer And Track (5.237mm,25.512mm)(5.237mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(5.954mm,26.162mm) on Top Layer And Track (5.304mm,25.512mm)(5.304mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(5.954mm,26.162mm) on Top Layer And Track (5.304mm,25.512mm)(7.904mm,25.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(5.954mm,26.162mm) on Top Layer And Track (5.304mm,26.812mm)(7.904mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.254mm,26.162mm) on Top Layer And Track (5.304mm,25.512mm)(7.904mm,25.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.254mm,26.162mm) on Top Layer And Track (5.304mm,26.812mm)(7.904mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.254mm,26.162mm) on Top Layer And Track (7.904mm,25.512mm)(7.904mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(21.463mm,19.642mm) on Top Layer And Track (19.513mm,18.992mm)(22.113mm,18.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(21.463mm,19.642mm) on Top Layer And Track (19.513mm,20.292mm)(22.113mm,20.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(21.463mm,19.642mm) on Top Layer And Track (22.113mm,20.292mm)(22.113mm,18.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(15.128mm,2.413mm) on Top Layer And Track (13.178mm,1.763mm)(15.778mm,1.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(15.128mm,2.413mm) on Top Layer And Track (13.178mm,3.063mm)(15.778mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(15.128mm,2.413mm) on Top Layer And Track (15.778mm,1.763mm)(15.778mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(13.828mm,2.413mm) on Top Layer And Track (13.178mm,1.763mm)(13.178mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(13.828mm,2.413mm) on Top Layer And Track (13.178mm,1.763mm)(15.778mm,1.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(13.828mm,2.413mm) on Top Layer And Track (13.178mm,3.063mm)(15.778mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(20.163mm,19.642mm) on Top Layer And Track (19.513mm,18.992mm)(19.513mm,20.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(20.163mm,19.642mm) on Top Layer And Track (19.513mm,18.992mm)(22.113mm,18.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(20.163mm,19.642mm) on Top Layer And Track (19.513mm,20.292mm)(22.113mm,20.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(15.128mm,1.016mm) on Top Layer And Track (13.178mm,0.366mm)(15.778mm,0.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(15.128mm,1.016mm) on Top Layer And Track (13.178mm,1.666mm)(15.778mm,1.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(15.128mm,1.016mm) on Top Layer And Track (15.778mm,0.366mm)(15.778mm,1.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(13.828mm,1.016mm) on Top Layer And Track (13.178mm,0.366mm)(13.178mm,1.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(13.828mm,1.016mm) on Top Layer And Track (13.178mm,0.366mm)(15.778mm,0.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(13.828mm,1.016mm) on Top Layer And Track (13.178mm,1.666mm)(15.778mm,1.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R2-1(21.702mm,27.051mm) on Top Layer And Track (21.037mm,27.671mm)(23.637mm,27.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(21.702mm,27.051mm) on Top Layer And Track (21.052mm,26.401mm)(21.052mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(21.702mm,27.051mm) on Top Layer And Track (21.052mm,26.401mm)(23.652mm,26.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad R2-1(21.702mm,27.051mm) on Top Layer And Track (21.052mm,26.411mm)(21.971mm,26.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(21.702mm,27.051mm) on Top Layer And Track (21.052mm,27.701mm)(23.652mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R2-2(23.002mm,27.051mm) on Top Layer And Track (21.037mm,27.671mm)(23.637mm,27.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(23.002mm,27.051mm) on Top Layer And Track (21.052mm,26.401mm)(23.652mm,26.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(23.002mm,27.051mm) on Top Layer And Track (21.052mm,27.701mm)(23.652mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R2-2(23.002mm,27.051mm) on Top Layer And Track (22.733mm,26.411mm)(23.652mm,26.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R2-2(23.002mm,27.051mm) on Top Layer And Track (23.637mm,27.671mm)(23.637mm,28.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(23.002mm,27.051mm) on Top Layer And Track (23.652mm,26.401mm)(23.652mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(21.687mm,28.321mm) on Top Layer And Track (21.037mm,27.671mm)(21.037mm,28.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(21.687mm,28.321mm) on Top Layer And Track (21.037mm,27.671mm)(23.637mm,27.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(21.687mm,28.321mm) on Top Layer And Track (21.037mm,28.971mm)(23.637mm,28.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R3-1(21.687mm,28.321mm) on Top Layer And Track (21.052mm,26.401mm)(21.052mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R3-1(21.687mm,28.321mm) on Top Layer And Track (21.052mm,27.701mm)(23.652mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(22.987mm,28.321mm) on Top Layer And Track (21.037mm,27.671mm)(23.637mm,27.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(22.987mm,28.321mm) on Top Layer And Track (21.037mm,28.971mm)(23.637mm,28.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R3-2(22.987mm,28.321mm) on Top Layer And Track (21.052mm,27.701mm)(23.652mm,27.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(22.987mm,28.321mm) on Top Layer And Track (23.637mm,27.671mm)(23.637mm,28.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(21.687mm,30.48mm) on Top Layer And Track (21.037mm,29.83mm)(21.037mm,31.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(21.687mm,30.48mm) on Top Layer And Track (21.037mm,29.83mm)(23.637mm,29.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(21.687mm,30.48mm) on Top Layer And Track (21.037mm,31.13mm)(23.637mm,31.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(22.987mm,30.48mm) on Top Layer And Track (21.037mm,29.83mm)(23.637mm,29.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(22.987mm,30.48mm) on Top Layer And Track (21.037mm,31.13mm)(23.637mm,31.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(22.987mm,30.48mm) on Top Layer And Track (23.637mm,29.83mm)(23.637mm,31.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(24.399mm,6.604mm) on Top Layer And Track (22.449mm,5.954mm)(25.049mm,5.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R5-1(24.399mm,6.604mm) on Top Layer And Track (22.449mm,5.984mm)(25.049mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(24.399mm,6.604mm) on Top Layer And Track (22.449mm,7.254mm)(25.049mm,7.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(24.399mm,6.604mm) on Top Layer And Track (25.049mm,5.954mm)(25.049mm,7.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(23.099mm,6.604mm) on Top Layer And Track (22.449mm,5.954mm)(22.449mm,7.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(23.099mm,6.604mm) on Top Layer And Track (22.449mm,5.954mm)(25.049mm,5.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R5-2(23.099mm,6.604mm) on Top Layer And Track (22.449mm,5.984mm)(25.049mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(23.099mm,6.604mm) on Top Layer And Track (22.449mm,7.254mm)(25.049mm,7.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(24.399mm,5.334mm) on Top Layer And Track (22.449mm,4.684mm)(25.049mm,4.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R6-1(24.399mm,5.334mm) on Top Layer And Track (22.449mm,5.954mm)(25.049mm,5.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(24.399mm,5.334mm) on Top Layer And Track (22.449mm,5.984mm)(25.049mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(24.399mm,5.334mm) on Top Layer And Track (25.049mm,4.684mm)(25.049mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(23.099mm,5.334mm) on Top Layer And Track (22.449mm,4.684mm)(22.449mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(23.099mm,5.334mm) on Top Layer And Track (22.449mm,4.684mm)(25.049mm,4.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R6-2(23.099mm,5.334mm) on Top Layer And Track (22.449mm,5.954mm)(25.049mm,5.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(23.099mm,5.334mm) on Top Layer And Track (22.449mm,5.984mm)(25.049mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(1.905mm,2.286mm) on Top Layer And Track (1.255mm,1.636mm)(1.255mm,2.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(1.905mm,2.286mm) on Top Layer And Track (1.255mm,1.636mm)(3.855mm,1.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(1.905mm,2.286mm) on Top Layer And Track (1.255mm,2.936mm)(3.855mm,2.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(3.205mm,2.286mm) on Top Layer And Track (1.255mm,1.636mm)(3.855mm,1.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(3.205mm,2.286mm) on Top Layer And Track (1.255mm,2.936mm)(3.855mm,2.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(3.205mm,2.286mm) on Top Layer And Track (3.855mm,1.636mm)(3.855mm,2.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(11.46mm,2.413mm) on Top Layer And Track (12.11mm,1.763mm)(12.11mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(11.46mm,2.413mm) on Top Layer And Track (9.51mm,1.763mm)(12.11mm,1.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(11.46mm,2.413mm) on Top Layer And Track (9.51mm,3.063mm)(12.11mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(10.16mm,2.413mm) on Top Layer And Track (9.51mm,1.763mm)(12.11mm,1.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(10.16mm,2.413mm) on Top Layer And Track (9.51mm,3.063mm)(12.11mm,3.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(10.16mm,2.413mm) on Top Layer And Track (9.51mm,3.063mm)(9.51mm,1.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(4.587mm,26.162mm) on Top Layer And Track (2.637mm,25.512mm)(5.237mm,25.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(4.587mm,26.162mm) on Top Layer And Track (2.637mm,26.812mm)(5.237mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(4.587mm,26.162mm) on Top Layer And Track (5.237mm,25.512mm)(5.237mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R9-1(4.587mm,26.162mm) on Top Layer And Track (5.304mm,25.512mm)(5.304mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(3.287mm,26.162mm) on Top Layer And Track (2.637mm,25.512mm)(5.237mm,25.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(3.287mm,26.162mm) on Top Layer And Track (2.637mm,26.812mm)(2.637mm,25.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(3.287mm,26.162mm) on Top Layer And Track (2.637mm,26.812mm)(5.237mm,26.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U1-1(16.439mm,19.911mm) on Top Layer And Track (11.789mm,19.736mm)(15.389mm,19.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-1(16.439mm,19.911mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U1-10(16.439mm,25.761mm) on Top Layer And Track (11.789mm,25.936mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-10(16.439mm,25.761mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-11(10.739mm,25.761mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U1-11(10.739mm,25.761mm) on Top Layer And Track (11.789mm,25.936mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-12(10.739mm,25.111mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-13(10.739mm,24.461mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-14(10.739mm,23.811mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-15(10.739mm,23.161mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-16(10.739mm,22.511mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-17(10.739mm,21.861mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-18(10.739mm,21.211mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-19(10.739mm,20.561mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-2(16.439mm,20.561mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-20(10.739mm,19.911mm) on Top Layer And Track (11.789mm,19.736mm)(11.789mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U1-20(10.739mm,19.911mm) on Top Layer And Track (11.789mm,19.736mm)(15.389mm,19.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-3(16.439mm,21.211mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-4(16.439mm,21.861mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-5(16.439mm,22.511mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-6(16.439mm,23.161mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-7(16.439mm,23.811mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-8(16.439mm,24.461mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-9(16.439mm,25.111mm) on Top Layer And Track (15.389mm,19.736mm)(15.389mm,25.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U2-1(9.977mm,10.037mm) on Top Layer And Track (11.027mm,10.212mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-1(9.977mm,10.037mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U2-10(9.977mm,4.187mm) on Top Layer And Text "LED3" (8.592mm,3.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-10(9.977mm,4.187mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U2-10(9.977mm,4.187mm) on Top Layer And Track (11.027mm,4.012mm)(14.627mm,4.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U2-10(9.977mm,4.187mm) on Top Layer And Track (7.732mm,4.557mm)(9.032mm,4.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U2-10(9.977mm,4.187mm) on Top Layer And Track (9.032mm,4.557mm)(9.032mm,5.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U2-11(15.677mm,4.187mm) on Top Layer And Text "R11" (13.589mm,3.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U2-11(15.677mm,4.187mm) on Top Layer And Track (11.027mm,4.012mm)(14.627mm,4.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-11(15.677mm,4.187mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-12(15.677mm,4.837mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-13(15.677mm,5.487mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-14(15.677mm,6.137mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-15(15.677mm,6.787mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-16(15.677mm,7.437mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-17(15.677mm,8.087mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-18(15.677mm,8.737mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-19(15.677mm,9.387mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-2(9.977mm,9.387mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U2-20(15.677mm,10.037mm) on Top Layer And Track (11.027mm,10.212mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-20(15.677mm,10.037mm) on Top Layer And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U2-3(9.977mm,8.737mm) on Top Layer And Text "C10" (9.017mm,7.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-3(9.977mm,8.737mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-4(9.977mm,8.087mm) on Top Layer And Text "C10" (9.017mm,7.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-4(9.977mm,8.087mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U2-5(9.977mm,7.437mm) on Top Layer And Text "C10" (9.017mm,7.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-5(9.977mm,7.437mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U2-5(9.977mm,7.437mm) on Top Layer And Track (7.732mm,7.157mm)(9.032mm,7.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U2-5(9.977mm,7.437mm) on Top Layer And Track (9.032mm,7.157mm)(9.032mm,6.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-6(9.977mm,6.787mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U2-6(9.977mm,6.787mm) on Top Layer And Track (7.732mm,7.157mm)(9.032mm,7.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U2-6(9.977mm,6.787mm) on Top Layer And Track (9.032mm,7.157mm)(9.032mm,6.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-7(9.977mm,6.137mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U2-7(9.977mm,6.137mm) on Top Layer And Track (9.032mm,7.157mm)(9.032mm,6.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-8(9.977mm,5.487mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U2-8(9.977mm,5.487mm) on Top Layer And Track (9.032mm,4.557mm)(9.032mm,5.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U2-9(9.977mm,4.837mm) on Top Layer And Track (11.027mm,4.012mm)(11.027mm,10.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U2-9(9.977mm,4.837mm) on Top Layer And Track (7.732mm,4.557mm)(9.032mm,4.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U2-9(9.977mm,4.837mm) on Top Layer And Track (9.032mm,4.557mm)(9.032mm,5.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V1-2(7.366mm,21.336mm) on Top Layer And Track (7.874mm,18.796mm)(7.874mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V1-2(7.366mm,21.336mm) on Top Layer And Track (7.874mm,23.876mm)(7.874mm,22.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V2-2(5.207mm,6.858mm) on Top Layer And Track (2.667mm,6.35mm)(3.937mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V2-2(5.207mm,6.858mm) on Top Layer And Track (6.477mm,6.35mm)(7.747mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
Rule Violations :338

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "*12" (2.848mm,11.684mm) on Top Overlay And Text "V2" (2.779mm,10.795mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "*7" (3.048mm,17.769mm) on Top Overlay And Track (2.017mm,18.766mm)(3.317mm,18.766mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "*7" (3.048mm,17.769mm) on Top Overlay And Track (3.317mm,18.766mm)(3.317mm,19.685mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "C1" (0.889mm,19.304mm) on Top Overlay And Track (2.017mm,19.685mm)(2.017mm,18.766mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "C10" (9.017mm,7.366mm) on Top Overlay And Track (7.732mm,7.157mm)(9.032mm,7.157mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C10" (9.017mm,7.366mm) on Top Overlay And Track (9.032mm,7.157mm)(9.032mm,6.238mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C2" (1.397mm,24.384mm) on Top Overlay And Track (2.017mm,23.114mm)(2.017mm,24.033mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C2" (1.397mm,24.384mm) on Top Overlay And Track (2.017mm,24.033mm)(3.317mm,24.033mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C2" (1.397mm,24.384mm) on Top Overlay And Track (2.622mm,24.115mm)(2.622mm,25.415mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "C2" (1.397mm,24.384mm) on Top Overlay And Track (2.622mm,24.115mm)(3.541mm,24.115mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C3" (0.762mm,22.264mm) on Top Overlay And Track (2.017mm,21.433mm)(2.017mm,22.352mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "C4" (23.749mm,25.4mm) on Top Overlay And Track (23.652mm,25.111mm)(23.652mm,26.411mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C5" (17.653mm,22.028mm) on Top Overlay And Track (17.765mm,22.83mm)(17.765mm,23.749mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C5" (17.653mm,22.028mm) on Top Overlay And Track (17.765mm,22.83mm)(19.065mm,22.83mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C6" (1.016mm,8.509mm) on Top Overlay And Track (1.128mm,7.717mm)(1.128mm,8.636mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C6" (1.016mm,8.509mm) on Top Overlay And Track (1.128mm,9.398mm)(1.128mm,10.317mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C7" (1.143mm,3.16mm) on Top Overlay And Track (1.255mm,3.033mm)(1.255mm,4.333mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C7" (1.143mm,3.16mm) on Top Overlay And Track (1.255mm,3.033mm)(2.174mm,3.033mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "C8" (1.143mm,4.572mm) on Top Overlay And Track (1.255mm,4.43mm)(1.255mm,5.73mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "C8" (1.143mm,4.572mm) on Top Overlay And Track (1.255mm,4.43mm)(2.174mm,4.43mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C8" (1.143mm,4.572mm) on Top Overlay And Track (1.255mm,5.73mm)(2.174mm,5.73mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "C9" (1.143mm,0.254mm) on Top Overlay And Track (1.255mm,0.239mm)(1.255mm,1.539mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C9" (1.143mm,0.254mm) on Top Overlay And Track (1.255mm,0.239mm)(2.174mm,0.239mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "C9" (1.143mm,0.254mm) on Top Overlay And Track (1.255mm,1.539mm)(2.174mm,1.539mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "JP1" (0.254mm,31.242mm) on Top Overlay And Track (1.436mm,30.948mm)(1.436mm,29.957mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "JP1" (0.254mm,31.242mm) on Top Overlay And Track (1.436mm,30.948mm)(4.103mm,30.948mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Text "LED1" (15.621mm,26.797mm) on Top Overlay And Track (14.834mm,27.616mm)(16.205mm,27.616mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "LED1" (15.621mm,26.797mm) on Top Overlay And Track (17.069mm,27.616mm)(18.415mm,27.616mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "LED2" (15.677mm,30.607mm) on Top Overlay And Track (14.859mm,30.436mm)(16.205mm,30.436mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "LED2" (15.677mm,30.607mm) on Top Overlay And Track (17.069mm,30.436mm)(18.441mm,30.436mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "LED3" (8.592mm,3.16mm) on Top Overlay And Track (8.153mm,3.226mm)(8.407mm,3.226mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "LED3" (8.592mm,3.16mm) on Top Overlay And Track (8.154mm,3.131mm)(8.408mm,3.131mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "LED3" (8.592mm,3.16mm) on Top Overlay And Track (8.407mm,3.226mm)(8.407mm,4.648mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "LED3" (8.592mm,3.16mm) on Top Overlay And Track (8.408mm,1.708mm)(8.408mm,3.131mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (8.592mm,3.16mm) on Top Overlay And Track (9.51mm,3.063mm)(12.11mm,3.063mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.008mm < 0.254mm) Between Text "LED3" (8.592mm,3.16mm) on Top Overlay And Track (9.51mm,3.063mm)(9.51mm,1.763mm) on Top Overlay Silk Text to Silk Clearance [0.008mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Text "LED4" (5.842mm,0.889mm) on Top Overlay And Track (4.547mm,1.708mm)(5.918mm,1.708mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Text "LED4" (5.842mm,0.889mm) on Top Overlay And Track (6.782mm,1.708mm)(8.128mm,1.708mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "LED4" (5.842mm,0.889mm) on Top Overlay And Track (8.154mm,1.708mm)(8.408mm,1.708mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "LED4" (5.842mm,0.889mm) on Top Overlay And Track (8.154mm,3.08mm)(8.154mm,1.708mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "Q2" (23.876mm,10.922mm) on Top Overlay And Track (23.749mm,10.668mm)(24.892mm,10.668mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "Q2" (23.876mm,10.922mm) on Top Overlay And Track (24.892mm,10.16mm)(24.892mm,10.668mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R1" (19.289mm,19.134mm) on Top Overlay And Track (19.513mm,18.992mm)(19.513mm,20.292mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R1" (19.289mm,19.134mm) on Top Overlay And Track (19.513mm,18.992mm)(22.113mm,18.992mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "R1" (19.289mm,19.134mm) on Top Overlay And Track (19.513mm,20.292mm)(22.113mm,20.292mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R10" (5.969mm,24.638mm) on Top Overlay And Track (5.304mm,25.512mm)(7.904mm,25.512mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "R11" (13.589mm,3.175mm) on Top Overlay And Track (11.027mm,4.012mm)(14.627mm,4.012mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "R11" (13.589mm,3.175mm) on Top Overlay And Track (13.178mm,3.063mm)(15.778mm,3.063mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "R11" (13.589mm,3.175mm) on Top Overlay And Track (14.627mm,4.012mm)(14.627mm,10.212mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "R12" (11.481mm,0.635mm) on Top Overlay And Track (13.178mm,0.366mm)(13.178mm,1.666mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R12" (11.481mm,0.635mm) on Top Overlay And Track (13.178mm,0.366mm)(15.778mm,0.366mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R2" (23.749mm,26.797mm) on Top Overlay And Track (21.037mm,27.671mm)(23.637mm,27.671mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "R2" (23.749mm,26.797mm) on Top Overlay And Track (21.052mm,27.701mm)(23.652mm,27.701mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R2" (23.749mm,26.797mm) on Top Overlay And Track (23.637mm,27.671mm)(23.637mm,28.971mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "R2" (23.749mm,26.797mm) on Top Overlay And Track (23.652mm,26.401mm)(23.652mm,27.701mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R3" (23.749mm,28.067mm) on Top Overlay And Track (21.037mm,28.971mm)(23.637mm,28.971mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "R3" (23.749mm,28.067mm) on Top Overlay And Track (23.637mm,27.671mm)(23.637mm,28.971mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R4" (23.749mm,30.211mm) on Top Overlay And Track (21.037mm,31.13mm)(23.637mm,31.13mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "R4" (23.749mm,30.211mm) on Top Overlay And Track (23.637mm,29.83mm)(23.637mm,31.13mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R5" (25.908mm,6.137mm) on Top Overlay And Track (22.449mm,5.954mm)(25.049mm,5.954mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "R5" (25.908mm,6.137mm) on Top Overlay And Track (22.449mm,5.984mm)(25.049mm,5.984mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R5" (25.908mm,6.137mm) on Top Overlay And Track (22.449mm,7.254mm)(25.049mm,7.254mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "R5" (25.908mm,6.137mm) on Top Overlay And Track (25.049mm,4.684mm)(25.049mm,5.984mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R5" (25.908mm,6.137mm) on Top Overlay And Track (25.049mm,5.954mm)(25.049mm,7.254mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "R6" (25.908mm,4.699mm) on Top Overlay And Track (22.449mm,4.684mm)(25.049mm,4.684mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R6" (25.908mm,4.699mm) on Top Overlay And Track (25.049mm,4.684mm)(25.049mm,5.984mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R7" (1.143mm,1.778mm) on Top Overlay And Track (1.255mm,0.239mm)(1.255mm,1.539mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R7" (1.143mm,1.778mm) on Top Overlay And Track (1.255mm,1.539mm)(2.174mm,1.539mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "R7" (1.143mm,1.778mm) on Top Overlay And Track (1.255mm,1.636mm)(1.255mm,2.936mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.079mm < 0.254mm) Between Text "R7" (1.143mm,1.778mm) on Top Overlay And Track (1.255mm,1.636mm)(3.855mm,1.636mm) on Top Overlay Silk Text to Silk Clearance [0.079mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R8" (10.16mm,0.889mm) on Top Overlay And Track (9.51mm,1.763mm)(12.11mm,1.763mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R9" (1.397mm,25.908mm) on Top Overlay And Track (2.637mm,26.812mm)(2.637mm,25.512mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "U1" (13.828mm,26.289mm) on Top Overlay And Track (11.789mm,25.936mm)(15.389mm,25.936mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
Rule Violations :73

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 472
Waived Violations : 0
Time Elapsed        : 00:00:01