#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 26 10:01:15 2022
# Process ID: 17712
# Current directory: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17208 C:\Users\txzing\Desktop\1_FPGA_Design\MPSoC_XCZU4EV_FPGA\XCZU4EV\23_ov5640_udp_pc\ov5640_udp_pc.xpr
# Log file: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/vivado.log
# Journal file: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.977 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {139.127} CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
[Mon Dec 26 10:03:42 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property part xc7z020clg400-2 [current_project]
WARNING: [IP_Flow 19-2162] IP 'clk_wiz' is locked:
* Current project part 'xc7z020clg400-2' and the part 'xczu4ev-sfvc784-1-i' used to customize the IP 'clk_wiz' do not match.
WARNING: [IP_Flow 19-2162] IP 'async_fifo_1024x32b' is locked:
* Current project part 'xc7z020clg400-2' and the part 'xczu4ev-sfvc784-1-i' used to customize the IP 'async_fifo_1024x32b' do not match.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7z020clg400-2' and the part 'xczu4ev-sfvc784-1-i' used to customize the IP 'clk_wiz_0' do not match.
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run clk_wiz_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' in run clk_wiz_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xci

WARNING: [Project 1-576] IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' in run clk_wiz_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' in run clk_wiz_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Mon Dec 26 10:15:21 2022] Launched clk_wiz_0_synth_1, clk_wiz_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1/runme.log
clk_wiz_synth_1: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_synth_1/runme.log
[Mon Dec 26 10:15:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'clk_wiz_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'clk_wiz_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'clk_wiz_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz] -log ip_upgrade.log
Upgrading 'clk_wiz'
INFO: [Project 1-386] Moving file 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' from fileset 'clk_wiz' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'clk_wiz'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'clk_wiz':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'clk_wiz' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'clk_wiz' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  async_fifo_1024x32b] -log ip_upgrade.log
Upgrading 'async_fifo_1024x32b'
INFO: [IP_Flow 19-3420] Updated async_fifo_1024x32b to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'async_fifo_1024x32b'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips async_fifo_1024x32b] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'async_fifo_1024x32b'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'async_fifo_1024x32b'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'async_fifo_1024x32b'...
catch { config_ip_cache -export [get_ips -all async_fifo_1024x32b] }
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xci]
launch_runs async_fifo_1024x32b_synth_1 -jobs 8
[Mon Dec 26 10:18:37 2022] Launched async_fifo_1024x32b_synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/async_fifo_1024x32b_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Mon Dec 26 10:18:48 2022] Launched async_fifo_1024x32b_synth_1, clk_wiz_0_synth_1, clk_wiz_synth_1...
Run output will be captured here:
async_fifo_1024x32b_synth_1: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/async_fifo_1024x32b_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1/runme.log
clk_wiz_synth_1: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_synth_1/runme.log
[Mon Dec 26 10:18:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz]
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
reset_run clk_wiz_synth_1
launch_runs clk_wiz_synth_1 -jobs 8
[Mon Dec 26 10:28:03 2022] Launched clk_wiz_synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT1_REQUESTED_PHASE {90} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT0_PHASE {90.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {119.348} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {109.241} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_ips clk_wiz]
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
reset_run clk_wiz_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_synth_1

launch_runs clk_wiz_synth_1 -jobs 8
[Mon Dec 26 10:36:22 2022] Launched clk_wiz_synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {142.107} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1

launch_runs clk_wiz_0_synth_1 -jobs 8
[Mon Dec 26 10:36:58 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec 26 10:41:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 10:41:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec 26 10:46:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 10:46:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_wiz_0] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_wiz] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' from fileset 'clk_wiz' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
catch { config_ip_cache -export [get_ips -all clk_wiz] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz, cache-ID = 772b367142ffceda; cache size = 1.091 MB.
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci'
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = dd352191d063736f; cache size = 1.091 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 10:49:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 10:49:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 10:58:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 10:58:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 11:04:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 11:04:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.488 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4368.258 ; gain = 1591.770
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4400.594 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4400.594 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4400.594 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 11:31:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 11:31:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 11:35:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 11:35:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4452.613 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 12:05:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 12:05:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4452.613 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_eth_top/u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4674.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_eth_top/u_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_eth_top/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5349.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 5406.559 ; gain = 935.094
set_property mark_debug true [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]}]]
set_property mark_debug true [get_nets [list {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[15]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[30]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[24]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[26]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[28]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[27]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[29]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[25]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[31]}]]
set_property mark_debug false [get_nets [list {u_eth_top/u_udp/u_udp_rx/udp_rec_data[24]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[25]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[26]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[27]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[28]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[29]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[30]} {u_eth_top/u_udp/u_udp_rx/udp_rec_data[31]}]]
set_property mark_debug true [get_nets [list u_eth_top/u_udp/u_udp_rx/udp_rec_pkt_done]]
set_property mark_debug true [get_nets [list u_start_transfer_ctrl/eth_rx_clk]]
set_property mark_debug true [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw_reg_0]]
set_property mark_debug true [get_nets [list udp_tx_start_en]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_eth_top/u_udp/u_udp_rx/udp_rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list udp_tx_start_en ]]
set_property target_constrs_file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 13:31:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 13:31:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 13:37:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
set_property mark_debug false [get_nets [list u_start_transfer_ctrl/eth_rx_clk]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/udp_rec_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_eth_top/u_udp/u_udp_rx/udp_rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list udp_tx_start_en ]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_eth_top/u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 5516.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_eth_top/u_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_eth_top/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 5585.574 ; gain = 0.000
[Mon Dec 26 13:40:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5585.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5585.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property mark_debug true [get_nets [list u_eth_top/u_eth_ctrl_n_0]]
set_property mark_debug true [get_nets [list {u_eth_top/u_udp_rx/next_state__0[2]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_udp_rx/next_state__0[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list u_eth_top/u_eth_ctrl_n_0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 5585.574 ; gain = 0.000
[Mon Dec 26 13:47:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 13:53:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 13:53:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_eth_top/u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 5585.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_eth_top/u_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_eth_top/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5616.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 13:57:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 13:57:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
close_design
set_property PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5616.156 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:01:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:01:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:02:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:02:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:02:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:02:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:02:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:02:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_udp/u_udp_rx/rec_pkt_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:03:19
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2022-Dec-26 14:03:39
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_udp/u_udp_rx/rec_pkt_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:03:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:03:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:04:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:04:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:04:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:04:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_udp/u_udp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:04:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:04:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:04:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:04:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:05:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:05:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_udp/u_udp_rx/rec_pkt_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:06:39
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_udp/u_udp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 14:13:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 14:13:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 14:14:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_eth_top/u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5616.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_eth_top/u_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_eth_top/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5624.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[1]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[2]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[3]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[4]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[6]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_udp/u_udp_rx/des_ip[0]} {u_eth_top/u_udp/u_udp_rx/des_ip[1]} {u_eth_top/u_udp/u_udp_rx/des_ip[2]} {u_eth_top/u_udp/u_udp_rx/des_ip[3]} {u_eth_top/u_udp/u_udp_rx/des_ip[4]} {u_eth_top/u_udp/u_udp_rx/des_ip[5]} {u_eth_top/u_udp/u_udp_rx/des_ip[6]} {u_eth_top/u_udp/u_udp_rx/des_ip[7]} {u_eth_top/u_udp/u_udp_rx/des_ip[8]} {u_eth_top/u_udp/u_udp_rx/des_ip[9]} {u_eth_top/u_udp/u_udp_rx/des_ip[10]} {u_eth_top/u_udp/u_udp_rx/des_ip[11]} {u_eth_top/u_udp/u_udp_rx/des_ip[12]} {u_eth_top/u_udp/u_udp_rx/des_ip[13]} {u_eth_top/u_udp/u_udp_rx/des_ip[14]} {u_eth_top/u_udp/u_udp_rx/des_ip[15]} {u_eth_top/u_udp/u_udp_rx/des_ip[16]} {u_eth_top/u_udp/u_udp_rx/des_ip[17]} {u_eth_top/u_udp/u_udp_rx/des_ip[18]} {u_eth_top/u_udp/u_udp_rx/des_ip[19]} {u_eth_top/u_udp/u_udp_rx/des_ip[20]} {u_eth_top/u_udp/u_udp_rx/des_ip[21]} {u_eth_top/u_udp/u_udp_rx/des_ip[22]} {u_eth_top/u_udp/u_udp_rx/des_ip[23]} {u_eth_top/u_udp/u_udp_rx/des_ip[24]} {u_eth_top/u_udp/u_udp_rx/des_ip[25]} {u_eth_top/u_udp/u_udp_rx/des_ip[26]} {u_eth_top/u_udp/u_udp_rx/des_ip[27]} {u_eth_top/u_udp/u_udp_rx/des_ip[28]} {u_eth_top/u_udp/u_udp_rx/des_ip[29]} {u_eth_top/u_udp/u_udp_rx/des_ip[30]} {u_eth_top/u_udp/u_udp_rx/des_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u_eth_top/u_udp/u_udp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_eth_top/u_udp/u_udp_rx/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 5624.621 ; gain = 0.000
[Mon Dec 26 14:16:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
refresh_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
set_property PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.621 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_udp/u_udp_rx/des_ip} {u_eth_top/u_udp/u_udp_rx/error_en} {u_eth_top/u_udp/u_udp_rx/gmii_rx_dv} {u_eth_top/u_udp/u_udp_rx/gmii_rxd} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:20:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:20:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:21:46
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2022-Dec-26 14:22:14
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_udp/u_udp_rx/rec_pkt_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_udp/u_udp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:22:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:22:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:22:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:22:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:37:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:37:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:37:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:37:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:39:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:39:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 14:39:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 14:39:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 15:06:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_eth_top/u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5624.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_eth_top/u_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_eth_top/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5671.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip[0]} {u_eth_top/u_arp/u_arp_rx/src_ip[1]} {u_eth_top/u_arp/u_arp_rx/src_ip[2]} {u_eth_top/u_arp/u_arp_rx/src_ip[3]} {u_eth_top/u_arp/u_arp_rx/src_ip[4]} {u_eth_top/u_arp/u_arp_rx/src_ip[5]} {u_eth_top/u_arp/u_arp_rx/src_ip[6]} {u_eth_top/u_arp/u_arp_rx/src_ip[7]} {u_eth_top/u_arp/u_arp_rx/src_ip[8]} {u_eth_top/u_arp/u_arp_rx/src_ip[9]} {u_eth_top/u_arp/u_arp_rx/src_ip[10]} {u_eth_top/u_arp/u_arp_rx/src_ip[11]} {u_eth_top/u_arp/u_arp_rx/src_ip[12]} {u_eth_top/u_arp/u_arp_rx/src_ip[13]} {u_eth_top/u_arp/u_arp_rx/src_ip[14]} {u_eth_top/u_arp/u_arp_rx/src_ip[15]} {u_eth_top/u_arp/u_arp_rx/src_ip[16]} {u_eth_top/u_arp/u_arp_rx/src_ip[17]} {u_eth_top/u_arp/u_arp_rx/src_ip[18]} {u_eth_top/u_arp/u_arp_rx/src_ip[19]} {u_eth_top/u_arp/u_arp_rx/src_ip[20]} {u_eth_top/u_arp/u_arp_rx/src_ip[21]} {u_eth_top/u_arp/u_arp_rx/src_ip[22]} {u_eth_top/u_arp/u_arp_rx/src_ip[23]} {u_eth_top/u_arp/u_arp_rx/src_ip[24]} {u_eth_top/u_arp/u_arp_rx/src_ip[25]} {u_eth_top/u_arp/u_arp_rx/src_ip[26]} {u_eth_top/u_arp/u_arp_rx/src_ip[27]} {u_eth_top/u_arp/u_arp_rx/src_ip[28]} {u_eth_top/u_arp/u_arp_rx/src_ip[29]} {u_eth_top/u_arp/u_arp_rx/src_ip[30]} {u_eth_top/u_arp/u_arp_rx/src_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_eth_top/u_udp/u_udp_rx/des_ip[0]} {u_eth_top/u_udp/u_udp_rx/des_ip[1]} {u_eth_top/u_udp/u_udp_rx/des_ip[2]} {u_eth_top/u_udp/u_udp_rx/des_ip[3]} {u_eth_top/u_udp/u_udp_rx/des_ip[4]} {u_eth_top/u_udp/u_udp_rx/des_ip[5]} {u_eth_top/u_udp/u_udp_rx/des_ip[6]} {u_eth_top/u_udp/u_udp_rx/des_ip[7]} {u_eth_top/u_udp/u_udp_rx/des_ip[8]} {u_eth_top/u_udp/u_udp_rx/des_ip[9]} {u_eth_top/u_udp/u_udp_rx/des_ip[10]} {u_eth_top/u_udp/u_udp_rx/des_ip[11]} {u_eth_top/u_udp/u_udp_rx/des_ip[12]} {u_eth_top/u_udp/u_udp_rx/des_ip[13]} {u_eth_top/u_udp/u_udp_rx/des_ip[14]} {u_eth_top/u_udp/u_udp_rx/des_ip[15]} {u_eth_top/u_udp/u_udp_rx/des_ip[16]} {u_eth_top/u_udp/u_udp_rx/des_ip[17]} {u_eth_top/u_udp/u_udp_rx/des_ip[18]} {u_eth_top/u_udp/u_udp_rx/des_ip[19]} {u_eth_top/u_udp/u_udp_rx/des_ip[20]} {u_eth_top/u_udp/u_udp_rx/des_ip[21]} {u_eth_top/u_udp/u_udp_rx/des_ip[22]} {u_eth_top/u_udp/u_udp_rx/des_ip[23]} {u_eth_top/u_udp/u_udp_rx/des_ip[24]} {u_eth_top/u_udp/u_udp_rx/des_ip[25]} {u_eth_top/u_udp/u_udp_rx/des_ip[26]} {u_eth_top/u_udp/u_udp_rx/des_ip[27]} {u_eth_top/u_udp/u_udp_rx/des_ip[28]} {u_eth_top/u_udp/u_udp_rx/des_ip[29]} {u_eth_top/u_udp/u_udp_rx/des_ip[30]} {u_eth_top/u_udp/u_udp_rx/des_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[1]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[2]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[3]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[4]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[6]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_eth_top/u_arp/u_arp_rx/arp_rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_eth_top/u_udp/u_udp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_eth_top/u_udp/u_udp_rx/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 5671.207 ; gain = 0.000
[Mon Dec 26 15:09:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
refresh_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
set_property PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5671.207 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_arp/u_arp_rx/arp_rx_done} {u_eth_top/u_arp/u_arp_rx/src_ip} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:14:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:14:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:14:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:14:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix bin { {u_eth_top/u_udp/u_udp_rx/cur_state} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_arp/u_arp_rx/arp_rx_done} {u_eth_top/u_arp/u_arp_rx/src_ip} {u_eth_top/u_eth_ctrl/protocol_sw} {u_eth_top/u_udp/u_udp_rx/data_byte_num} {u_eth_top/u_udp/u_udp_rx/des_ip} {u_eth_top/u_udp/u_udp_rx/error_en} {u_eth_top/u_udp/u_udp_rx/gmii_rx_dv} {u_eth_top/u_udp/u_udp_rx/gmii_rxd} {u_eth_top/u_udp/u_udp_rx/rec_data} {u_eth_top/u_udp/u_udp_rx/rec_en} {u_eth_top/u_udp/u_udp_rx/rec_pkt_done} {u_eth_top/u_udp/u_udp_rx/skip_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:14:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:14:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:14:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:14:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:15:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:15:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:15:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:15:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:16:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:16:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:17:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:17:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:25:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:25:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:26:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:26:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:26:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:26:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:26:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:26:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:26:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:26:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:28:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:28:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:35:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:35:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_udp/u_udp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes u_eth_top/u_eth_ctrl/protocol_sw -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:42:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:42:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 26 15:49:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip[0]} {u_eth_top/u_arp/u_arp_rx/src_ip[1]} {u_eth_top/u_arp/u_arp_rx/src_ip[2]} {u_eth_top/u_arp/u_arp_rx/src_ip[3]} {u_eth_top/u_arp/u_arp_rx/src_ip[4]} {u_eth_top/u_arp/u_arp_rx/src_ip[5]} {u_eth_top/u_arp/u_arp_rx/src_ip[6]} {u_eth_top/u_arp/u_arp_rx/src_ip[7]} {u_eth_top/u_arp/u_arp_rx/src_ip[8]} {u_eth_top/u_arp/u_arp_rx/src_ip[9]} {u_eth_top/u_arp/u_arp_rx/src_ip[10]} {u_eth_top/u_arp/u_arp_rx/src_ip[11]} {u_eth_top/u_arp/u_arp_rx/src_ip[12]} {u_eth_top/u_arp/u_arp_rx/src_ip[13]} {u_eth_top/u_arp/u_arp_rx/src_ip[14]} {u_eth_top/u_arp/u_arp_rx/src_ip[15]} {u_eth_top/u_arp/u_arp_rx/src_ip[16]} {u_eth_top/u_arp/u_arp_rx/src_ip[17]} {u_eth_top/u_arp/u_arp_rx/src_ip[18]} {u_eth_top/u_arp/u_arp_rx/src_ip[19]} {u_eth_top/u_arp/u_arp_rx/src_ip[20]} {u_eth_top/u_arp/u_arp_rx/src_ip[21]} {u_eth_top/u_arp/u_arp_rx/src_ip[22]} {u_eth_top/u_arp/u_arp_rx/src_ip[23]} {u_eth_top/u_arp/u_arp_rx/src_ip[24]} {u_eth_top/u_arp/u_arp_rx/src_ip[25]} {u_eth_top/u_arp/u_arp_rx/src_ip[26]} {u_eth_top/u_arp/u_arp_rx/src_ip[27]} {u_eth_top/u_arp/u_arp_rx/src_ip[28]} {u_eth_top/u_arp/u_arp_rx/src_ip[29]} {u_eth_top/u_arp/u_arp_rx/src_ip[30]} {u_eth_top/u_arp/u_arp_rx/src_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_eth_top/u_udp/u_udp_rx/des_ip[0]} {u_eth_top/u_udp/u_udp_rx/des_ip[1]} {u_eth_top/u_udp/u_udp_rx/des_ip[2]} {u_eth_top/u_udp/u_udp_rx/des_ip[3]} {u_eth_top/u_udp/u_udp_rx/des_ip[4]} {u_eth_top/u_udp/u_udp_rx/des_ip[5]} {u_eth_top/u_udp/u_udp_rx/des_ip[6]} {u_eth_top/u_udp/u_udp_rx/des_ip[7]} {u_eth_top/u_udp/u_udp_rx/des_ip[8]} {u_eth_top/u_udp/u_udp_rx/des_ip[9]} {u_eth_top/u_udp/u_udp_rx/des_ip[10]} {u_eth_top/u_udp/u_udp_rx/des_ip[11]} {u_eth_top/u_udp/u_udp_rx/des_ip[12]} {u_eth_top/u_udp/u_udp_rx/des_ip[13]} {u_eth_top/u_udp/u_udp_rx/des_ip[14]} {u_eth_top/u_udp/u_udp_rx/des_ip[15]} {u_eth_top/u_udp/u_udp_rx/des_ip[16]} {u_eth_top/u_udp/u_udp_rx/des_ip[17]} {u_eth_top/u_udp/u_udp_rx/des_ip[18]} {u_eth_top/u_udp/u_udp_rx/des_ip[19]} {u_eth_top/u_udp/u_udp_rx/des_ip[20]} {u_eth_top/u_udp/u_udp_rx/des_ip[21]} {u_eth_top/u_udp/u_udp_rx/des_ip[22]} {u_eth_top/u_udp/u_udp_rx/des_ip[23]} {u_eth_top/u_udp/u_udp_rx/des_ip[24]} {u_eth_top/u_udp/u_udp_rx/des_ip[25]} {u_eth_top/u_udp/u_udp_rx/des_ip[26]} {u_eth_top/u_udp/u_udp_rx/des_ip[27]} {u_eth_top/u_udp/u_udp_rx/des_ip[28]} {u_eth_top/u_udp/u_udp_rx/des_ip[29]} {u_eth_top/u_udp/u_udp_rx/des_ip[30]} {u_eth_top/u_udp/u_udp_rx/des_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[1]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[2]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[3]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[4]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[6]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_eth_top/u_arp/u_arp_rx/arp_rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_eth_top/u_udp/u_udp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_eth_top/u_udp/u_udp_rx/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
save_constraints -force
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_eth_top/u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5671.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_eth_top/u_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_eth_top/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_eth_top/u_clk_wiz/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_arp/u_arp_rx/eth_type[0]} {u_eth_top/u_arp/u_arp_rx/eth_type[1]} {u_eth_top/u_arp/u_arp_rx/eth_type[2]} {u_eth_top/u_arp/u_arp_rx/eth_type[3]} {u_eth_top/u_arp/u_arp_rx/eth_type[4]} {u_eth_top/u_arp/u_arp_rx/eth_type[5]} {u_eth_top/u_arp/u_arp_rx/eth_type[6]} {u_eth_top/u_arp/u_arp_rx/eth_type[7]} {u_eth_top/u_arp/u_arp_rx/eth_type[8]} {u_eth_top/u_arp/u_arp_rx/eth_type[9]} {u_eth_top/u_arp/u_arp_rx/eth_type[10]} {u_eth_top/u_arp/u_arp_rx/eth_type[11]} {u_eth_top/u_arp/u_arp_rx/eth_type[12]} {u_eth_top/u_arp/u_arp_rx/eth_type[13]} {u_eth_top/u_arp/u_arp_rx/eth_type[14]} {u_eth_top/u_arp/u_arp_rx/eth_type[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip_t[0]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[1]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[2]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[3]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[4]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[5]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[6]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[7]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[8]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[9]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[10]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[11]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[12]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[13]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[14]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[15]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[16]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[17]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[18]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[19]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[20]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[21]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[22]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[23]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[24]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[25]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[26]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[27]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[28]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[29]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[30]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_arp/u_arp_rx/des_mac_t[0]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[1]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[2]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[3]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[4]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[5]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[6]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[7]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[8]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[9]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[10]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[11]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[12]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[13]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[14]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[15]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[16]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[17]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[18]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[19]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[20]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[21]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[22]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[23]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[24]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[25]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[26]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[27]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[28]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[29]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[30]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[31]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[32]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[33]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[34]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[35]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[36]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[37]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[38]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[39]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[40]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[41]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[42]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[43]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[44]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[45]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[46]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_eth_top/u_arp/u_arp_rx/cur_state[0]} {u_eth_top/u_arp/u_arp_rx/cur_state[1]} {u_eth_top/u_arp/u_arp_rx/cur_state[2]} {u_eth_top/u_arp/u_arp_rx/cur_state[3]} {u_eth_top/u_arp/u_arp_rx/cur_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip[0]} {u_eth_top/u_arp/u_arp_rx/src_ip[1]} {u_eth_top/u_arp/u_arp_rx/src_ip[2]} {u_eth_top/u_arp/u_arp_rx/src_ip[3]} {u_eth_top/u_arp/u_arp_rx/src_ip[4]} {u_eth_top/u_arp/u_arp_rx/src_ip[5]} {u_eth_top/u_arp/u_arp_rx/src_ip[6]} {u_eth_top/u_arp/u_arp_rx/src_ip[7]} {u_eth_top/u_arp/u_arp_rx/src_ip[8]} {u_eth_top/u_arp/u_arp_rx/src_ip[9]} {u_eth_top/u_arp/u_arp_rx/src_ip[10]} {u_eth_top/u_arp/u_arp_rx/src_ip[11]} {u_eth_top/u_arp/u_arp_rx/src_ip[12]} {u_eth_top/u_arp/u_arp_rx/src_ip[13]} {u_eth_top/u_arp/u_arp_rx/src_ip[14]} {u_eth_top/u_arp/u_arp_rx/src_ip[15]} {u_eth_top/u_arp/u_arp_rx/src_ip[16]} {u_eth_top/u_arp/u_arp_rx/src_ip[17]} {u_eth_top/u_arp/u_arp_rx/src_ip[18]} {u_eth_top/u_arp/u_arp_rx/src_ip[19]} {u_eth_top/u_arp/u_arp_rx/src_ip[20]} {u_eth_top/u_arp/u_arp_rx/src_ip[21]} {u_eth_top/u_arp/u_arp_rx/src_ip[22]} {u_eth_top/u_arp/u_arp_rx/src_ip[23]} {u_eth_top/u_arp/u_arp_rx/src_ip[24]} {u_eth_top/u_arp/u_arp_rx/src_ip[25]} {u_eth_top/u_arp/u_arp_rx/src_ip[26]} {u_eth_top/u_arp/u_arp_rx/src_ip[27]} {u_eth_top/u_arp/u_arp_rx/src_ip[28]} {u_eth_top/u_arp/u_arp_rx/src_ip[29]} {u_eth_top/u_arp/u_arp_rx/src_ip[30]} {u_eth_top/u_arp/u_arp_rx/src_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_mac_t[0]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[1]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[2]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[3]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[4]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[5]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[6]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[7]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[8]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[9]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[10]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[11]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[12]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[13]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[14]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[15]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[16]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[17]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[18]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[19]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[20]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[21]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[22]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[23]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[24]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[25]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[26]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[27]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[28]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[29]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[30]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[31]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[32]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[33]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[34]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[35]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[36]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[37]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[38]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[39]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[40]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[41]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[42]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[43]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[44]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[45]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[46]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_eth_top/u_arp/u_arp_rx/des_ip_t[0]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[1]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[2]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[3]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[4]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[5]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[6]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[7]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[8]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[9]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[10]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[11]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[12]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[13]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[14]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[15]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[16]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[17]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[18]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[19]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[20]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[21]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[22]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[23]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[24]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[25]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[26]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[27]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[28]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[29]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[30]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_eth_top/u_arp/gmii_txd[0]} {u_eth_top/u_arp/gmii_txd[1]} {u_eth_top/u_arp/gmii_txd[2]} {u_eth_top/u_arp/gmii_txd[3]} {u_eth_top/u_arp/gmii_txd[4]} {u_eth_top/u_arp/gmii_txd[5]} {u_eth_top/u_arp/gmii_txd[6]} {u_eth_top/u_arp/gmii_txd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_eth_top/u_udp/u_udp_rx/des_ip[0]} {u_eth_top/u_udp/u_udp_rx/des_ip[1]} {u_eth_top/u_udp/u_udp_rx/des_ip[2]} {u_eth_top/u_udp/u_udp_rx/des_ip[3]} {u_eth_top/u_udp/u_udp_rx/des_ip[4]} {u_eth_top/u_udp/u_udp_rx/des_ip[5]} {u_eth_top/u_udp/u_udp_rx/des_ip[6]} {u_eth_top/u_udp/u_udp_rx/des_ip[7]} {u_eth_top/u_udp/u_udp_rx/des_ip[8]} {u_eth_top/u_udp/u_udp_rx/des_ip[9]} {u_eth_top/u_udp/u_udp_rx/des_ip[10]} {u_eth_top/u_udp/u_udp_rx/des_ip[11]} {u_eth_top/u_udp/u_udp_rx/des_ip[12]} {u_eth_top/u_udp/u_udp_rx/des_ip[13]} {u_eth_top/u_udp/u_udp_rx/des_ip[14]} {u_eth_top/u_udp/u_udp_rx/des_ip[15]} {u_eth_top/u_udp/u_udp_rx/des_ip[16]} {u_eth_top/u_udp/u_udp_rx/des_ip[17]} {u_eth_top/u_udp/u_udp_rx/des_ip[18]} {u_eth_top/u_udp/u_udp_rx/des_ip[19]} {u_eth_top/u_udp/u_udp_rx/des_ip[20]} {u_eth_top/u_udp/u_udp_rx/des_ip[21]} {u_eth_top/u_udp/u_udp_rx/des_ip[22]} {u_eth_top/u_udp/u_udp_rx/des_ip[23]} {u_eth_top/u_udp/u_udp_rx/des_ip[24]} {u_eth_top/u_udp/u_udp_rx/des_ip[25]} {u_eth_top/u_udp/u_udp_rx/des_ip[26]} {u_eth_top/u_udp/u_udp_rx/des_ip[27]} {u_eth_top/u_udp/u_udp_rx/des_ip[28]} {u_eth_top/u_udp/u_udp_rx/des_ip[29]} {u_eth_top/u_udp/u_udp_rx/des_ip[30]} {u_eth_top/u_udp/u_udp_rx/des_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[1]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[2]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[3]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[4]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[6]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list u_eth_top/u_arp/u_arp_rx/arp_rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list u_eth_top/u_arp/arp_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list u_eth_top/u_arp/u_arp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list u_eth_top/u_udp/u_udp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list u_eth_top/u_udp/u_udp_rx/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list u_eth_top/u_arp/u_arp_rx/skip_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list u_eth_top/u_arp/u_arp_tx/tx_done ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 5701.789 ; gain = 0.000
[Mon Dec 26 15:52:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
save_wave_config {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5701.789 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix bin { {u_eth_top/u_udp/u_udp_rx/cur_state} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_arp/arp_tx_en} {u_eth_top/u_arp/gmii_txd} {u_eth_top/u_arp/u_arp_rx/arp_rx_done} {u_eth_top/u_arp/u_arp_rx/cur_state} {u_eth_top/u_arp/u_arp_rx/des_ip_t} {u_eth_top/u_arp/u_arp_rx/des_mac_t} {u_eth_top/u_arp/u_arp_rx/error_en} {u_eth_top/u_arp/u_arp_rx/eth_type} {u_eth_top/u_arp/u_arp_rx/skip_en} {u_eth_top/u_arp/u_arp_rx/src_ip} {u_eth_top/u_arp/u_arp_rx/src_ip_t} {u_eth_top/u_arp/u_arp_rx/src_mac_t} {u_eth_top/u_arp/u_arp_tx/tx_done} {u_eth_top/u_eth_ctrl/protocol_sw} {u_eth_top/u_udp/u_udp_rx/data_byte_num} {u_eth_top/u_udp/u_udp_rx/des_ip} {u_eth_top/u_udp/u_udp_rx/error_en} {u_eth_top/u_udp/u_udp_rx/gmii_rx_dv} {u_eth_top/u_udp/u_udp_rx/gmii_rxd} {u_eth_top/u_udp/u_udp_rx/rec_data} {u_eth_top/u_udp/u_udp_rx/rec_en} {u_eth_top/u_udp/u_udp_rx/rec_pkt_done} {u_eth_top/u_udp/u_udp_rx/skip_en} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_eth_ctrl/protocol_sw -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:58:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:58:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_arp/u_arp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 15:59:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 15:59:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_arp/u_arp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_eth_top/u_arp/arp_tx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:00:58
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_arp/arp_tx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2022-Dec-26 16:02:04
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_arp/u_arp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:02:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 16:02:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
[Mon Dec 26 16:09:38 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files -ipstatic_source_dir C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/modelsim} {questa=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/questa} {riviera=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/riviera} {activehdl=C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec 26 16:30:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_arp/u_arp_rx/eth_type[0]} {u_eth_top/u_arp/u_arp_rx/eth_type[1]} {u_eth_top/u_arp/u_arp_rx/eth_type[2]} {u_eth_top/u_arp/u_arp_rx/eth_type[3]} {u_eth_top/u_arp/u_arp_rx/eth_type[4]} {u_eth_top/u_arp/u_arp_rx/eth_type[5]} {u_eth_top/u_arp/u_arp_rx/eth_type[6]} {u_eth_top/u_arp/u_arp_rx/eth_type[7]} {u_eth_top/u_arp/u_arp_rx/eth_type[8]} {u_eth_top/u_arp/u_arp_rx/eth_type[9]} {u_eth_top/u_arp/u_arp_rx/eth_type[10]} {u_eth_top/u_arp/u_arp_rx/eth_type[11]} {u_eth_top/u_arp/u_arp_rx/eth_type[12]} {u_eth_top/u_arp/u_arp_rx/eth_type[13]} {u_eth_top/u_arp/u_arp_rx/eth_type[14]} {u_eth_top/u_arp/u_arp_rx/eth_type[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip_t[0]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[1]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[2]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[3]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[4]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[5]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[6]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[7]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[8]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[9]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[10]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[11]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[12]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[13]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[14]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[15]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[16]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[17]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[18]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[19]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[20]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[21]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[22]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[23]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[24]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[25]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[26]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[27]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[28]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[29]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[30]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_arp/u_arp_rx/des_mac_t[0]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[1]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[2]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[3]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[4]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[5]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[6]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[7]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[8]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[9]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[10]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[11]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[12]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[13]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[14]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[15]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[16]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[17]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[18]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[19]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[20]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[21]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[22]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[23]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[24]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[25]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[26]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[27]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[28]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[29]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[30]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[31]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[32]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[33]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[34]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[35]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[36]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[37]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[38]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[39]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[40]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[41]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[42]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[43]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[44]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[45]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[46]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_eth_top/u_arp/u_arp_rx/cur_state[0]} {u_eth_top/u_arp/u_arp_rx/cur_state[1]} {u_eth_top/u_arp/u_arp_rx/cur_state[2]} {u_eth_top/u_arp/u_arp_rx/cur_state[3]} {u_eth_top/u_arp/u_arp_rx/cur_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip[0]} {u_eth_top/u_arp/u_arp_rx/src_ip[1]} {u_eth_top/u_arp/u_arp_rx/src_ip[2]} {u_eth_top/u_arp/u_arp_rx/src_ip[3]} {u_eth_top/u_arp/u_arp_rx/src_ip[4]} {u_eth_top/u_arp/u_arp_rx/src_ip[5]} {u_eth_top/u_arp/u_arp_rx/src_ip[6]} {u_eth_top/u_arp/u_arp_rx/src_ip[7]} {u_eth_top/u_arp/u_arp_rx/src_ip[8]} {u_eth_top/u_arp/u_arp_rx/src_ip[9]} {u_eth_top/u_arp/u_arp_rx/src_ip[10]} {u_eth_top/u_arp/u_arp_rx/src_ip[11]} {u_eth_top/u_arp/u_arp_rx/src_ip[12]} {u_eth_top/u_arp/u_arp_rx/src_ip[13]} {u_eth_top/u_arp/u_arp_rx/src_ip[14]} {u_eth_top/u_arp/u_arp_rx/src_ip[15]} {u_eth_top/u_arp/u_arp_rx/src_ip[16]} {u_eth_top/u_arp/u_arp_rx/src_ip[17]} {u_eth_top/u_arp/u_arp_rx/src_ip[18]} {u_eth_top/u_arp/u_arp_rx/src_ip[19]} {u_eth_top/u_arp/u_arp_rx/src_ip[20]} {u_eth_top/u_arp/u_arp_rx/src_ip[21]} {u_eth_top/u_arp/u_arp_rx/src_ip[22]} {u_eth_top/u_arp/u_arp_rx/src_ip[23]} {u_eth_top/u_arp/u_arp_rx/src_ip[24]} {u_eth_top/u_arp/u_arp_rx/src_ip[25]} {u_eth_top/u_arp/u_arp_rx/src_ip[26]} {u_eth_top/u_arp/u_arp_rx/src_ip[27]} {u_eth_top/u_arp/u_arp_rx/src_ip[28]} {u_eth_top/u_arp/u_arp_rx/src_ip[29]} {u_eth_top/u_arp/u_arp_rx/src_ip[30]} {u_eth_top/u_arp/u_arp_rx/src_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_mac_t[0]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[1]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[2]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[3]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[4]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[5]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[6]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[7]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[8]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[9]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[10]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[11]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[12]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[13]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[14]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[15]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[16]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[17]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[18]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[19]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[20]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[21]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[22]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[23]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[24]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[25]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[26]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[27]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[28]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[29]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[30]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[31]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[32]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[33]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[34]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[35]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[36]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[37]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[38]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[39]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[40]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[41]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[42]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[43]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[44]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[45]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[46]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_eth_top/u_arp/u_arp_rx/des_ip_t[0]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[1]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[2]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[3]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[4]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[5]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[6]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[7]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[8]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[9]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[10]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[11]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[12]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[13]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[14]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[15]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[16]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[17]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[18]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[19]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[20]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[21]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[22]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[23]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[24]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[25]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[26]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[27]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[28]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[29]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[30]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_eth_top/u_arp/gmii_txd[0]} {u_eth_top/u_arp/gmii_txd[1]} {u_eth_top/u_arp/gmii_txd[2]} {u_eth_top/u_arp/gmii_txd[3]} {u_eth_top/u_arp/gmii_txd[4]} {u_eth_top/u_arp/gmii_txd[5]} {u_eth_top/u_arp/gmii_txd[6]} {u_eth_top/u_arp/gmii_txd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_eth_top/u_udp/u_udp_rx/des_ip[0]} {u_eth_top/u_udp/u_udp_rx/des_ip[1]} {u_eth_top/u_udp/u_udp_rx/des_ip[2]} {u_eth_top/u_udp/u_udp_rx/des_ip[3]} {u_eth_top/u_udp/u_udp_rx/des_ip[4]} {u_eth_top/u_udp/u_udp_rx/des_ip[5]} {u_eth_top/u_udp/u_udp_rx/des_ip[6]} {u_eth_top/u_udp/u_udp_rx/des_ip[7]} {u_eth_top/u_udp/u_udp_rx/des_ip[8]} {u_eth_top/u_udp/u_udp_rx/des_ip[9]} {u_eth_top/u_udp/u_udp_rx/des_ip[10]} {u_eth_top/u_udp/u_udp_rx/des_ip[11]} {u_eth_top/u_udp/u_udp_rx/des_ip[12]} {u_eth_top/u_udp/u_udp_rx/des_ip[13]} {u_eth_top/u_udp/u_udp_rx/des_ip[14]} {u_eth_top/u_udp/u_udp_rx/des_ip[15]} {u_eth_top/u_udp/u_udp_rx/des_ip[16]} {u_eth_top/u_udp/u_udp_rx/des_ip[17]} {u_eth_top/u_udp/u_udp_rx/des_ip[18]} {u_eth_top/u_udp/u_udp_rx/des_ip[19]} {u_eth_top/u_udp/u_udp_rx/des_ip[20]} {u_eth_top/u_udp/u_udp_rx/des_ip[21]} {u_eth_top/u_udp/u_udp_rx/des_ip[22]} {u_eth_top/u_udp/u_udp_rx/des_ip[23]} {u_eth_top/u_udp/u_udp_rx/des_ip[24]} {u_eth_top/u_udp/u_udp_rx/des_ip[25]} {u_eth_top/u_udp/u_udp_rx/des_ip[26]} {u_eth_top/u_udp/u_udp_rx/des_ip[27]} {u_eth_top/u_udp/u_udp_rx/des_ip[28]} {u_eth_top/u_udp/u_udp_rx/des_ip[29]} {u_eth_top/u_udp/u_udp_rx/des_ip[30]} {u_eth_top/u_udp/u_udp_rx/des_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[1]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[2]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[3]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[4]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[6]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list u_eth_top/u_arp/u_arp_rx/arp_rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list u_eth_top/u_arp/arp_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list u_eth_top/u_arp/u_arp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list u_eth_top/u_udp/u_udp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list u_eth_top/u_udp/u_udp_rx/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list u_eth_top/u_arp/u_arp_rx/skip_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list u_eth_top/u_arp/u_arp_tx/tx_done ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.dcp' for cell 'u_img_data_pkt/async_fifo_1024x32b_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 5701.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'eth_rx_clk'. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:167]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc:167]
Finished Parsing XDC File [C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc]
Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/async_fifo_1024x32b_clocks.xdc] for cell 'u_img_data_pkt/async_fifo_1024x32b_inst/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_eth_top/u_arp/u_arp_rx/cur_state[0]} {u_eth_top/u_arp/u_arp_rx/cur_state[1]} {u_eth_top/u_arp/u_arp_rx/cur_state[2]} {u_eth_top/u_arp/u_arp_rx/cur_state[3]} {u_eth_top/u_arp/u_arp_rx/cur_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_eth_top/u_arp/u_arp_rx/des_ip_t[0]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[1]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[2]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[3]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[4]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[5]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[6]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[7]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[8]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[9]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[10]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[11]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[12]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[13]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[14]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[15]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[16]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[17]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[18]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[19]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[20]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[21]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[22]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[23]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[24]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[25]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[26]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[27]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[28]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[29]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[30]} {u_eth_top/u_arp/u_arp_rx/des_ip_t[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_eth_top/u_arp/u_arp_rx/des_mac_t[0]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[1]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[2]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[3]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[4]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[5]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[6]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[7]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[8]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[9]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[10]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[11]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[12]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[13]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[14]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[15]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[16]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[17]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[18]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[19]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[20]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[21]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[22]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[23]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[24]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[25]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[26]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[27]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[28]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[29]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[30]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[31]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[32]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[33]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[34]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[35]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[36]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[37]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[38]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[39]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[40]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[41]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[42]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[43]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[44]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[45]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[46]} {u_eth_top/u_arp/u_arp_rx/des_mac_t[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_eth_top/u_arp/u_arp_rx/op_data[0]} {u_eth_top/u_arp/u_arp_rx/op_data[1]} {u_eth_top/u_arp/u_arp_rx/op_data[2]} {u_eth_top/u_arp/u_arp_rx/op_data[3]} {u_eth_top/u_arp/u_arp_rx/op_data[4]} {u_eth_top/u_arp/u_arp_rx/op_data[5]} {u_eth_top/u_arp/u_arp_rx/op_data[6]} {u_eth_top/u_arp/u_arp_rx/op_data[7]} {u_eth_top/u_arp/u_arp_rx/op_data[8]} {u_eth_top/u_arp/u_arp_rx/op_data[9]} {u_eth_top/u_arp/u_arp_rx/op_data[10]} {u_eth_top/u_arp/u_arp_rx/op_data[11]} {u_eth_top/u_arp/u_arp_rx/op_data[12]} {u_eth_top/u_arp/u_arp_rx/op_data[13]} {u_eth_top/u_arp/u_arp_rx/op_data[14]} {u_eth_top/u_arp/u_arp_rx/op_data[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_eth_top/u_arp/u_arp_rx/eth_type[0]} {u_eth_top/u_arp/u_arp_rx/eth_type[1]} {u_eth_top/u_arp/u_arp_rx/eth_type[2]} {u_eth_top/u_arp/u_arp_rx/eth_type[3]} {u_eth_top/u_arp/u_arp_rx/eth_type[4]} {u_eth_top/u_arp/u_arp_rx/eth_type[5]} {u_eth_top/u_arp/u_arp_rx/eth_type[6]} {u_eth_top/u_arp/u_arp_rx/eth_type[7]} {u_eth_top/u_arp/u_arp_rx/eth_type[8]} {u_eth_top/u_arp/u_arp_rx/eth_type[9]} {u_eth_top/u_arp/u_arp_rx/eth_type[10]} {u_eth_top/u_arp/u_arp_rx/eth_type[11]} {u_eth_top/u_arp/u_arp_rx/eth_type[12]} {u_eth_top/u_arp/u_arp_rx/eth_type[13]} {u_eth_top/u_arp/u_arp_rx/eth_type[14]} {u_eth_top/u_arp/u_arp_rx/eth_type[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_eth_top/u_arp/u_arp_rx/cnt[0]} {u_eth_top/u_arp/u_arp_rx/cnt[1]} {u_eth_top/u_arp/u_arp_rx/cnt[2]} {u_eth_top/u_arp/u_arp_rx/cnt[3]} {u_eth_top/u_arp/u_arp_rx/cnt[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip[0]} {u_eth_top/u_arp/u_arp_rx/src_ip[1]} {u_eth_top/u_arp/u_arp_rx/src_ip[2]} {u_eth_top/u_arp/u_arp_rx/src_ip[3]} {u_eth_top/u_arp/u_arp_rx/src_ip[4]} {u_eth_top/u_arp/u_arp_rx/src_ip[5]} {u_eth_top/u_arp/u_arp_rx/src_ip[6]} {u_eth_top/u_arp/u_arp_rx/src_ip[7]} {u_eth_top/u_arp/u_arp_rx/src_ip[8]} {u_eth_top/u_arp/u_arp_rx/src_ip[9]} {u_eth_top/u_arp/u_arp_rx/src_ip[10]} {u_eth_top/u_arp/u_arp_rx/src_ip[11]} {u_eth_top/u_arp/u_arp_rx/src_ip[12]} {u_eth_top/u_arp/u_arp_rx/src_ip[13]} {u_eth_top/u_arp/u_arp_rx/src_ip[14]} {u_eth_top/u_arp/u_arp_rx/src_ip[15]} {u_eth_top/u_arp/u_arp_rx/src_ip[16]} {u_eth_top/u_arp/u_arp_rx/src_ip[17]} {u_eth_top/u_arp/u_arp_rx/src_ip[18]} {u_eth_top/u_arp/u_arp_rx/src_ip[19]} {u_eth_top/u_arp/u_arp_rx/src_ip[20]} {u_eth_top/u_arp/u_arp_rx/src_ip[21]} {u_eth_top/u_arp/u_arp_rx/src_ip[22]} {u_eth_top/u_arp/u_arp_rx/src_ip[23]} {u_eth_top/u_arp/u_arp_rx/src_ip[24]} {u_eth_top/u_arp/u_arp_rx/src_ip[25]} {u_eth_top/u_arp/u_arp_rx/src_ip[26]} {u_eth_top/u_arp/u_arp_rx/src_ip[27]} {u_eth_top/u_arp/u_arp_rx/src_ip[28]} {u_eth_top/u_arp/u_arp_rx/src_ip[29]} {u_eth_top/u_arp/u_arp_rx/src_ip[30]} {u_eth_top/u_arp/u_arp_rx/src_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_mac_t[0]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[1]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[2]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[3]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[4]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[5]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[6]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[7]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[8]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[9]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[10]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[11]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[12]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[13]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[14]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[15]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[16]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[17]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[18]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[19]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[20]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[21]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[22]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[23]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[24]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[25]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[26]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[27]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[28]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[29]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[30]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[31]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[32]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[33]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[34]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[35]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[36]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[37]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[38]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[39]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[40]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[41]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[42]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[43]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[44]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[45]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[46]} {u_eth_top/u_arp/u_arp_rx/src_mac_t[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_eth_top/u_arp/gmii_txd[0]} {u_eth_top/u_arp/gmii_txd[1]} {u_eth_top/u_arp/gmii_txd[2]} {u_eth_top/u_arp/gmii_txd[3]} {u_eth_top/u_arp/gmii_txd[4]} {u_eth_top/u_arp/gmii_txd[5]} {u_eth_top/u_arp/gmii_txd[6]} {u_eth_top/u_arp/gmii_txd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_eth_top/u_arp/u_arp_rx/src_ip_t[0]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[1]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[2]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[3]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[4]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[5]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[6]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[7]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[8]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[9]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[10]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[11]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[12]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[13]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[14]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[15]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[16]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[17]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[18]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[19]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[20]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[21]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[22]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[23]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[24]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[25]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[26]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[27]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[28]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[29]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[30]} {u_eth_top/u_arp/u_arp_rx/src_ip_t[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_eth_top/u_udp/u_udp_rx/des_ip[0]} {u_eth_top/u_udp/u_udp_rx/des_ip[1]} {u_eth_top/u_udp/u_udp_rx/des_ip[2]} {u_eth_top/u_udp/u_udp_rx/des_ip[3]} {u_eth_top/u_udp/u_udp_rx/des_ip[4]} {u_eth_top/u_udp/u_udp_rx/des_ip[5]} {u_eth_top/u_udp/u_udp_rx/des_ip[6]} {u_eth_top/u_udp/u_udp_rx/des_ip[7]} {u_eth_top/u_udp/u_udp_rx/des_ip[8]} {u_eth_top/u_udp/u_udp_rx/des_ip[9]} {u_eth_top/u_udp/u_udp_rx/des_ip[10]} {u_eth_top/u_udp/u_udp_rx/des_ip[11]} {u_eth_top/u_udp/u_udp_rx/des_ip[12]} {u_eth_top/u_udp/u_udp_rx/des_ip[13]} {u_eth_top/u_udp/u_udp_rx/des_ip[14]} {u_eth_top/u_udp/u_udp_rx/des_ip[15]} {u_eth_top/u_udp/u_udp_rx/des_ip[16]} {u_eth_top/u_udp/u_udp_rx/des_ip[17]} {u_eth_top/u_udp/u_udp_rx/des_ip[18]} {u_eth_top/u_udp/u_udp_rx/des_ip[19]} {u_eth_top/u_udp/u_udp_rx/des_ip[20]} {u_eth_top/u_udp/u_udp_rx/des_ip[21]} {u_eth_top/u_udp/u_udp_rx/des_ip[22]} {u_eth_top/u_udp/u_udp_rx/des_ip[23]} {u_eth_top/u_udp/u_udp_rx/des_ip[24]} {u_eth_top/u_udp/u_udp_rx/des_ip[25]} {u_eth_top/u_udp/u_udp_rx/des_ip[26]} {u_eth_top/u_udp/u_udp_rx/des_ip[27]} {u_eth_top/u_udp/u_udp_rx/des_ip[28]} {u_eth_top/u_udp/u_udp_rx/des_ip[29]} {u_eth_top/u_udp/u_udp_rx/des_ip[30]} {u_eth_top/u_udp/u_udp_rx/des_ip[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_eth_top/u_udp/u_udp_rx/rec_data[0]} {u_eth_top/u_udp/u_udp_rx/rec_data[1]} {u_eth_top/u_udp/u_udp_rx/rec_data[2]} {u_eth_top/u_udp/u_udp_rx/rec_data[3]} {u_eth_top/u_udp/u_udp_rx/rec_data[4]} {u_eth_top/u_udp/u_udp_rx/rec_data[5]} {u_eth_top/u_udp/u_udp_rx/rec_data[6]} {u_eth_top/u_udp/u_udp_rx/rec_data[7]} {u_eth_top/u_udp/u_udp_rx/rec_data[8]} {u_eth_top/u_udp/u_udp_rx/rec_data[9]} {u_eth_top/u_udp/u_udp_rx/rec_data[10]} {u_eth_top/u_udp/u_udp_rx/rec_data[11]} {u_eth_top/u_udp/u_udp_rx/rec_data[12]} {u_eth_top/u_udp/u_udp_rx/rec_data[13]} {u_eth_top/u_udp/u_udp_rx/rec_data[14]} {u_eth_top/u_udp/u_udp_rx/rec_data[15]} {u_eth_top/u_udp/u_udp_rx/rec_data[16]} {u_eth_top/u_udp/u_udp_rx/rec_data[17]} {u_eth_top/u_udp/u_udp_rx/rec_data[18]} {u_eth_top/u_udp/u_udp_rx/rec_data[19]} {u_eth_top/u_udp/u_udp_rx/rec_data[20]} {u_eth_top/u_udp/u_udp_rx/rec_data[21]} {u_eth_top/u_udp/u_udp_rx/rec_data[22]} {u_eth_top/u_udp/u_udp_rx/rec_data[23]} {u_eth_top/u_udp/u_udp_rx/rec_data[24]} {u_eth_top/u_udp/u_udp_rx/rec_data[25]} {u_eth_top/u_udp/u_udp_rx/rec_data[26]} {u_eth_top/u_udp/u_udp_rx/rec_data[27]} {u_eth_top/u_udp/u_udp_rx/rec_data[28]} {u_eth_top/u_udp/u_udp_rx/rec_data[29]} {u_eth_top/u_udp/u_udp_rx/rec_data[30]} {u_eth_top/u_udp/u_udp_rx/rec_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_eth_top/u_udp/u_udp_rx/cur_state[0]} {u_eth_top/u_udp/u_udp_rx/cur_state[1]} {u_eth_top/u_udp/u_udp_rx/cur_state[2]} {u_eth_top/u_udp/u_udp_rx/cur_state[3]} {u_eth_top/u_udp/u_udp_rx/cur_state[4]} {u_eth_top/u_udp/u_udp_rx/cur_state[5]} {u_eth_top/u_udp/u_udp_rx/cur_state[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[1]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[2]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[3]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[4]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[6]} {u_eth_top/u_udp/u_udp_rx/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {u_eth_top/u_udp/u_udp_rx/data_byte_num[0]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[1]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[2]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[3]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[4]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[5]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[6]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[7]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[8]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[9]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[10]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[11]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[12]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[13]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[14]} {u_eth_top/u_udp/u_udp_rx/data_byte_num[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list u_eth_top/u_arp/u_arp_rx/arp_rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list u_eth_top/u_arp/arp_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list u_eth_top/u_arp/u_arp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list u_eth_top/u_udp/u_udp_rx/error_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list u_eth_top/u_udp/u_udp_rx/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list u_eth_top/u_eth_ctrl/protocol_sw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list u_eth_top/u_udp/u_udp_rx/rec_pkt_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list u_eth_top/u_arp/u_arp_rx/skip_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list u_eth_top/u_udp/u_udp_rx/skip_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list u_eth_top/u_arp/u_arp_tx/tx_done ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 5758.457 ; gain = 0.000
[Mon Dec 26 16:34:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 5758.457 ; gain = 0.000
[Mon Dec 26 16:34:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
save_wave_config {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5758.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:39:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 16:39:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:39:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 16:39:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_udp/u_udp_rx/gmii_rxd} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:41:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 16:41:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_arp/u_arp_rx/cnt} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_eth_top/u_arp/u_arp_rx/op_data} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:49:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 16:49:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 16:50:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 16:50:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 16:51:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 16:51:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 16:56:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 16:56:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
save_wave_config {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5758.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 17:00:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 17:00:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_arp/u_arp_rx/skip_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 17:00:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 17:00:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_eth_top/u_udp/u_udp_rx/rec_pkt_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 17:01:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 17:01:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_eth_top/u_udp/u_udp_rx/rec_pkt_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hC0A8_010A [get_hw_probes u_eth_top/u_arp/u_arp_rx/des_ip_t -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 17:04:50
set_property TRIGGER_COMPARE_VALUE eq32'b1100_0000_1010_1000_0000_0001_0000_1010 [get_hw_probes u_eth_top/u_arp/u_arp_rx/des_ip_t -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 17:05:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'hC0A8_010A [get_hw_probes u_eth_top/u_arp/u_arp_rx/des_ip_t -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Dec-26 17:05:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Dec-26 17:05:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 17:08:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 17:08:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
save_wave_config {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5758.844 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5758.844 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -reset -force -quiet
remove_files  C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz/clk_wiz.xci
file delete -force C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz
file delete -force c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 26 17:17:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/synth_1/runme.log
[Mon Dec 26 17:17:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.runs/impl_1/ov5640_udp_pc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5758.844 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
