FPGAOthello
====

Endgame solver of Othello, on FPGA

- Top level design: `pipeline.sv`
- Simulation design: `processer_sim.sv`
