vendor_name = ModelSim
source_file = 1, C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/sls_fa_functional_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/sls_fa_functional_vhdl_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/db/sls_fa_functional_vhdl.cbx.xml
design_name = hard_block
design_name = sls_fa_functional_vhdl
instance = comp, \sum~output\, sum~output, sls_fa_functional_vhdl, 1
instance = comp, \cout~output\, cout~output, sls_fa_functional_vhdl, 1
instance = comp, \cin~input\, cin~input, sls_fa_functional_vhdl, 1
instance = comp, \y~input\, y~input, sls_fa_functional_vhdl, 1
instance = comp, \x~input\, x~input, sls_fa_functional_vhdl, 1
instance = comp, \sum~0\, sum~0, sls_fa_functional_vhdl, 1
instance = comp, \cout~0\, cout~0, sls_fa_functional_vhdl, 1
