$date
	Sat Oct 22 19:20:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#856443
b10101 !
1"
#856446
b10101 &
b10101 %
1$
#856447
0"
#856450
b1000000 &
b1000000 %
#856454
b100000 &
b100000 %
#856458
b10000 &
b10000 %
#856462
b1000 &
b1000 %
#856466
b100 &
b100 %
#856470
b10 &
b10 %
#856474
b1 &
b1 %
1#
#856478
b0 &
0#
b0 %
0$
#1842208
b11000 !
1"
#1842210
b11000 &
b11000 %
1$
#1842211
0"
#1842214
b1100 &
b1100 %
#1842218
b110 &
b110 %
#1842222
b11 &
b11 %
#1842226
b1010 &
b1010 %
#1842230
b101 &
b101 %
#1842234
b10000 &
b10000 %
#1842238
b1000 &
b1000 %
#1842242
b100 &
b100 %
#1842246
b10 &
b10 %
#1842250
b1 &
b1 %
1#
#1842254
b0 &
0#
b0 %
0$
#2899245
b1000 !
1"
#2899246
b1000 &
b1000 %
1$
#2899247
0"
#2899250
b100 &
b100 %
#2899254
b10 &
b10 %
#2899258
b1 &
b1 %
1#
#2899262
b0 &
0#
b0 %
0$
#4500012
