<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/DetectDeadLanes.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DetectDeadLanes.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="DetectDeadLanes_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- DetectDeadLanes.h - SubRegister Lane Usage Analysis --*- C++ -*-----===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Analysis that tracks defined/used subregister lanes across COPY instructions</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// and instructions that get lowered to a COPY (PHI, REG_SEQUENCE,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// INSERT_SUBREG, EXTRACT_SUBREG).</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// The information is used to detect dead definitions and the usage of</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/// (completely) undefined values and mark the operands as such.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/// This pass is necessary because the dead/undef status is not obvious anymore</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/// when subregisters are involved.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/// Example:</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">///    %0 = some definition</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">///    %1 = IMPLICIT_DEF</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">///    %2 = REG_SEQUENCE %0, sub0, %1, sub1</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">///    %3 = EXTRACT_SUBREG %2, sub1</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">///       = use %3</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// The %0 definition is dead and %3 contains an undefined value.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_DETECTDEADLANES_H</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_DETECTDEADLANES_H</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;deque&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1DeadLaneDetector.html">   42</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1DeadLaneDetector.html">DeadLaneDetector</a> {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// Contains a bitmask of which lanes of a given virtual register are</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// defined and which ones are actually used.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">   46</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a> {</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#a27d43e7f2ca86bb62e324607b883ff83">   47</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#a27d43e7f2ca86bb62e324607b883ff83">UsedLanes</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#ab5cc16c5db0dad4323f6fe4f60d7eb86">   48</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#ab5cc16c5db0dad4323f6fe4f60d7eb86">DefinedLanes</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  };</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1DeadLaneDetector.html#a56ad46a86e98bacc679085d4dde19c09">DeadLaneDetector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// Update the \p DefinedLanes and the \p UsedLanes for all virtual registers.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1DeadLaneDetector.html#a1a88b4246b710c6aa48b42fe8c912fd3">computeSubRegisterLaneBitInfo</a>();</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1DeadLaneDetector.html#ab91206342924484f5298196d62a28161">   57</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a> &amp;<a class="code" href="classllvm_1_1DeadLaneDetector.html#ab91206342924484f5298196d62a28161">getVRegInfo</a>(<span class="keywordtype">unsigned</span> RegIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> VRegInfos[RegIdx];</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1DeadLaneDetector.html#a9ec138de3b8b6deaf4b31745f3019339">   61</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1DeadLaneDetector.html#a9ec138de3b8b6deaf4b31745f3019339">isDefinedByCopy</a>(<span class="keywordtype">unsigned</span> RegIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">return</span> DefinedByCopy.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(RegIdx);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// Add used lane bits on the register used by operand \p MO. This translates</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// the bitmask based on the operands subregister, and puts the register into</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// the worklist if any new bits were added.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> addUsedLanesOnOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// Given a bitmask \p UsedLanes for the used lanes on a def output of a</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// COPY-like instruction determine the lanes used on the use operands</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// and call addUsedLanesOnOperand() for them.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> transferUsedLanesStep(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// Given a use regiser operand \p Use and a mask of defined lanes, check</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// if the operand belongs to a lowersToCopies() instruction, transfer the</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// mask to the def and put the instruction into the worklist.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> transferDefinedLanesStep(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DefinedLanes);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// Given a mask \p DefinedLanes of lanes defined at operand \p OpNum</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// of COPY-like instruction, determine which lanes are defined at the output</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// operand \p Def.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1DeadLaneDetector.html#aa77e90c3a572d0523249dc6b27e6f10a">transferDefinedLanes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                   <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DefinedLanes) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// Given a mask \p UsedLanes used from the output of instruction \p MI</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// determine which lanes are used from operand \p MO of this instruction.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1DeadLaneDetector.html#a0507a9e0fb3ad8b5cbe21a6f19c8714c">transferUsedLanes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> determineInitialDefinedLanes(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> determineInitialUsedLanes(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">void</span> PutInWorklist(<span class="keywordtype">unsigned</span> RegIdx) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">if</span> (WorklistMembers.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(RegIdx))</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    WorklistMembers.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(RegIdx);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    Worklist.push_back(RegIdx);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  std::unique_ptr&lt;VRegInfo[]&gt; VRegInfos;<span class="comment"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// Worklist containing virtreg indexes.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  std::deque&lt;unsigned&gt; Worklist;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  BitVector WorklistMembers;<span class="comment"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// This bitvector is set for each vreg index where the vreg is defined</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// by an instruction where lowersToCopies()==true.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  BitVector DefinedByCopy;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_DETECTDEADLANES_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="astructllvm_1_1DeadLaneDetector_1_1VRegInfo_html_a27d43e7f2ca86bb62e324607b883ff83"><div class="ttname"><a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#a27d43e7f2ca86bb62e324607b883ff83">llvm::DeadLaneDetector::VRegInfo::UsedLanes</a></div><div class="ttdeci">LaneBitmask UsedLanes</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00047">DetectDeadLanes.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_aa77e90c3a572d0523249dc6b27e6f10a"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#aa77e90c3a572d0523249dc6b27e6f10a">llvm::DeadLaneDetector::transferDefinedLanes</a></div><div class="ttdeci">LaneBitmask transferDefinedLanes(const MachineOperand &amp;Def, unsigned OpNum, LaneBitmask DefinedLanes) const</div><div class="ttdoc">Given a mask DefinedLanes of lanes defined at operand OpNum of COPY-like instruction,...</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00226">DetectDeadLanes.cpp:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a56ad46a86e98bacc679085d4dde19c09"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a56ad46a86e98bacc679085d4dde19c09">llvm::DeadLaneDetector::DeadLaneDetector</a></div><div class="ttdeci">DeadLaneDetector(const MachineRegisterInfo *MRI, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00041">DetectDeadLanes.cpp:41</a></div></div>
<div class="ttc" id="astructllvm_1_1DeadLaneDetector_1_1VRegInfo_html_ab5cc16c5db0dad4323f6fe4f60d7eb86"><div class="ttname"><a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#ab5cc16c5db0dad4323f6fe4f60d7eb86">llvm::DeadLaneDetector::VRegInfo::DefinedLanes</a></div><div class="ttdeci">LaneBitmask DefinedLanes</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00048">DetectDeadLanes.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html">llvm::DeadLaneDetector</a></div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00042">DetectDeadLanes.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a0507a9e0fb3ad8b5cbe21a6f19c8714c"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a0507a9e0fb3ad8b5cbe21a6f19c8714c">llvm::DeadLaneDetector::transferUsedLanes</a></div><div class="ttdeci">LaneBitmask transferUsedLanes(const MachineInstr &amp;MI, LaneBitmask UsedLanes, const MachineOperand &amp;MO) const</div><div class="ttdoc">Given a mask UsedLanes used from the output of instruction MI determine which lanes are used from ope...</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00145">DetectDeadLanes.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_ab91206342924484f5298196d62a28161"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#ab91206342924484f5298196d62a28161">llvm::DeadLaneDetector::getVRegInfo</a></div><div class="ttdeci">const VRegInfo &amp; getVRegInfo(unsigned RegIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00057">DetectDeadLanes.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00454">BitVector.h:454</a></div></div>
<div class="ttc" id="astructllvm_1_1DeadLaneDetector_1_1VRegInfo_html"><div class="ttname"><a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">llvm::DeadLaneDetector::VRegInfo</a></div><div class="ttdoc">Contains a bitmask of which lanes of a given virtual register are defined and which ones are actually...</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00046">DetectDeadLanes.h:46</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a1a88b4246b710c6aa48b42fe8c912fd3"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a1a88b4246b710c6aa48b42fe8c912fd3">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo</a></div><div class="ttdeci">void computeSubRegisterLaneBitInfo()</div><div class="ttdoc">Update the DefinedLanes and the UsedLanes for all virtual registers.</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00453">DetectDeadLanes.cpp:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a9ec138de3b8b6deaf4b31745f3019339"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a9ec138de3b8b6deaf4b31745f3019339">llvm::DeadLaneDetector::isDefinedByCopy</a></div><div class="ttdeci">bool isDefinedByCopy(unsigned RegIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00061">DetectDeadLanes.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:43:18 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
