Simulator report for lab_1
Fri Dec 09 19:12:23 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 480.0 ns     ;
; Simulation Netlist Size     ; 187 nodes    ;
; Simulation Coverage         ;      11.23 % ;
; Total Number of Transitions ; 126          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      11.23 % ;
; Total nodes checked                                 ; 187          ;
; Total output ports checked                          ; 187          ;
; Total output ports with complete 1/0-value coverage ; 21           ;
; Total output ports with no 1/0-value coverage       ; 166          ;
; Total output ports with no 1-value coverage         ; 166          ;
; Total output ports with no 0-value coverage         ; 166          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------+
; Complete 1/0-Value Coverage                                ;
+--------------------+--------------------+------------------+
; Node Name          ; Output Port Name   ; Output Port Type ;
+--------------------+--------------------+------------------+
; |lab_1|y~0         ; |lab_1|y~0         ; out              ;
; |lab_1|y~1         ; |lab_1|y~1         ; out              ;
; |lab_1|y~2         ; |lab_1|y~2         ; out              ;
; |lab_1|y~3         ; |lab_1|y~3         ; out              ;
; |lab_1|y~4         ; |lab_1|y~4         ; out              ;
; |lab_1|y~5         ; |lab_1|y~5         ; out              ;
; |lab_1|y~6         ; |lab_1|y~6         ; out              ;
; |lab_1|y~7         ; |lab_1|y~7         ; out              ;
; |lab_1|y~8         ; |lab_1|y~8         ; out              ;
; |lab_1|y~9         ; |lab_1|y~9         ; out              ;
; |lab_1|y~10        ; |lab_1|y~10        ; out              ;
; |lab_1|L           ; |lab_1|L           ; out              ;
; |lab_1|R           ; |lab_1|R           ; out              ;
; |lab_1|H           ; |lab_1|H           ; out              ;
; |lab_1|y.LR~0      ; |lab_1|y.LR~0      ; out0             ;
; |lab_1|Selector0~4 ; |lab_1|Selector0~4 ; out0             ;
; |lab_1|Selector0~7 ; |lab_1|Selector0~7 ; out0             ;
; |lab_1|Selector1~0 ; |lab_1|Selector1~0 ; out0             ;
; |lab_1|Selector1~5 ; |lab_1|Selector1~5 ; out0             ;
; |lab_1|Selector4~0 ; |lab_1|Selector4~0 ; out0             ;
; |lab_1|Selector4~5 ; |lab_1|Selector4~5 ; out0             ;
+--------------------+--------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                     ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |lab_1|y.IDLE                       ; |lab_1|y.IDLE                       ; regout           ;
; |lab_1|y.LA                         ; |lab_1|y.LA                         ; regout           ;
; |lab_1|y.LB                         ; |lab_1|y.LB                         ; regout           ;
; |lab_1|y.LC                         ; |lab_1|y.LC                         ; regout           ;
; |lab_1|y.RA                         ; |lab_1|y.RA                         ; regout           ;
; |lab_1|y.RB                         ; |lab_1|y.RB                         ; regout           ;
; |lab_1|y.RC                         ; |lab_1|y.RC                         ; regout           ;
; |lab_1|y.LR                         ; |lab_1|y.LR                         ; regout           ;
; |lab_1|Lights~0                     ; |lab_1|Lights~0                     ; out              ;
; |lab_1|Lights~1                     ; |lab_1|Lights~1                     ; out              ;
; |lab_1|Lights~2                     ; |lab_1|Lights~2                     ; out              ;
; |lab_1|Lights~3                     ; |lab_1|Lights~3                     ; out              ;
; |lab_1|Lights~4                     ; |lab_1|Lights~4                     ; out              ;
; |lab_1|Lights~5                     ; |lab_1|Lights~5                     ; out              ;
; |lab_1|Lights~6                     ; |lab_1|Lights~6                     ; out              ;
; |lab_1|Lights~7                     ; |lab_1|Lights~7                     ; out              ;
; |lab_1|Lights~8                     ; |lab_1|Lights~8                     ; out              ;
; |lab_1|Lights~9                     ; |lab_1|Lights~9                     ; out              ;
; |lab_1|Lights~10                    ; |lab_1|Lights~10                    ; out              ;
; |lab_1|Lights~11                    ; |lab_1|Lights~11                    ; out              ;
; |lab_1|Lights~12                    ; |lab_1|Lights~12                    ; out              ;
; |lab_1|Lights~13                    ; |lab_1|Lights~13                    ; out              ;
; |lab_1|Lights~14                    ; |lab_1|Lights~14                    ; out              ;
; |lab_1|Lights~15                    ; |lab_1|Lights~15                    ; out              ;
; |lab_1|Lights~16                    ; |lab_1|Lights~16                    ; out              ;
; |lab_1|Lights~17                    ; |lab_1|Lights~17                    ; out              ;
; |lab_1|Lights~18                    ; |lab_1|Lights~18                    ; out              ;
; |lab_1|Lights~19                    ; |lab_1|Lights~19                    ; out              ;
; |lab_1|Lights~20                    ; |lab_1|Lights~20                    ; out              ;
; |lab_1|Lights~21                    ; |lab_1|Lights~21                    ; out              ;
; |lab_1|Lights~22                    ; |lab_1|Lights~22                    ; out              ;
; |lab_1|Lights~23                    ; |lab_1|Lights~23                    ; out              ;
; |lab_1|clockdiv                     ; |lab_1|clockdiv                     ; out              ;
; |lab_1|Lights[6]                    ; |lab_1|Lights[6]                    ; pin_out          ;
; |lab_1|Lights[5]                    ; |lab_1|Lights[5]                    ; pin_out          ;
; |lab_1|Lights[4]                    ; |lab_1|Lights[4]                    ; pin_out          ;
; |lab_1|Lights[3]                    ; |lab_1|Lights[3]                    ; pin_out          ;
; |lab_1|Lights[2]                    ; |lab_1|Lights[2]                    ; pin_out          ;
; |lab_1|Lights[1]                    ; |lab_1|Lights[1]                    ; pin_out          ;
; |lab_1|y~11                         ; |lab_1|y~11                         ; out0             ;
; |lab_1|Selector0~0                  ; |lab_1|Selector0~0                  ; out0             ;
; |lab_1|WideOr0~0                    ; |lab_1|WideOr0~0                    ; out0             ;
; |lab_1|WideOr0~1                    ; |lab_1|WideOr0~1                    ; out0             ;
; |lab_1|Selector0~1                  ; |lab_1|Selector0~1                  ; out0             ;
; |lab_1|WideOr0~2                    ; |lab_1|WideOr0~2                    ; out0             ;
; |lab_1|WideOr0~3                    ; |lab_1|WideOr0~3                    ; out0             ;
; |lab_1|Selector0~2                  ; |lab_1|Selector0~2                  ; out0             ;
; |lab_1|Selector0~3                  ; |lab_1|Selector0~3                  ; out0             ;
; |lab_1|y~15                         ; |lab_1|y~15                         ; out0             ;
; |lab_1|clk:clkassignstage|Count[13] ; |lab_1|clk:clkassignstage|Count[13] ; regout           ;
; |lab_1|clk:clkassignstage|Count[12] ; |lab_1|clk:clkassignstage|Count[12] ; regout           ;
; |lab_1|clk:clkassignstage|Count[11] ; |lab_1|clk:clkassignstage|Count[11] ; regout           ;
; |lab_1|clk:clkassignstage|Count[10] ; |lab_1|clk:clkassignstage|Count[10] ; regout           ;
; |lab_1|clk:clkassignstage|Count[9]  ; |lab_1|clk:clkassignstage|Count[9]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[8]  ; |lab_1|clk:clkassignstage|Count[8]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[7]  ; |lab_1|clk:clkassignstage|Count[7]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[6]  ; |lab_1|clk:clkassignstage|Count[6]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[5]  ; |lab_1|clk:clkassignstage|Count[5]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[4]  ; |lab_1|clk:clkassignstage|Count[4]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[3]  ; |lab_1|clk:clkassignstage|Count[3]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[2]  ; |lab_1|clk:clkassignstage|Count[2]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[1]  ; |lab_1|clk:clkassignstage|Count[1]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[0]  ; |lab_1|clk:clkassignstage|Count[0]  ; regout           ;
; |lab_1|clk:clkassignstage|clkstate  ; |lab_1|clk:clkassignstage|clkstate  ; regout           ;
; |lab_1|clk:clkassignstage|Count~0   ; |lab_1|clk:clkassignstage|Count~0   ; out              ;
; |lab_1|clk:clkassignstage|Count~1   ; |lab_1|clk:clkassignstage|Count~1   ; out              ;
; |lab_1|clk:clkassignstage|Count~2   ; |lab_1|clk:clkassignstage|Count~2   ; out              ;
; |lab_1|clk:clkassignstage|Count~3   ; |lab_1|clk:clkassignstage|Count~3   ; out              ;
; |lab_1|clk:clkassignstage|Count~4   ; |lab_1|clk:clkassignstage|Count~4   ; out              ;
; |lab_1|clk:clkassignstage|Count~5   ; |lab_1|clk:clkassignstage|Count~5   ; out              ;
; |lab_1|clk:clkassignstage|Count~6   ; |lab_1|clk:clkassignstage|Count~6   ; out              ;
; |lab_1|clk:clkassignstage|Count~7   ; |lab_1|clk:clkassignstage|Count~7   ; out              ;
; |lab_1|clk:clkassignstage|Count~8   ; |lab_1|clk:clkassignstage|Count~8   ; out              ;
; |lab_1|clk:clkassignstage|Count~9   ; |lab_1|clk:clkassignstage|Count~9   ; out              ;
; |lab_1|clk:clkassignstage|Count~10  ; |lab_1|clk:clkassignstage|Count~10  ; out              ;
; |lab_1|clk:clkassignstage|Count~11  ; |lab_1|clk:clkassignstage|Count~11  ; out              ;
; |lab_1|clk:clkassignstage|Count~12  ; |lab_1|clk:clkassignstage|Count~12  ; out              ;
; |lab_1|clk:clkassignstage|Count~13  ; |lab_1|clk:clkassignstage|Count~13  ; out              ;
; |lab_1|clk:clkassignstage|Count~14  ; |lab_1|clk:clkassignstage|Count~14  ; out              ;
; |lab_1|clk:clkassignstage|Count~15  ; |lab_1|clk:clkassignstage|Count~15  ; out              ;
; |lab_1|clk:clkassignstage|Count~16  ; |lab_1|clk:clkassignstage|Count~16  ; out              ;
; |lab_1|clk:clkassignstage|Count~17  ; |lab_1|clk:clkassignstage|Count~17  ; out              ;
; |lab_1|clk:clkassignstage|Count~18  ; |lab_1|clk:clkassignstage|Count~18  ; out              ;
; |lab_1|clk:clkassignstage|Count~19  ; |lab_1|clk:clkassignstage|Count~19  ; out              ;
; |lab_1|clk:clkassignstage|Count~20  ; |lab_1|clk:clkassignstage|Count~20  ; out              ;
; |lab_1|clk:clkassignstage|Count~21  ; |lab_1|clk:clkassignstage|Count~21  ; out              ;
; |lab_1|clk:clkassignstage|Count~22  ; |lab_1|clk:clkassignstage|Count~22  ; out              ;
; |lab_1|clk:clkassignstage|Count~23  ; |lab_1|clk:clkassignstage|Count~23  ; out              ;
; |lab_1|clk:clkassignstage|Count[14] ; |lab_1|clk:clkassignstage|Count[14] ; regout           ;
; |lab_1|clk:clkassignstage|Count[15] ; |lab_1|clk:clkassignstage|Count[15] ; regout           ;
; |lab_1|clk:clkassignstage|Count[16] ; |lab_1|clk:clkassignstage|Count[16] ; regout           ;
; |lab_1|clk:clkassignstage|Count[17] ; |lab_1|clk:clkassignstage|Count[17] ; regout           ;
; |lab_1|clk:clkassignstage|Count[18] ; |lab_1|clk:clkassignstage|Count[18] ; regout           ;
; |lab_1|clk:clkassignstage|Count[19] ; |lab_1|clk:clkassignstage|Count[19] ; regout           ;
; |lab_1|clk:clkassignstage|Count[20] ; |lab_1|clk:clkassignstage|Count[20] ; regout           ;
; |lab_1|clk:clkassignstage|Count[21] ; |lab_1|clk:clkassignstage|Count[21] ; regout           ;
; |lab_1|clk:clkassignstage|Count[22] ; |lab_1|clk:clkassignstage|Count[22] ; regout           ;
; |lab_1|clk:clkassignstage|Count[23] ; |lab_1|clk:clkassignstage|Count[23] ; regout           ;
; |lab_1|Selector0~5                  ; |lab_1|Selector0~5                  ; out0             ;
; |lab_1|Selector0~6                  ; |lab_1|Selector0~6                  ; out0             ;
; |lab_1|Selector1~1                  ; |lab_1|Selector1~1                  ; out0             ;
; |lab_1|Selector1~2                  ; |lab_1|Selector1~2                  ; out0             ;
; |lab_1|Selector1~3                  ; |lab_1|Selector1~3                  ; out0             ;
; |lab_1|Selector1~4                  ; |lab_1|Selector1~4                  ; out0             ;
; |lab_1|Selector2~0                  ; |lab_1|Selector2~0                  ; out0             ;
; |lab_1|Selector2~1                  ; |lab_1|Selector2~1                  ; out0             ;
; |lab_1|Selector2~2                  ; |lab_1|Selector2~2                  ; out0             ;
; |lab_1|Selector3~0                  ; |lab_1|Selector3~0                  ; out0             ;
; |lab_1|Selector3~1                  ; |lab_1|Selector3~1                  ; out0             ;
; |lab_1|Selector3~2                  ; |lab_1|Selector3~2                  ; out0             ;
; |lab_1|Selector4~1                  ; |lab_1|Selector4~1                  ; out0             ;
; |lab_1|Selector4~2                  ; |lab_1|Selector4~2                  ; out0             ;
; |lab_1|Selector4~3                  ; |lab_1|Selector4~3                  ; out0             ;
; |lab_1|Selector4~4                  ; |lab_1|Selector4~4                  ; out0             ;
; |lab_1|Selector5~0                  ; |lab_1|Selector5~0                  ; out0             ;
; |lab_1|Selector5~1                  ; |lab_1|Selector5~1                  ; out0             ;
; |lab_1|Selector5~2                  ; |lab_1|Selector5~2                  ; out0             ;
; |lab_1|Selector6~0                  ; |lab_1|Selector6~0                  ; out0             ;
; |lab_1|Selector6~1                  ; |lab_1|Selector6~1                  ; out0             ;
; |lab_1|Selector6~2                  ; |lab_1|Selector6~2                  ; out0             ;
; |lab_1|clk:clkassignstage|Add0~0    ; |lab_1|clk:clkassignstage|Add0~0    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~1    ; |lab_1|clk:clkassignstage|Add0~1    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~2    ; |lab_1|clk:clkassignstage|Add0~2    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~3    ; |lab_1|clk:clkassignstage|Add0~3    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~4    ; |lab_1|clk:clkassignstage|Add0~4    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~5    ; |lab_1|clk:clkassignstage|Add0~5    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~6    ; |lab_1|clk:clkassignstage|Add0~6    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~7    ; |lab_1|clk:clkassignstage|Add0~7    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~8    ; |lab_1|clk:clkassignstage|Add0~8    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~9    ; |lab_1|clk:clkassignstage|Add0~9    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~10   ; |lab_1|clk:clkassignstage|Add0~10   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~11   ; |lab_1|clk:clkassignstage|Add0~11   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~12   ; |lab_1|clk:clkassignstage|Add0~12   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~13   ; |lab_1|clk:clkassignstage|Add0~13   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~14   ; |lab_1|clk:clkassignstage|Add0~14   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~15   ; |lab_1|clk:clkassignstage|Add0~15   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~16   ; |lab_1|clk:clkassignstage|Add0~16   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~17   ; |lab_1|clk:clkassignstage|Add0~17   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~18   ; |lab_1|clk:clkassignstage|Add0~18   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~19   ; |lab_1|clk:clkassignstage|Add0~19   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~20   ; |lab_1|clk:clkassignstage|Add0~20   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~21   ; |lab_1|clk:clkassignstage|Add0~21   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~22   ; |lab_1|clk:clkassignstage|Add0~22   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~23   ; |lab_1|clk:clkassignstage|Add0~23   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~24   ; |lab_1|clk:clkassignstage|Add0~24   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~25   ; |lab_1|clk:clkassignstage|Add0~25   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~26   ; |lab_1|clk:clkassignstage|Add0~26   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~27   ; |lab_1|clk:clkassignstage|Add0~27   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~28   ; |lab_1|clk:clkassignstage|Add0~28   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~29   ; |lab_1|clk:clkassignstage|Add0~29   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~30   ; |lab_1|clk:clkassignstage|Add0~30   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~31   ; |lab_1|clk:clkassignstage|Add0~31   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~32   ; |lab_1|clk:clkassignstage|Add0~32   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~33   ; |lab_1|clk:clkassignstage|Add0~33   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~34   ; |lab_1|clk:clkassignstage|Add0~34   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~35   ; |lab_1|clk:clkassignstage|Add0~35   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~36   ; |lab_1|clk:clkassignstage|Add0~36   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~37   ; |lab_1|clk:clkassignstage|Add0~37   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~38   ; |lab_1|clk:clkassignstage|Add0~38   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~39   ; |lab_1|clk:clkassignstage|Add0~39   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~40   ; |lab_1|clk:clkassignstage|Add0~40   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~41   ; |lab_1|clk:clkassignstage|Add0~41   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~42   ; |lab_1|clk:clkassignstage|Add0~42   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~43   ; |lab_1|clk:clkassignstage|Add0~43   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~44   ; |lab_1|clk:clkassignstage|Add0~44   ; out0             ;
; |lab_1|clk:clkassignstage|Equal0~0  ; |lab_1|clk:clkassignstage|Equal0~0  ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                     ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |lab_1|y.IDLE                       ; |lab_1|y.IDLE                       ; regout           ;
; |lab_1|y.LA                         ; |lab_1|y.LA                         ; regout           ;
; |lab_1|y.LB                         ; |lab_1|y.LB                         ; regout           ;
; |lab_1|y.LC                         ; |lab_1|y.LC                         ; regout           ;
; |lab_1|y.RA                         ; |lab_1|y.RA                         ; regout           ;
; |lab_1|y.RB                         ; |lab_1|y.RB                         ; regout           ;
; |lab_1|y.RC                         ; |lab_1|y.RC                         ; regout           ;
; |lab_1|y.LR                         ; |lab_1|y.LR                         ; regout           ;
; |lab_1|Lights~0                     ; |lab_1|Lights~0                     ; out              ;
; |lab_1|Lights~1                     ; |lab_1|Lights~1                     ; out              ;
; |lab_1|Lights~2                     ; |lab_1|Lights~2                     ; out              ;
; |lab_1|Lights~3                     ; |lab_1|Lights~3                     ; out              ;
; |lab_1|Lights~4                     ; |lab_1|Lights~4                     ; out              ;
; |lab_1|Lights~5                     ; |lab_1|Lights~5                     ; out              ;
; |lab_1|Lights~6                     ; |lab_1|Lights~6                     ; out              ;
; |lab_1|Lights~7                     ; |lab_1|Lights~7                     ; out              ;
; |lab_1|Lights~8                     ; |lab_1|Lights~8                     ; out              ;
; |lab_1|Lights~9                     ; |lab_1|Lights~9                     ; out              ;
; |lab_1|Lights~10                    ; |lab_1|Lights~10                    ; out              ;
; |lab_1|Lights~11                    ; |lab_1|Lights~11                    ; out              ;
; |lab_1|Lights~12                    ; |lab_1|Lights~12                    ; out              ;
; |lab_1|Lights~13                    ; |lab_1|Lights~13                    ; out              ;
; |lab_1|Lights~14                    ; |lab_1|Lights~14                    ; out              ;
; |lab_1|Lights~15                    ; |lab_1|Lights~15                    ; out              ;
; |lab_1|Lights~16                    ; |lab_1|Lights~16                    ; out              ;
; |lab_1|Lights~17                    ; |lab_1|Lights~17                    ; out              ;
; |lab_1|Lights~18                    ; |lab_1|Lights~18                    ; out              ;
; |lab_1|Lights~19                    ; |lab_1|Lights~19                    ; out              ;
; |lab_1|Lights~20                    ; |lab_1|Lights~20                    ; out              ;
; |lab_1|Lights~21                    ; |lab_1|Lights~21                    ; out              ;
; |lab_1|Lights~22                    ; |lab_1|Lights~22                    ; out              ;
; |lab_1|Lights~23                    ; |lab_1|Lights~23                    ; out              ;
; |lab_1|clockdiv                     ; |lab_1|clockdiv                     ; out              ;
; |lab_1|Lights[6]                    ; |lab_1|Lights[6]                    ; pin_out          ;
; |lab_1|Lights[5]                    ; |lab_1|Lights[5]                    ; pin_out          ;
; |lab_1|Lights[4]                    ; |lab_1|Lights[4]                    ; pin_out          ;
; |lab_1|Lights[3]                    ; |lab_1|Lights[3]                    ; pin_out          ;
; |lab_1|Lights[2]                    ; |lab_1|Lights[2]                    ; pin_out          ;
; |lab_1|Lights[1]                    ; |lab_1|Lights[1]                    ; pin_out          ;
; |lab_1|y~11                         ; |lab_1|y~11                         ; out0             ;
; |lab_1|Selector0~0                  ; |lab_1|Selector0~0                  ; out0             ;
; |lab_1|WideOr0~0                    ; |lab_1|WideOr0~0                    ; out0             ;
; |lab_1|WideOr0~1                    ; |lab_1|WideOr0~1                    ; out0             ;
; |lab_1|Selector0~1                  ; |lab_1|Selector0~1                  ; out0             ;
; |lab_1|WideOr0~2                    ; |lab_1|WideOr0~2                    ; out0             ;
; |lab_1|WideOr0~3                    ; |lab_1|WideOr0~3                    ; out0             ;
; |lab_1|Selector0~2                  ; |lab_1|Selector0~2                  ; out0             ;
; |lab_1|Selector0~3                  ; |lab_1|Selector0~3                  ; out0             ;
; |lab_1|y~15                         ; |lab_1|y~15                         ; out0             ;
; |lab_1|clk:clkassignstage|Count[13] ; |lab_1|clk:clkassignstage|Count[13] ; regout           ;
; |lab_1|clk:clkassignstage|Count[12] ; |lab_1|clk:clkassignstage|Count[12] ; regout           ;
; |lab_1|clk:clkassignstage|Count[11] ; |lab_1|clk:clkassignstage|Count[11] ; regout           ;
; |lab_1|clk:clkassignstage|Count[10] ; |lab_1|clk:clkassignstage|Count[10] ; regout           ;
; |lab_1|clk:clkassignstage|Count[9]  ; |lab_1|clk:clkassignstage|Count[9]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[8]  ; |lab_1|clk:clkassignstage|Count[8]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[7]  ; |lab_1|clk:clkassignstage|Count[7]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[6]  ; |lab_1|clk:clkassignstage|Count[6]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[5]  ; |lab_1|clk:clkassignstage|Count[5]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[4]  ; |lab_1|clk:clkassignstage|Count[4]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[3]  ; |lab_1|clk:clkassignstage|Count[3]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[2]  ; |lab_1|clk:clkassignstage|Count[2]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[1]  ; |lab_1|clk:clkassignstage|Count[1]  ; regout           ;
; |lab_1|clk:clkassignstage|Count[0]  ; |lab_1|clk:clkassignstage|Count[0]  ; regout           ;
; |lab_1|clk:clkassignstage|clkstate  ; |lab_1|clk:clkassignstage|clkstate  ; regout           ;
; |lab_1|clk:clkassignstage|Count~0   ; |lab_1|clk:clkassignstage|Count~0   ; out              ;
; |lab_1|clk:clkassignstage|Count~1   ; |lab_1|clk:clkassignstage|Count~1   ; out              ;
; |lab_1|clk:clkassignstage|Count~2   ; |lab_1|clk:clkassignstage|Count~2   ; out              ;
; |lab_1|clk:clkassignstage|Count~3   ; |lab_1|clk:clkassignstage|Count~3   ; out              ;
; |lab_1|clk:clkassignstage|Count~4   ; |lab_1|clk:clkassignstage|Count~4   ; out              ;
; |lab_1|clk:clkassignstage|Count~5   ; |lab_1|clk:clkassignstage|Count~5   ; out              ;
; |lab_1|clk:clkassignstage|Count~6   ; |lab_1|clk:clkassignstage|Count~6   ; out              ;
; |lab_1|clk:clkassignstage|Count~7   ; |lab_1|clk:clkassignstage|Count~7   ; out              ;
; |lab_1|clk:clkassignstage|Count~8   ; |lab_1|clk:clkassignstage|Count~8   ; out              ;
; |lab_1|clk:clkassignstage|Count~9   ; |lab_1|clk:clkassignstage|Count~9   ; out              ;
; |lab_1|clk:clkassignstage|Count~10  ; |lab_1|clk:clkassignstage|Count~10  ; out              ;
; |lab_1|clk:clkassignstage|Count~11  ; |lab_1|clk:clkassignstage|Count~11  ; out              ;
; |lab_1|clk:clkassignstage|Count~12  ; |lab_1|clk:clkassignstage|Count~12  ; out              ;
; |lab_1|clk:clkassignstage|Count~13  ; |lab_1|clk:clkassignstage|Count~13  ; out              ;
; |lab_1|clk:clkassignstage|Count~14  ; |lab_1|clk:clkassignstage|Count~14  ; out              ;
; |lab_1|clk:clkassignstage|Count~15  ; |lab_1|clk:clkassignstage|Count~15  ; out              ;
; |lab_1|clk:clkassignstage|Count~16  ; |lab_1|clk:clkassignstage|Count~16  ; out              ;
; |lab_1|clk:clkassignstage|Count~17  ; |lab_1|clk:clkassignstage|Count~17  ; out              ;
; |lab_1|clk:clkassignstage|Count~18  ; |lab_1|clk:clkassignstage|Count~18  ; out              ;
; |lab_1|clk:clkassignstage|Count~19  ; |lab_1|clk:clkassignstage|Count~19  ; out              ;
; |lab_1|clk:clkassignstage|Count~20  ; |lab_1|clk:clkassignstage|Count~20  ; out              ;
; |lab_1|clk:clkassignstage|Count~21  ; |lab_1|clk:clkassignstage|Count~21  ; out              ;
; |lab_1|clk:clkassignstage|Count~22  ; |lab_1|clk:clkassignstage|Count~22  ; out              ;
; |lab_1|clk:clkassignstage|Count~23  ; |lab_1|clk:clkassignstage|Count~23  ; out              ;
; |lab_1|clk:clkassignstage|Count[14] ; |lab_1|clk:clkassignstage|Count[14] ; regout           ;
; |lab_1|clk:clkassignstage|Count[15] ; |lab_1|clk:clkassignstage|Count[15] ; regout           ;
; |lab_1|clk:clkassignstage|Count[16] ; |lab_1|clk:clkassignstage|Count[16] ; regout           ;
; |lab_1|clk:clkassignstage|Count[17] ; |lab_1|clk:clkassignstage|Count[17] ; regout           ;
; |lab_1|clk:clkassignstage|Count[18] ; |lab_1|clk:clkassignstage|Count[18] ; regout           ;
; |lab_1|clk:clkassignstage|Count[19] ; |lab_1|clk:clkassignstage|Count[19] ; regout           ;
; |lab_1|clk:clkassignstage|Count[20] ; |lab_1|clk:clkassignstage|Count[20] ; regout           ;
; |lab_1|clk:clkassignstage|Count[21] ; |lab_1|clk:clkassignstage|Count[21] ; regout           ;
; |lab_1|clk:clkassignstage|Count[22] ; |lab_1|clk:clkassignstage|Count[22] ; regout           ;
; |lab_1|clk:clkassignstage|Count[23] ; |lab_1|clk:clkassignstage|Count[23] ; regout           ;
; |lab_1|Selector0~5                  ; |lab_1|Selector0~5                  ; out0             ;
; |lab_1|Selector0~6                  ; |lab_1|Selector0~6                  ; out0             ;
; |lab_1|Selector1~1                  ; |lab_1|Selector1~1                  ; out0             ;
; |lab_1|Selector1~2                  ; |lab_1|Selector1~2                  ; out0             ;
; |lab_1|Selector1~3                  ; |lab_1|Selector1~3                  ; out0             ;
; |lab_1|Selector1~4                  ; |lab_1|Selector1~4                  ; out0             ;
; |lab_1|Selector2~0                  ; |lab_1|Selector2~0                  ; out0             ;
; |lab_1|Selector2~1                  ; |lab_1|Selector2~1                  ; out0             ;
; |lab_1|Selector2~2                  ; |lab_1|Selector2~2                  ; out0             ;
; |lab_1|Selector3~0                  ; |lab_1|Selector3~0                  ; out0             ;
; |lab_1|Selector3~1                  ; |lab_1|Selector3~1                  ; out0             ;
; |lab_1|Selector3~2                  ; |lab_1|Selector3~2                  ; out0             ;
; |lab_1|Selector4~1                  ; |lab_1|Selector4~1                  ; out0             ;
; |lab_1|Selector4~2                  ; |lab_1|Selector4~2                  ; out0             ;
; |lab_1|Selector4~3                  ; |lab_1|Selector4~3                  ; out0             ;
; |lab_1|Selector4~4                  ; |lab_1|Selector4~4                  ; out0             ;
; |lab_1|Selector5~0                  ; |lab_1|Selector5~0                  ; out0             ;
; |lab_1|Selector5~1                  ; |lab_1|Selector5~1                  ; out0             ;
; |lab_1|Selector5~2                  ; |lab_1|Selector5~2                  ; out0             ;
; |lab_1|Selector6~0                  ; |lab_1|Selector6~0                  ; out0             ;
; |lab_1|Selector6~1                  ; |lab_1|Selector6~1                  ; out0             ;
; |lab_1|Selector6~2                  ; |lab_1|Selector6~2                  ; out0             ;
; |lab_1|clk:clkassignstage|Add0~0    ; |lab_1|clk:clkassignstage|Add0~0    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~1    ; |lab_1|clk:clkassignstage|Add0~1    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~2    ; |lab_1|clk:clkassignstage|Add0~2    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~3    ; |lab_1|clk:clkassignstage|Add0~3    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~4    ; |lab_1|clk:clkassignstage|Add0~4    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~5    ; |lab_1|clk:clkassignstage|Add0~5    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~6    ; |lab_1|clk:clkassignstage|Add0~6    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~7    ; |lab_1|clk:clkassignstage|Add0~7    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~8    ; |lab_1|clk:clkassignstage|Add0~8    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~9    ; |lab_1|clk:clkassignstage|Add0~9    ; out0             ;
; |lab_1|clk:clkassignstage|Add0~10   ; |lab_1|clk:clkassignstage|Add0~10   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~11   ; |lab_1|clk:clkassignstage|Add0~11   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~12   ; |lab_1|clk:clkassignstage|Add0~12   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~13   ; |lab_1|clk:clkassignstage|Add0~13   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~14   ; |lab_1|clk:clkassignstage|Add0~14   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~15   ; |lab_1|clk:clkassignstage|Add0~15   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~16   ; |lab_1|clk:clkassignstage|Add0~16   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~17   ; |lab_1|clk:clkassignstage|Add0~17   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~18   ; |lab_1|clk:clkassignstage|Add0~18   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~19   ; |lab_1|clk:clkassignstage|Add0~19   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~20   ; |lab_1|clk:clkassignstage|Add0~20   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~21   ; |lab_1|clk:clkassignstage|Add0~21   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~22   ; |lab_1|clk:clkassignstage|Add0~22   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~23   ; |lab_1|clk:clkassignstage|Add0~23   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~24   ; |lab_1|clk:clkassignstage|Add0~24   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~25   ; |lab_1|clk:clkassignstage|Add0~25   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~26   ; |lab_1|clk:clkassignstage|Add0~26   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~27   ; |lab_1|clk:clkassignstage|Add0~27   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~28   ; |lab_1|clk:clkassignstage|Add0~28   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~29   ; |lab_1|clk:clkassignstage|Add0~29   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~30   ; |lab_1|clk:clkassignstage|Add0~30   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~31   ; |lab_1|clk:clkassignstage|Add0~31   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~32   ; |lab_1|clk:clkassignstage|Add0~32   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~33   ; |lab_1|clk:clkassignstage|Add0~33   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~34   ; |lab_1|clk:clkassignstage|Add0~34   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~35   ; |lab_1|clk:clkassignstage|Add0~35   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~36   ; |lab_1|clk:clkassignstage|Add0~36   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~37   ; |lab_1|clk:clkassignstage|Add0~37   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~38   ; |lab_1|clk:clkassignstage|Add0~38   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~39   ; |lab_1|clk:clkassignstage|Add0~39   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~40   ; |lab_1|clk:clkassignstage|Add0~40   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~41   ; |lab_1|clk:clkassignstage|Add0~41   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~42   ; |lab_1|clk:clkassignstage|Add0~42   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~43   ; |lab_1|clk:clkassignstage|Add0~43   ; out0             ;
; |lab_1|clk:clkassignstage|Add0~44   ; |lab_1|clk:clkassignstage|Add0~44   ; out0             ;
; |lab_1|clk:clkassignstage|Equal0~0  ; |lab_1|clk:clkassignstage|Equal0~0  ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 09 19:12:22 2011
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab_1 -c lab_1
Info: Using vector source file "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "clock" in design.
Warning: Can't find signal in vector source file for input pin "|lab_1|clockdiv"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      11.23 %
Info: Number of transitions in simulation is 126
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Fri Dec 09 19:12:23 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


