{
  "module_name": "reg.h",
  "hash_id": "725199f035560fa090000a5f8e912aef594096a60dde2c444d3d4cad01efff45",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wl12xx/reg.h",
  "human_readable_source": " \n \n\n#ifndef __REG_H__\n#define __REG_H__\n\n#include <linux/bitops.h>\n\n#define REGISTERS_BASE 0x00300000\n#define DRPW_BASE      0x00310000\n\n#define REGISTERS_DOWN_SIZE 0x00008800\n#define REGISTERS_WORK_SIZE 0x0000b000\n\n#define FW_STATUS_ADDR                      (0x14FC0 + 0xA000)\n\n \n#define WL12XX_SLV_SOFT_RESET\t\t(REGISTERS_BASE + 0x0000)\n\n#define WL1271_SLV_REG_DATA            (REGISTERS_BASE + 0x0008)\n#define WL1271_SLV_REG_ADATA           (REGISTERS_BASE + 0x000c)\n#define WL1271_SLV_MEM_DATA            (REGISTERS_BASE + 0x0018)\n\n#define WL12XX_REG_INTERRUPT_TRIG         (REGISTERS_BASE + 0x0474)\n#define WL12XX_REG_INTERRUPT_TRIG_H       (REGISTERS_BASE + 0x0478)\n\n \n#define WL12XX_REG_INTERRUPT_MASK         (REGISTERS_BASE + 0x04DC)\n\n \n#define ACX_REG_HINT_MASK_SET          (REGISTERS_BASE + 0x04E0)\n\n \n#define ACX_REG_HINT_MASK_CLR          (REGISTERS_BASE + 0x04E4)\n\n \n#define WL12XX_REG_INTERRUPT_NO_CLEAR     (REGISTERS_BASE + 0x04E8)\n\n \n#define ACX_REG_INTERRUPT_CLEAR        (REGISTERS_BASE + 0x04F8)\n\n \n#define WL12XX_REG_INTERRUPT_ACK          (REGISTERS_BASE + 0x04F0)\n\n#define WL12XX_REG_RX_DRIVER_COUNTER\t(REGISTERS_BASE + 0x0538)\n\n \n#define SOR_CFG                        (REGISTERS_BASE + 0x0800)\n\n \n\n \n#define WL12XX_REG_ECPU_CONTROL           (REGISTERS_BASE + 0x0804)\n\n#define WL12XX_HI_CFG\t\t\t(REGISTERS_BASE + 0x0808)\n\n \n#define ACX_REG_EE_START               (REGISTERS_BASE + 0x080C)\n\n#define WL12XX_OCP_POR_CTR\t\t(REGISTERS_BASE + 0x09B4)\n#define WL12XX_OCP_DATA_WRITE\t\t(REGISTERS_BASE + 0x09B8)\n#define WL12XX_OCP_DATA_READ\t\t(REGISTERS_BASE + 0x09BC)\n#define WL12XX_OCP_CMD\t\t\t(REGISTERS_BASE + 0x09C0)\n\n#define WL12XX_HOST_WR_ACCESS\t\t(REGISTERS_BASE + 0x09F8)\n\n#define WL12XX_CHIP_ID_B\t\t(REGISTERS_BASE + 0x5674)\n\n#define WL12XX_ENABLE\t\t\t(REGISTERS_BASE + 0x5450)\n\n \n#define WL12XX_ELP_CFG_MODE\t\t(REGISTERS_BASE + 0x5804)\n#define WL12XX_ELP_CMD\t\t\t(REGISTERS_BASE + 0x5808)\n#define WL12XX_PLL_CAL_TIME\t\t(REGISTERS_BASE + 0x5810)\n#define WL12XX_CLK_REQ_TIME\t\t(REGISTERS_BASE + 0x5814)\n#define WL12XX_CLK_BUF_TIME\t\t(REGISTERS_BASE + 0x5818)\n\n#define WL12XX_CFG_PLL_SYNC_CNT\t\t(REGISTERS_BASE + 0x5820)\n\n \n#define WL12XX_SCR_PAD0\t\t\t(REGISTERS_BASE + 0x5608)\n#define WL12XX_SCR_PAD1\t\t\t(REGISTERS_BASE + 0x560C)\n#define WL12XX_SCR_PAD2\t\t\t(REGISTERS_BASE + 0x5610)\n#define WL12XX_SCR_PAD3\t\t\t(REGISTERS_BASE + 0x5614)\n#define WL12XX_SCR_PAD4\t\t\t(REGISTERS_BASE + 0x5618)\n#define WL12XX_SCR_PAD4_SET\t\t(REGISTERS_BASE + 0x561C)\n#define WL12XX_SCR_PAD4_CLR\t\t(REGISTERS_BASE + 0x5620)\n#define WL12XX_SCR_PAD5\t\t\t(REGISTERS_BASE + 0x5624)\n#define WL12XX_SCR_PAD5_SET\t\t(REGISTERS_BASE + 0x5628)\n#define WL12XX_SCR_PAD5_CLR\t\t(REGISTERS_BASE + 0x562C)\n#define WL12XX_SCR_PAD6\t\t\t(REGISTERS_BASE + 0x5630)\n#define WL12XX_SCR_PAD7\t\t\t(REGISTERS_BASE + 0x5634)\n#define WL12XX_SCR_PAD8\t\t\t(REGISTERS_BASE + 0x5638)\n#define WL12XX_SCR_PAD9\t\t\t(REGISTERS_BASE + 0x563C)\n\n \n#define WL12XX_SPARE_A1\t\t\t(REGISTERS_BASE + 0x0994)\n#define WL12XX_SPARE_A2\t\t\t(REGISTERS_BASE + 0x0998)\n#define WL12XX_SPARE_A3\t\t\t(REGISTERS_BASE + 0x099C)\n#define WL12XX_SPARE_A4\t\t\t(REGISTERS_BASE + 0x09A0)\n#define WL12XX_SPARE_A5\t\t\t(REGISTERS_BASE + 0x09A4)\n#define WL12XX_SPARE_A6\t\t\t(REGISTERS_BASE + 0x09A8)\n#define WL12XX_SPARE_A7\t\t\t(REGISTERS_BASE + 0x09AC)\n#define WL12XX_SPARE_A8\t\t\t(REGISTERS_BASE + 0x09B0)\n#define WL12XX_SPARE_B1\t\t\t(REGISTERS_BASE + 0x5420)\n#define WL12XX_SPARE_B2\t\t\t(REGISTERS_BASE + 0x5424)\n#define WL12XX_SPARE_B3\t\t\t(REGISTERS_BASE + 0x5428)\n#define WL12XX_SPARE_B4\t\t\t(REGISTERS_BASE + 0x542C)\n#define WL12XX_SPARE_B5\t\t\t(REGISTERS_BASE + 0x5430)\n#define WL12XX_SPARE_B6\t\t\t(REGISTERS_BASE + 0x5434)\n#define WL12XX_SPARE_B7\t\t\t(REGISTERS_BASE + 0x5438)\n#define WL12XX_SPARE_B8\t\t\t(REGISTERS_BASE + 0x543C)\n\n#define WL12XX_PLL_PARAMETERS\t\t(REGISTERS_BASE + 0x6040)\n#define WL12XX_WU_COUNTER_PAUSE\t\t(REGISTERS_BASE + 0x6008)\n#define WL12XX_WELP_ARM_COMMAND\t\t(REGISTERS_BASE + 0x6100)\n#define WL12XX_DRPW_SCRATCH_START\t(DRPW_BASE + 0x002C)\n\n#define WL12XX_CMD_MBOX_ADDRESS\t\t0x407B4\n\n#define ACX_REG_EEPROM_START_BIT BIT(1)\n\n \n\n \n#define WL12XX_REG_COMMAND_MAILBOX_PTR\t\t(WL12XX_SCR_PAD0)\n\n \n#define WL12XX_REG_EVENT_MAILBOX_PTR\t\t(WL12XX_SCR_PAD1)\n\n \n#define ACX_EE_CTL_REG                      EE_CTL\n#define EE_WRITE                            0x00000001ul\n#define EE_READ                             0x00000002ul\n\n \n#define ACX_EE_ADDR_REG                     EE_ADDR\n\n \n#define ACX_EE_DATA_REG                     EE_DATA\n\n \n#define ACX_EE_CFG                          EE_CFG\n\n \n#define ACX_GPIO_OUT_REG            GPIO_OUT\n#define ACX_MAX_GPIO_LINES          15\n\n \n#define ACX_CONT_WIND_CFG_REG    CONT_WIND_CFG\n#define ACX_CONT_WIND_MIN_MASK   0x0000007f\n#define ACX_CONT_WIND_MAX        0x03ff0000\n\n#define REF_FREQ_19_2                       0\n#define REF_FREQ_26_0                       1\n#define REF_FREQ_38_4                       2\n#define REF_FREQ_40_0                       3\n#define REF_FREQ_33_6                       4\n#define REF_FREQ_NUM                        5\n\n#define LUT_PARAM_INTEGER_DIVIDER           0\n#define LUT_PARAM_FRACTIONAL_DIVIDER        1\n#define LUT_PARAM_ATTN_BB                   2\n#define LUT_PARAM_ALPHA_BB                  3\n#define LUT_PARAM_STOP_TIME_BB              4\n#define LUT_PARAM_BB_PLL_LOOP_FILTER        5\n#define LUT_PARAM_NUM                       6\n\n#define WL12XX_EEPROMLESS_IND\t\t(WL12XX_SCR_PAD4)\n#define USE_EEPROM                          0\n#define NVS_DATA_BUNDARY_ALIGNMENT          4\n\n \n#define FW_HDR_SIZE 8\n\n \n\n#define SHORT_PREAMBLE_BIT   BIT(0)  \n#define OFDM_RATE_BIT        BIT(6)\n#define PBCC_RATE_BIT        BIT(7)\n\nenum {\n\tCCK_LONG = 0,\n\tCCK_SHORT = SHORT_PREAMBLE_BIT,\n\tPBCC_LONG = PBCC_RATE_BIT,\n\tPBCC_SHORT = PBCC_RATE_BIT | SHORT_PREAMBLE_BIT,\n\tOFDM = OFDM_RATE_BIT\n};\n\n \n\n#define OCP_CMD_LOOP\t\t32\n#define OCP_CMD_WRITE\t\t0x1\n#define OCP_CMD_READ\t\t0x2\n#define OCP_READY_MASK\t\tBIT(18)\n#define OCP_STATUS_MASK\t\t(BIT(16) | BIT(17))\n#define OCP_STATUS_NO_RESP\t0x00000\n#define OCP_STATUS_OK\t\t0x10000\n#define OCP_STATUS_REQ_FAILED\t0x20000\n#define OCP_STATUS_RESP_ERROR\t0x30000\n\n#define OCP_REG_POLARITY     0x0064\n#define OCP_REG_CLK_TYPE     0x0448\n#define OCP_REG_CLK_POLARITY 0x0cb2\n#define OCP_REG_CLK_PULL     0x0cb4\n\n#define POLARITY_LOW         BIT(1)\n#define NO_PULL              (BIT(14) | BIT(15))\n\n#define FREF_CLK_TYPE_BITS     0xfffffe7f\n#define CLK_REQ_PRCM           0x100\n#define FREF_CLK_POLARITY_BITS 0xfffff8ff\n#define CLK_REQ_OUTN_SEL       0x700\n\n#define WU_COUNTER_PAUSE_VAL 0x3FF\n\n \n#define SYS_CLK_CFG_REG              0x2200\n \n#define MCS_PLL_CLK_SEL_FREF         BIT(0)\n \n#define WL_CLK_REQ_TYPE_FREF         BIT(3)\n#define WL_CLK_REQ_TYPE_PG2          (BIT(3) | BIT(2))\n \n#define PRCM_CM_EN_MUX_WLAN_FREF     BIT(4)\n\n#define TCXO_ILOAD_INT_REG           0x2264\n#define TCXO_CLK_DETECT_REG          0x2266\n\n#define TCXO_DET_FAILED              BIT(4)\n\n#define FREF_ILOAD_INT_REG           0x2084\n#define FREF_CLK_DETECT_REG          0x2086\n#define FREF_CLK_DETECT_FAIL         BIT(4)\n\n \n#define WL_SPARE_REG                 0x2320\n#define WL_SPARE_VAL                 BIT(2)\n \n#define WL_SPARE_MASK_8526           (BIT(6) | BIT(5) | BIT(3))\n\n#define PLL_LOCK_COUNTERS_REG        0xD8C\n#define PLL_LOCK_COUNTERS_COEX       0x0F\n#define PLL_LOCK_COUNTERS_MCS        0xF0\n#define MCS_PLL_OVERRIDE_REG         0xD90\n#define MCS_PLL_CONFIG_REG           0xD92\n#define MCS_SEL_IN_FREQ_MASK         0x0070\n#define MCS_SEL_IN_FREQ_SHIFT        4\n#define MCS_PLL_CONFIG_REG_VAL       0x73\n#define MCS_PLL_ENABLE_HP            (BIT(0) | BIT(1))\n\n#define MCS_PLL_M_REG                0xD94\n#define MCS_PLL_N_REG                0xD96\n#define MCS_PLL_M_REG_VAL            0xC8\n#define MCS_PLL_N_REG_VAL            0x07\n\n#define SDIO_IO_DS                   0xd14\n\n \nenum {\n\tHCI_IO_DS_8MA = 0,\n\tHCI_IO_DS_4MA = 1,  \n\tHCI_IO_DS_6MA = 2,\n\tHCI_IO_DS_2MA = 3,\n};\n\n \n\n \n#define WL12XX_INTR_TRIG_CMD\t\tBIT(0)\n\n \n#define WL12XX_INTR_TRIG_EVENT_ACK\tBIT(1)\n\n \n#define HI_CFG_UART_ENABLE          0x00000004\n#define HI_CFG_RST232_ENABLE        0x00000008\n#define HI_CFG_CLOCK_REQ_SELECT     0x00000010\n#define HI_CFG_HOST_INT_ENABLE      0x00000020\n#define HI_CFG_VLYNQ_OUTPUT_ENABLE  0x00000040\n#define HI_CFG_HOST_INT_ACTIVE_LOW  0x00000080\n#define HI_CFG_UART_TX_OUT_GPIO_15  0x00000100\n#define HI_CFG_UART_TX_OUT_GPIO_14  0x00000200\n#define HI_CFG_UART_TX_OUT_GPIO_7   0x00000400\n\n#define HI_CFG_DEF_VAL              \\\n\t(HI_CFG_UART_ENABLE |        \\\n\tHI_CFG_RST232_ENABLE |      \\\n\tHI_CFG_CLOCK_REQ_SELECT |   \\\n\tHI_CFG_HOST_INT_ENABLE)\n\n#define WL127X_REG_FUSE_DATA_2_1\t0x050a\n#define WL128X_REG_FUSE_DATA_2_1\t0x2152\n#define PG_VER_MASK\t\t\t0x3c\n#define PG_VER_OFFSET\t\t\t2\n\n#define WL127X_PG_MAJOR_VER_MASK\t0x3\n#define WL127X_PG_MAJOR_VER_OFFSET\t0x0\n#define WL127X_PG_MINOR_VER_MASK\t0xc\n#define WL127X_PG_MINOR_VER_OFFSET\t0x2\n\n#define WL128X_PG_MAJOR_VER_MASK\t0xc\n#define WL128X_PG_MAJOR_VER_OFFSET\t0x2\n#define WL128X_PG_MINOR_VER_MASK\t0x3\n#define WL128X_PG_MINOR_VER_OFFSET\t0x0\n\n#define WL127X_PG_GET_MAJOR(pg_ver) ((pg_ver & WL127X_PG_MAJOR_VER_MASK) >> \\\n\t\t\t\t     WL127X_PG_MAJOR_VER_OFFSET)\n#define WL127X_PG_GET_MINOR(pg_ver) ((pg_ver & WL127X_PG_MINOR_VER_MASK) >> \\\n\t\t\t\t     WL127X_PG_MINOR_VER_OFFSET)\n#define WL128X_PG_GET_MAJOR(pg_ver) ((pg_ver & WL128X_PG_MAJOR_VER_MASK) >> \\\n\t\t\t\t     WL128X_PG_MAJOR_VER_OFFSET)\n#define WL128X_PG_GET_MINOR(pg_ver) ((pg_ver & WL128X_PG_MINOR_VER_MASK) >> \\\n\t\t\t\t     WL128X_PG_MINOR_VER_OFFSET)\n\n#define WL12XX_REG_FUSE_BD_ADDR_1\t0x00310eb4\n#define WL12XX_REG_FUSE_BD_ADDR_2\t0x00310eb8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}