// Seed: 3480319474
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    output wand  _id_0[-1 : -1],
    input  wand  id_1,
    output wire  id_2,
    output logic id_3
);
  initial id_3 <= 1;
  logic id_5 = -1 << 1, id_6[1 : id_0] = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6
  );
  parameter id_7 = 1;
endmodule
