0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/CLA_logic.v,1717476336,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/FMUL.v,,CLA_Logic,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/FMUL.v,1717320000,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/GP_Generate.v,,FMUL,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/GP_Generate.v,1717476350,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/adder.v,,GP_Generate,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/adder.v,1717476276,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/mult.v,,adder,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/mult.v,1717476292,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,,mult,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,1717476535,verilog,,,,tb,,,,,,,,
