Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 25 14:34:38 2022
| Host         : ECE419-92QW0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file highest_level_timing_summary_routed.rpt -pb highest_level_timing_summary_routed.pb -rpx highest_level_timing_summary_routed.rpx -warn_on_violation
| Design       : highest_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF1/q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/FF2/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/AUTO/COMPCOUNT/cteal_15_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/FSM/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/FSM/state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/FSM/state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/AUTO/FSM/state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/U_HEAP_PQ/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/U_HEAP_PQ/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/U_HEAP_PQ/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CORE/U_HEAP_PQ/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CORE/U_HEAP_PQ/heap_size_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.669        0.000                      0                  375        0.122        0.000                      0                  375        6.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.669        0.000                      0                  375        0.122        0.000                      0                  375        6.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 3.500ns (43.101%)  route 4.620ns (56.899%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 19.025 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.825    13.411    CORE/U_HEAP_PQ/p_1_out
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.602    19.025    CORE/U_HEAP_PQ/CLK
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][7]/C
                         clock pessimism              0.259    19.284    
                         clock uncertainty           -0.035    19.248    
    SLICE_X6Y57          FDRE (Setup_fdre_C_CE)      -0.169    19.079    CORE/U_HEAP_PQ/kvo_reg[key][7]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 3.500ns (43.101%)  route 4.620ns (56.899%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 19.025 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.825    13.411    CORE/U_HEAP_PQ/p_1_out
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.602    19.025    CORE/U_HEAP_PQ/CLK
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][3]/C
                         clock pessimism              0.259    19.284    
                         clock uncertainty           -0.035    19.248    
    SLICE_X6Y57          FDRE (Setup_fdre_C_CE)      -0.169    19.079    CORE/U_HEAP_PQ/kvo_reg[value][3]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 3.500ns (43.101%)  route 4.620ns (56.899%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 19.025 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.825    13.411    CORE/U_HEAP_PQ/p_1_out
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.602    19.025    CORE/U_HEAP_PQ/CLK
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][7]/C
                         clock pessimism              0.259    19.284    
                         clock uncertainty           -0.035    19.248    
    SLICE_X6Y57          FDRE (Setup_fdre_C_CE)      -0.169    19.079    CORE/U_HEAP_PQ/kvo_reg[value][7]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.500ns (44.956%)  route 4.285ns (55.044%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.490    13.076    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][0]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[key][0]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.500ns (44.956%)  route 4.285ns (55.044%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.490    13.076    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][4]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[key][4]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.500ns (44.956%)  route 4.285ns (55.044%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.490    13.076    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][1]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[value][1]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.500ns (44.956%)  route 4.285ns (55.044%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.490    13.076    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][4]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[value][4]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.500ns (44.956%)  route 4.285ns (55.044%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.490    13.076    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][5]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[value][5]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 3.500ns (44.962%)  route 4.284ns (55.038%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.489    13.075    CORE/U_HEAP_PQ/p_1_out
    SLICE_X5Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][1]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[key][1]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 3.500ns (44.962%)  route 4.284ns (55.038%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.688     5.290    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.744 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DOADO[11]
                         net (fo=8, routed)           1.361     9.105    CORE/U_HEAP_PQ/U_HEAPMEM/DOADO[11]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.229 r  CORE/U_HEAP_PQ/U_HEAPMEM/we1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.229    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.779 r  CORE/U_HEAP_PQ/we1_carry/CO[3]
                         net (fo=30, routed)          1.196    10.975    CORE/U_HEAP_PQ/U_HEAPMEM/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.099 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8/O
                         net (fo=1, routed)           0.670    11.769    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_8_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.893 f  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3/O
                         net (fo=1, routed)           0.568    12.462    CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.586 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][7]_i_1/O
                         net (fo=16, routed)          0.489    13.075    CORE/U_HEAP_PQ/p_1_out
    SLICE_X5Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    19.026    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][2]/C
                         clock pessimism              0.259    19.285    
                         clock uncertainty           -0.035    19.249    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    19.044    CORE/U_HEAP_PQ/kvo_reg[key][2]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  5.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/i_kv_reg[key][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.995%)  route 0.289ns (58.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.574     1.493    CORE/U_HEAP_PQ/CLK
    SLICE_X10Y58         FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[key][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  CORE/U_HEAP_PQ/i_kv_reg[key][4]/Q
                         net (fo=5, routed)           0.173     1.830    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3[4]
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_i_12/O
                         net (fo=2, routed)           0.116     1.991    CORE/U_HEAP_PQ/U_HEAPMEM/DIADI[12]
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.887     2.052    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.869    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/i_kv_reg[key][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/min_kv_reg[key][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.575     1.494    CORE/U_HEAP_PQ/CLK
    SLICE_X11Y56         FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[key][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  CORE/U_HEAP_PQ/i_kv_reg[key][7]/Q
                         net (fo=5, routed)           0.099     1.735    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3[7]
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  CORE/U_HEAP_PQ/U_HEAPMEM/min_kv[key][7]_i_2/O
                         net (fo=1, routed)           0.000     1.780    CORE/U_HEAP_PQ/U_HEAPMEM_n_63
    SLICE_X10Y56         FDRE                                         r  CORE/U_HEAP_PQ/min_kv_reg[key][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.846     2.011    CORE/U_HEAP_PQ/CLK
    SLICE_X10Y56         FDRE                                         r  CORE/U_HEAP_PQ/min_kv_reg[key][7]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.120     1.627    CORE/U_HEAP_PQ/min_kv_reg[key][7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/j_kv_reg[key][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.849%)  route 0.321ns (58.151%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.574     1.493    CORE/U_HEAP_PQ/CLK
    SLICE_X11Y57         FDRE                                         r  CORE/U_HEAP_PQ/j_kv_reg[key][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  CORE/U_HEAP_PQ/j_kv_reg[key][7]/Q
                         net (fo=1, routed)           0.091     1.725    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_4[7]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_i_57/O
                         net (fo=1, routed)           0.054     1.824    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_i_57_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_i_9/O
                         net (fo=2, routed)           0.176     2.045    CORE/U_HEAP_PQ/U_HEAPMEM/DIADI[15]
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.887     2.052    CORE/U_HEAP_PQ/U_HEAPMEM/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.869    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/kvo_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/AUTO/COMPCOUNT/FF1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.603     1.522    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CORE/U_HEAP_PQ/kvo_reg[key][3]/Q
                         net (fo=2, routed)           0.121     1.784    CORE/AUTO/COMPCOUNT/FF1/q_reg[7]_0[3]
    SLICE_X4Y57          FDRE                                         r  CORE/AUTO/COMPCOUNT/FF1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.873     2.038    CORE/AUTO/COMPCOUNT/FF1/CLK
    SLICE_X4Y57          FDRE                                         r  CORE/AUTO/COMPCOUNT/FF1/q_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.070     1.607    CORE/AUTO/COMPCOUNT/FF1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/ni_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/nmin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.604     1.523    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/ni_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CORE/U_HEAP_PQ/ni_reg[2]/Q
                         net (fo=15, routed)          0.098     1.762    CORE/U_HEAP_PQ/in20[3]
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  CORE/U_HEAP_PQ/nmin[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    CORE/U_HEAP_PQ/nmin_next[3]
    SLICE_X5Y50          FDRE                                         r  CORE/U_HEAP_PQ/nmin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.875     2.040    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y50          FDRE                                         r  CORE/U_HEAP_PQ/nmin_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.627    CORE/U_HEAP_PQ/nmin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/kvo_reg[key][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/AUTO/COMPCOUNT/FF1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.602     1.521    CORE/U_HEAP_PQ/CLK
    SLICE_X6Y57          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  CORE/U_HEAP_PQ/kvo_reg[key][7]/Q
                         net (fo=2, routed)           0.111     1.796    CORE/AUTO/COMPCOUNT/FF1/q_reg[7]_0[7]
    SLICE_X4Y57          FDRE                                         r  CORE/AUTO/COMPCOUNT/FF1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.873     2.038    CORE/AUTO/COMPCOUNT/FF1/CLK
    SLICE_X4Y57          FDRE                                         r  CORE/AUTO/COMPCOUNT/FF1/q_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.071     1.608    CORE/AUTO/COMPCOUNT/FF1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/ni_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/nmin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.604     1.523    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y52          FDSE                                         r  CORE/U_HEAP_PQ/ni_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  CORE/U_HEAP_PQ/ni_reg[0]/Q
                         net (fo=10, routed)          0.110     1.774    CORE/U_HEAP_PQ/in20[1]
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  CORE/U_HEAP_PQ/nmin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    CORE/U_HEAP_PQ/nmin_next[1]
    SLICE_X5Y52          FDRE                                         r  CORE/U_HEAP_PQ/nmin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.875     2.040    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y52          FDRE                                         r  CORE/U_HEAP_PQ/nmin_reg[1]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.091     1.627    CORE/U_HEAP_PQ/nmin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 RGB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            RGB/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.602     1.521    RGB/CLK
    SLICE_X1Y60          FDRE                                         r  RGB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RGB/q_reg[0]/Q
                         net (fo=6, routed)           0.131     1.794    RGB/q_reg[0]
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.049     1.843 r  RGB/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    RGB/p_0_in[3]
    SLICE_X0Y60          FDRE                                         r  RGB/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.875     2.040    RGB/CLK
    SLICE_X0Y60          FDRE                                         r  RGB/q_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.107     1.641    RGB/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/nmin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/ni_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.604     1.523    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y50          FDRE                                         r  CORE/U_HEAP_PQ/nmin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CORE/U_HEAP_PQ/nmin_reg[3]/Q
                         net (fo=3, routed)           0.122     1.786    CORE/U_HEAP_PQ/nmin[3]
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  CORE/U_HEAP_PQ/ni[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    CORE/U_HEAP_PQ/ni[3]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/ni_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.875     2.040    CORE/U_HEAP_PQ/CLK
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/ni_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.628    CORE/U_HEAP_PQ/ni_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/kvo_reg[key][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/AUTO/COMPCOUNT/FF1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.906%)  route 0.180ns (56.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.603     1.522    CORE/U_HEAP_PQ/CLK
    SLICE_X5Y56          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CORE/U_HEAP_PQ/kvo_reg[key][1]/Q
                         net (fo=2, routed)           0.180     1.843    CORE/AUTO/COMPCOUNT/FF1/q_reg[7]_0[1]
    SLICE_X3Y56          FDRE                                         r  CORE/AUTO/COMPCOUNT/FF1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     2.042    CORE/AUTO/COMPCOUNT/FF1/CLK
    SLICE_X3Y56          FDRE                                         r  CORE/AUTO/COMPCOUNT/FF1/q_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.070     1.632    CORE/AUTO/COMPCOUNT/FF1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB18_X0Y22    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X3Y56     CORE/AUTO/COMPCOUNT/FF1/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X3Y56     CORE/AUTO/COMPCOUNT/FF1/q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X11Y56    CORE/U_HEAP_PQ/i_kv_reg[value][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X11Y55    CORE/U_HEAP_PQ/j_kv_reg[key][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X9Y57     CORE/U_HEAP_PQ/j_kv_reg[key][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X9Y57     CORE/U_HEAP_PQ/j_kv_reg[value][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X9Y58     CORE/U_HEAP_PQ/min_kv_reg[key][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X10Y55    CORE/U_HEAP_PQ/min_kv_reg[key][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X8Y57     CORE/U_HEAP_PQ/min_kv_reg[key][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X10Y55    CORE/U_HEAP_PQ/min_kv_reg[key][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X10Y56    CORE/U_HEAP_PQ/min_kv_reg[key][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X10Y56    CORE/U_HEAP_PQ/min_kv_reg[value][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y65     sDB/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y65     sDB/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y65     sDB/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y66     sDB/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y66     sDB/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y66     sDB/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y66     sDB/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X0Y65     sDB/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X4Y57     CORE/AUTO/COMPCOUNT/FF1/q_reg[0]/C



