# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Aug  2 04:56:22 2019


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock                                              Clock                     Clock
Level     Clock                                 Frequency     Period        Type                                               Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                724.0 MHz     1.381         system                                             system_clkgroup           1    
                                                                                                                                                              
0 -       top|FT601_CLK                         363.1 MHz     2.754         inferred                                           Autoconstr_clkgroup_1     252  
                                                                                                                                                              
0 -       ddrx1|sclk_inferred_clock             1.0 MHz       1000.000      inferred                                           Autoconstr_clkgroup_0     35   
1 .         deserializer|sclk_derived_clock     1.0 MHz       1000.000      derived (from ddrx1|sclk_inferred_clock)           Autoconstr_clkgroup_0     25   
2 ..          dec_8b10b|ko_derived_clock        1.0 MHz       1000.000      derived (from deserializer|sclk_derived_clock)     Autoconstr_clkgroup_0     1    
==============================================================================================================================================================
