INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/sim/bit_buffer_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_buffer_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_2/sim/design_1_processing_system7_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_zycap_0_0/ipshared/a6fe/verilog/icap_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icap_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_zycap_0_0/src/zycap_icap_ctrl_0_1/sim/zycap_icap_ctrl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zycap_icap_ctrl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/7714/src/zycap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zycap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_zycap_0_0/sim/design_1_zycap_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zycap_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/a6bf/src/partial_led_test_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_led_test_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/a6bf/hdl/partial_led_test_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_led_test_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_partial_led_test_0_0/sim/design_1_partial_led_test_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_partial_led_test_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1CTJNZT
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_J9SI8R
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1B7MKZE
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1W60HW0
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_8NCF02
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_1UQ1PUB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_aes_0_1/src/axis_dwidth_converter_0_1/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_aes_0_1/src/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/hdl/aes_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/hdl/aes_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_v1_0
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/hdl/aes_v1_0.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_aes_0_1/sim/design_1_aes_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aes_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_bridge
INFO: [VRFC 10-2458] undeclared symbol Lcl_tlast, assumed default net type wire [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:611]
INFO: [VRFC 10-2458] undeclared symbol fifo2_valid, assumed default net type wire [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:648]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/framePassThru.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framePassThru
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/framedecrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framedecrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/new/framedecrementer_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framedecrementer_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/frameincrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frameincrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/frameincrementer_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frameincrementer_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/rx_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxarb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/tx_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txarb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_top
WARNING: [VRFC 10-2369] data object rxif_fifo_tvalid is already declared [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:159]
ERROR: [VRFC 10-1350] second declaration of rxif_fifo_tvalid ignored [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:159]
ERROR: [VRFC 10-1040] module sys_top ignored due to previous errors [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:23]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/sim/design_1_rst_processing_system7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_processing_system7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/sim/design_1_axi_bram_ctrl_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_3_0/sim/design_1_axi_bram_ctrl_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/sim/zycap_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zycap_axi_dma_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_afc3_psr_aclk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_dma_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/cipher_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cipher_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/math.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/state_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/cipher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cipher
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/encryption_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encryption_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/inv_cipher_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_cipher_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/inv_cipher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_cipher
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/decrementor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decrementor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/decryption_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decryption_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/key_expander.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expander
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/dp_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dp_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/key_expansion_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expansion_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/key_expansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expansion
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/aes_module_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_module_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/aes_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_wrapper
ERROR: [VRFC 10-149] 'aes_module' is not compiled in library xil_defaultlib [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/aes_wrapper.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/aes_wrapper.vhd:44]
INFO: [VRFC 10-240] VHDL file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/bd/design_1/ipshared/1fa4/src/aes_wrapper.vhd ignored due to errors
