<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Apps\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml fpgaloop.twx fpgaloop.ncd -o fpgaloop.twr
fpgaloop.pcf

</twCmdLine><twDesign>fpgaloop.ncd</twDesign><twDesignPath>fpgaloop.ncd</twDesignPath><twPCF>fpgaloop.pcf</twPCF><twPcfPath>fpgaloop.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.666 ns HIGH 50%;</twConstName><twItemCnt>1319</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>931</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.112</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA2), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.277</twSlack><twSrc BELType="FF">wea_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.049</twTotPathDel><twClkSkew dest = "0.710" src = "0.682">-0.028</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wea_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wea_0</twComp><twBEL>wea_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA2</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">4.302</twDelInfo><twComp>wea_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>4.302</twRouteDel><twTotDel>5.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA3), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.444</twSlack><twSrc BELType="FF">wea_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.882</twTotPathDel><twClkSkew dest = "0.710" src = "0.682">-0.028</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wea_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wea_0</twComp><twBEL>wea_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA3</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">4.135</twDelInfo><twComp>wea_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>4.135</twRouteDel><twTotDel>4.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.WEA2), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.465</twSlack><twSrc BELType="FF">wea_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.854</twTotPathDel><twClkSkew dest = "0.703" src = "0.682">-0.021</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wea_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wea_0</twComp><twBEL>wea_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.WEA2</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">4.107</twDelInfo><twComp>wea_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>4.107</twRouteDel><twTotDel>4.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.666 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y30.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">byte_h_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>byte_h_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>byte_h&lt;3&gt;</twComp><twBEL>byte_h_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>byte_h&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y30.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">addra_9</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addra_9</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y41.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>addra&lt;12&gt;</twComp><twBEL>addra_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>addra&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point byte_l_6 (SLICE_X15Y54.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">byte_h_6</twSrc><twDest BELType="FF">byte_l_6</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>byte_h_6</twSrc><twDest BELType='FF'>byte_l_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>byte_h&lt;7&gt;</twComp><twBEL>byte_h_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.057</twDelInfo><twComp>byte_h&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>byte_h&lt;7&gt;</twComp><twBEL>byte_h&lt;6&gt;_rt</twBEL><twBEL>byte_l_6</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.057</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_BUFGP</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.542" period="16.666" constraintValue="16.666" deviceLimit="3.124" freqLimit="320.102" physResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.542" period="16.666" constraintValue="16.666" deviceLimit="3.124" freqLimit="320.102" physResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.542" period="16.666" constraintValue="16.666" deviceLimit="3.124" freqLimit="320.102" physResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_2 = PERIOD TIMEGRP &quot;clkb&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>1391</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>307</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.742</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y0.ADDRB10), 8 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.258</twSlack><twSrc BELType="FF">count_h_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.712</twTotPathDel><twClkSkew dest = "0.668" src = "0.663">-0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;3&gt;</twComp><twBEL>count_h_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>count_h&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.017</twDelInfo><twComp>addrb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>6.382</twRouteDel><twTotDel>7.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.385</twSlack><twSrc BELType="FF">count_h_2</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.585</twTotPathDel><twClkSkew dest = "0.668" src = "0.663">-0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_2</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;3&gt;</twComp><twBEL>count_h_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>count_h&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.017</twDelInfo><twComp>addrb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>6.255</twRouteDel><twTotDel>7.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.461</twSlack><twSrc BELType="FF">count_h_5</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.506</twTotPathDel><twClkSkew dest = "0.668" src = "0.666">-0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_5</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;7&gt;</twComp><twBEL>count_h_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>count_h&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.017</twDelInfo><twComp>addrb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>6.176</twRouteDel><twTotDel>7.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRB10), 8 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.629</twSlack><twSrc BELType="FF">count_h_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.334</twTotPathDel><twClkSkew dest = "0.661" src = "0.663">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;3&gt;</twComp><twBEL>count_h_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>count_h&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.639</twDelInfo><twComp>addrb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>7.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.756</twSlack><twSrc BELType="FF">count_h_2</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.207</twTotPathDel><twClkSkew dest = "0.661" src = "0.663">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_2</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;3&gt;</twComp><twBEL>count_h_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>count_h&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.639</twDelInfo><twComp>addrb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>5.877</twRouteDel><twTotDel>7.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.832</twSlack><twSrc BELType="FF">count_h_5</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.128</twTotPathDel><twClkSkew dest = "0.661" src = "0.666">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_5</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;7&gt;</twComp><twBEL>count_h_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>count_h&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.639</twDelInfo><twComp>addrb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>5.798</twRouteDel><twTotDel>7.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y0.ADDRB9), 7 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.782</twSlack><twSrc BELType="FF">count_h_0</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.188</twTotPathDel><twClkSkew dest = "0.668" src = "0.663">-0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_0</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;3&gt;</twComp><twBEL>count_h_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>count_h&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.547</twDelInfo><twComp>addrb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>5.912</twRouteDel><twTotDel>7.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.909</twSlack><twSrc BELType="FF">count_h_2</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.061</twTotPathDel><twClkSkew dest = "0.668" src = "0.663">-0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_2</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;3&gt;</twComp><twBEL>count_h_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>count_h&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.547</twDelInfo><twComp>addrb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>5.785</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.985</twSlack><twSrc BELType="FF">count_h_5</twSrc><twDest BELType="RAM">ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.982</twTotPathDel><twClkSkew dest = "0.668" src = "0.666">-0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_h_5</twSrc><twDest BELType='RAM'>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_h&lt;7&gt;</twComp><twBEL>count_h_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>count_h&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Msub_addrb&lt;7:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addrb&lt;6&gt;</twComp><twBEL>Msub_addrb&lt;7:0&gt;_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.547</twDelInfo><twComp>addrb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>5.706</twRouteDel><twTotDel>6.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_2 = PERIOD TIMEGRP &quot;clkb&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hs_tmp (SLICE_X3Y41.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">hs_tmp</twSrc><twDest BELType="FF">hs_tmp</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hs_tmp</twSrc><twDest BELType='FF'>hs_tmp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hs_tmp</twComp><twBEL>hs_tmp</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>hs_tmp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>hs_tmp</twComp><twBEL>hs_tmp_glue_rst</twBEL><twBEL>hs_tmp</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point h_on_1 (SLICE_X3Y42.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">h_on_1</twSrc><twDest BELType="FF">h_on_1</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>h_on_1</twSrc><twDest BELType='FF'>h_on_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>h_on&lt;1&gt;</twComp><twBEL>h_on_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>h_on&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>h_on&lt;1&gt;</twComp><twBEL>h_on_1_glue_set</twBEL><twBEL>h_on_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>86.4</twPctLog><twPctRoute>13.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point h_on_0 (SLICE_X3Y42.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.488</twSlack><twSrc BELType="FF">h_on_0</twSrc><twDest BELType="FF">h_on_0</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>h_on_0</twSrc><twDest BELType='FF'>h_on_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>h_on&lt;1&gt;</twComp><twBEL>h_on_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>h_on&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>h_on&lt;1&gt;</twComp><twBEL>h_on_0_glue_set</twBEL><twBEL>h_on_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clkb_BUFGP</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP &quot;clkb&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y20.CLKB" clockNet="clkb_BUFGP"/><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y14.CLKB" clockNet="clkb_BUFGP"/><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="clkb_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="OFFSETOUTDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinOff>7.678</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point rd_l (P98.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstOffOut anchorID="53" twDataPathType="twDataPathMaxDelay"><twSlack>-2.011</twSlack><twSrc BELType="FF">state_FSM_FFd2</twSrc><twDest BELType="PAD">rd_l</twDest><twClkDel>2.703</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>4.950</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>rd_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>rd_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.703</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd2</twSrc><twDest BELType='PAD'>rd_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>cnt_rst</twComp><twBEL>Mmux_rd_l11</twBEL></twPathDel><twPathDel><twSite>P98.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>rd_l_OBUF</twComp></twPathDel><twPathDel><twSite>P98.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>rd_l</twComp><twBEL>rd_l_OBUF</twBEL><twBEL>rd_l</twBEL></twPathDel><twLogDel>3.087</twLogDel><twRouteDel>1.863</twRouteDel><twTotDel>4.950</twTotDel><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="54"><twConstOffOut anchorID="55" twDataPathType="twDataPathMaxDelay"><twSlack>-1.913</twSlack><twSrc BELType="FF">state_FSM_FFd3</twSrc><twDest BELType="PAD">rd_l</twDest><twClkDel>2.703</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>4.852</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>rd_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>rd_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.703</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd3</twSrc><twDest BELType='PAD'>rd_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>cnt_rst</twComp><twBEL>Mmux_rd_l11</twBEL></twPathDel><twPathDel><twSite>P98.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>rd_l_OBUF</twComp></twPathDel><twPathDel><twSite>P98.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>rd_l</twComp><twBEL>rd_l_OBUF</twBEL><twBEL>rd_l</twBEL></twPathDel><twLogDel>3.040</twLogDel><twRouteDel>1.812</twRouteDel><twTotDel>4.852</twTotDel><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point oe_l (P100.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstOffOut anchorID="57" twDataPathType="twDataPathMaxDelay"><twSlack>-1.980</twSlack><twSrc BELType="FF">state_FSM_FFd2</twSrc><twDest BELType="PAD">oe_l</twDest><twClkDel>2.703</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>4.919</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>oe_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>oe_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.703</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd2</twSrc><twDest BELType='PAD'>oe_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pair_FSM_FFd1-In2</twComp><twBEL>oe_l1</twBEL></twPathDel><twPathDel><twSite>P100.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>oe_l_OBUF</twComp></twPathDel><twPathDel><twSite>P100.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>oe_l</twComp><twBEL>oe_l_OBUF</twBEL><twBEL>oe_l</twBEL></twPathDel><twLogDel>3.149</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>4.919</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="58"><twConstOffOut anchorID="59" twDataPathType="twDataPathMaxDelay"><twSlack>-1.935</twSlack><twSrc BELType="FF">state_FSM_FFd3</twSrc><twDest BELType="PAD">oe_l</twDest><twClkDel>2.703</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>4.874</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>oe_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>oe_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.703</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd3</twSrc><twDest BELType='PAD'>oe_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pair_FSM_FFd1-In2</twComp><twBEL>oe_l1</twBEL></twPathDel><twPathDel><twSite>P100.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>oe_l_OBUF</twComp></twPathDel><twPathDel><twSite>P100.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>oe_l</twComp><twBEL>oe_l_OBUF</twBEL><twBEL>oe_l</twBEL></twPathDel><twLogDel>3.102</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>4.874</twTotDel><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point oe_l (P100.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstOffOut anchorID="61" twDataPathType="twDataPathMinDelay"><twSlack>4.034</twSlack><twSrc BELType="FF">state_FSM_FFd2</twSrc><twDest BELType="PAD">oe_l</twDest><twClkDel>1.119</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>2.940</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>oe_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>oe_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.739</twRouteDel><twTotDel>1.119</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd2</twSrc><twDest BELType='PAD'>oe_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pair_FSM_FFd1-In2</twComp><twBEL>oe_l1</twBEL></twPathDel><twPathDel><twSite>P100.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>oe_l_OBUF</twComp></twPathDel><twPathDel><twSite>P100.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>oe_l</twComp><twBEL>oe_l_OBUF</twBEL><twBEL>oe_l</twBEL></twPathDel><twLogDel>1.837</twLogDel><twRouteDel>1.103</twRouteDel><twTotDel>2.940</twTotDel><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="62"><twConstOffOut anchorID="63" twDataPathType="twDataPathMinDelay"><twSlack>3.944</twSlack><twSrc BELType="FF">state_FSM_FFd3</twSrc><twDest BELType="PAD">oe_l</twDest><twClkDel>1.119</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>2.850</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>oe_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>oe_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.739</twRouteDel><twTotDel>1.119</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd3</twSrc><twDest BELType='PAD'>oe_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pair_FSM_FFd1-In2</twComp><twBEL>oe_l1</twBEL></twPathDel><twPathDel><twSite>P100.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>oe_l_OBUF</twComp></twPathDel><twPathDel><twSite>P100.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>oe_l</twComp><twBEL>oe_l_OBUF</twBEL><twBEL>oe_l</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>2.850</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point rd_l (P98.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstOffOut anchorID="65" twDataPathType="twDataPathMinDelay"><twSlack>4.039</twSlack><twSrc BELType="FF">state_FSM_FFd2</twSrc><twDest BELType="PAD">rd_l</twDest><twClkDel>1.119</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>2.945</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>rd_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>rd_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.739</twRouteDel><twTotDel>1.119</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd2</twSrc><twDest BELType='PAD'>rd_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>cnt_rst</twComp><twBEL>Mmux_rd_l11</twBEL></twPathDel><twPathDel><twSite>P98.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>rd_l_OBUF</twComp></twPathDel><twPathDel><twSite>P98.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>rd_l</twComp><twBEL>rd_l_OBUF</twBEL><twBEL>rd_l</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>2.945</twTotDel><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="66"><twConstOffOut anchorID="67" twDataPathType="twDataPathMinDelay"><twSlack>3.957</twSlack><twSrc BELType="FF">state_FSM_FFd3</twSrc><twDest BELType="PAD">rd_l</twDest><twClkDel>1.119</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twDataDel>2.863</twDataDel><twDataSrc>state_FSM_FFd3</twDataSrc><twDataDest>rd_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>rd_l</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.739</twRouteDel><twTotDel>1.119</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd3</twSrc><twDest BELType='PAD'>rd_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>cnt_rst</twComp><twBEL>Mmux_rd_l11</twBEL></twPathDel><twPathDel><twSite>P98.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>rd_l_OBUF</twComp></twPathDel><twPathDel><twSite>P98.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>rd_l</twComp><twBEL>rd_l_OBUF</twBEL><twBEL>rd_l</twBEL></twPathDel><twLogDel>1.779</twLogDel><twRouteDel>1.084</twRouteDel><twTotDel>2.863</twTotDel><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="68" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;</twConstName><twItemCnt>31</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.924</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd1 (SLICE_X22Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstOffIn anchorID="70" twDataPathType="twDataPathMaxDelay"><twSlack>6.076</twSlack><twSrc BELType="PAD">reset_h</twSrc><twDest BELType="FF">state_FSM_FFd1</twDest><twClkDel>2.039</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twOff>9.000</twOff><twOffSrc>reset_h</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_h</twSrc><twDest BELType='FF'>state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>reset_h</twComp><twBEL>reset_h</twBEL><twBEL>reset_h_IBUF</twBEL><twBEL>ProtoComp61.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.693</twDelInfo><twComp>reset_h_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.455</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>3.693</twRouteDel><twTotDel>4.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>2.039</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd3 (SLICE_X22Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffIn anchorID="72" twDataPathType="twDataPathMaxDelay"><twSlack>6.110</twSlack><twSrc BELType="PAD">reset_h</twSrc><twDest BELType="FF">state_FSM_FFd3</twDest><twClkDel>2.039</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twOff>9.000</twOff><twOffSrc>reset_h</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_h</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>reset_h</twComp><twBEL>reset_h</twBEL><twBEL>reset_h_IBUF</twBEL><twBEL>ProtoComp61.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.693</twDelInfo><twComp>reset_h_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>3.693</twRouteDel><twTotDel>4.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>2.039</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd2 (SLICE_X22Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffIn anchorID="74" twDataPathType="twDataPathMaxDelay"><twSlack>6.141</twSlack><twSrc BELType="PAD">reset_h</twSrc><twDest BELType="FF">state_FSM_FFd2</twDest><twClkDel>2.039</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twOff>9.000</twOff><twOffSrc>reset_h</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_h</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>reset_h</twComp><twBEL>reset_h</twBEL><twBEL>reset_h_IBUF</twBEL><twBEL>ProtoComp61.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.693</twDelInfo><twComp>reset_h_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.180</twLogDel><twRouteDel>3.693</twRouteDel><twTotDel>4.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>2.039</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd2 (SLICE_X22Y55.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffIn anchorID="76" twDataPathType="twDataPathMinDelay"><twSlack>0.604</twSlack><twSrc BELType="PAD">rxf_l</twSrc><twDest BELType="FF">state_FSM_FFd2</twDest><twClkDel>2.703</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3</twClkDest><twOff>0.500</twOff><twOffSrc>rxf_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rxf_l</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P99.PAD</twSrcSite><twPathDel><twSite>P99.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rxf_l</twComp><twBEL>rxf_l</twBEL><twBEL>rxf_l_IBUF</twBEL><twBEL>ProtoComp61.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>rxf_l_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2-In1</twBEL><twBEL>state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>1.527</twRouteDel><twTotDel>2.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.703</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point byte_h_3 (SLICE_X18Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstOffIn anchorID="78" twDataPathType="twDataPathMinDelay"><twSlack>0.662</twSlack><twSrc BELType="PAD">d&lt;3&gt;</twSrc><twDest BELType="FF">byte_h_3</twDest><twClkDel>2.708</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>byte_h&lt;3&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;3&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>d&lt;3&gt;</twSrc><twDest BELType='FF'>byte_h_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P121.PAD</twSrcSite><twPathDel><twSite>P121.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>d&lt;3&gt;</twComp><twBEL>d&lt;3&gt;</twBEL><twBEL>d_3_IBUF</twBEL><twBEL>ProtoComp61.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>d_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>byte_h&lt;3&gt;</twComp><twBEL>byte_h_3</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>1.662</twRouteDel><twTotDel>2.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>byte_h_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>2.708</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point byte_h_0 (SLICE_X18Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffIn anchorID="80" twDataPathType="twDataPathMinDelay"><twSlack>0.707</twSlack><twSrc BELType="PAD">d&lt;0&gt;</twSrc><twDest BELType="FF">byte_h_0</twDest><twClkDel>2.708</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>byte_h&lt;3&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;0&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>d&lt;0&gt;</twSrc><twDest BELType='FF'>byte_h_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P116.PAD</twSrcSite><twPathDel><twSite>P116.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>d&lt;0&gt;</twComp><twBEL>d&lt;0&gt;</twBEL><twBEL>d_0_IBUF</twBEL><twBEL>ProtoComp61.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>d_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>byte_h&lt;3&gt;</twComp><twBEL>byte_h_0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>2.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>byte_h_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp61.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>2.708</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twUnmetConstCnt anchorID="81">1</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twSUH2ClkList anchorID="83" twDestWidth="7" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>d&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.388</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.408</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.185</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.162</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.926</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.115</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.326</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_h</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.924</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxf_l</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.104</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="84" twDestWidth="4" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "oe_l" twMinTime = "3.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd_l" twMinTime = "3.957" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>7.796</twRiseRise><twFallRise>5.056</twFallRise><twRiseFall>2.477</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="86" twDestWidth="4"><twDest>clkb</twDest><twClk2SU><twSrc>clkb</twSrc><twRiseRise>7.742</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="87" twDestWidth="7" twWorstWindow="2.820" twWorstSetup="2.924" twWorstHold="-0.104" twWorstSetupSlack="6.076" twWorstHoldSlack="0.604" ><twConstName>OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;</twConstName><twOffInTblRow ><twSrc>d&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.773" twHoldSlack = "0.707" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.207</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.581" twHoldSlack = "0.888" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.388</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.563" twHoldSlack = "0.908" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.408</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.815" twHoldSlack = "0.662" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.185</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.162</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.030" twHoldSlack = "1.426" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.926</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.828" twHoldSlack = "1.615" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.115</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.909" twHoldSlack = "1.540" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.040</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.674" twHoldSlack = "1.768" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.326</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.268</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_h</twSrc><twSUHSlackTime twSetupSlack = "6.076" twHoldSlack = "1.678" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.924</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.178</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxf_l</twSrc><twSUHSlackTime twSetupSlack = "6.460" twHoldSlack = "0.604" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.104</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="88" twDestWidth="4" twMinSlack="-2.011" twMaxSlack="-1.980" twRelSkew="0.031" ><twConstName>OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "oe_l" twSlack = "7.647" twMaxDelayCrnr="f" twMinDelay = "3.944" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rd_l" twSlack = "7.678" twMaxDelayCrnr="f" twMinDelay = "3.957" twMinDelayCrnr="t" twRelSkew = "0.031" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="89"><twErrCnt>2</twErrCnt><twScore>3991</twScore><twSetupScore>3991</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2745</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1449</twConnCnt></twConstCov><twStats anchorID="90"><twMinPer>10.112</twMinPer><twFootnote number="1" /><twMaxFreq>98.892</twMaxFreq><twMinInBeforeClk>2.924</twMinInBeforeClk><twMinOutAfterClk>7.678</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 11 20:19:12 2016 </twTimestamp></twFoot><twClientInfo anchorID="91"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 222 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
