<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_145_12</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i16 0, i16 %i_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i57:0 %i = load i16 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i57:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i57:2 %icmp_ln145 = icmp_eq  i16 %i, i16 49152

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i57:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i57:4 %add_ln145 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i57:5 %br_ln145 = br i1 %icmp_ln145, void %for.inc.i57.split, void %_Z13bf16_to_floatPKtPfi.exit58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i57.split:0 %i_5_cast = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i57.split:2 %buf0_addr = getelementptr i16 %buf0, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="buf0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16">
<![CDATA[
for.inc.i57.split:3 %buf0_load = load i16 %buf0_addr

]]></Node>
<StgValue><ssdm name="buf0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i57.split:8 %store_ln145 = store i16 %add_ln145, i16 %i_5

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
_Z13bf16_to_floatPKtPfi.exit58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i57.split:1 %specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln145"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16">
<![CDATA[
for.inc.i57.split:3 %buf0_load = load i16 %buf0_addr

]]></Node>
<StgValue><ssdm name="buf0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.i57.split:4 %x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %buf0_load, i16 0

]]></Node>
<StgValue><ssdm name="x_f32"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i57.split:5 %bitcast_ln147 = bitcast i32 %x_f32

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i57.split:6 %x_addr = getelementptr i32 %x, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.i57.split:7 %store_ln147 = store i32 %bitcast_ln147, i16 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i57.split:9 %br_ln145 = br void %for.inc.i57

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="x" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="buf0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i_5" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="store_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="i_5" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="42" from="i_5" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="52" from="p_str" to="specpipeline_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="i" to="icmp_ln145" fromId="8" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="icmp_ln145" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="empty" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_58" to="empty" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_58" to="empty" fromId="58" toId="11">
</dataflow>
<dataflow id="62" from="i" to="add_ln145" fromId="8" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="add_ln145" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="icmp_ln145" to="br_ln145" fromId="10" toId="13">
</dataflow>
<dataflow id="66" from="i" to="i_5_cast" fromId="8" toId="14">
</dataflow>
<dataflow id="67" from="buf0" to="buf0_addr" fromId="36" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_68" to="buf0_addr" fromId="68" toId="15">
</dataflow>
<dataflow id="70" from="i_5_cast" to="buf0_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="71" from="buf0_addr" to="buf0_load" fromId="15" toId="16">
</dataflow>
<dataflow id="72" from="add_ln145" to="store_ln145" fromId="12" toId="17">
</dataflow>
<dataflow id="73" from="i_5" to="store_ln145" fromId="5" toId="17">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln145" fromId="74" toId="18">
</dataflow>
<dataflow id="77" from="empty_14" to="specloopname_ln145" fromId="76" toId="18">
</dataflow>
<dataflow id="78" from="buf0_addr" to="buf0_load" fromId="15" toId="19">
</dataflow>
<dataflow id="80" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="x_f32" fromId="79" toId="20">
</dataflow>
<dataflow id="81" from="buf0_load" to="x_f32" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_39" to="x_f32" fromId="39" toId="20">
</dataflow>
<dataflow id="83" from="x_f32" to="bitcast_ln147" fromId="20" toId="21">
</dataflow>
<dataflow id="84" from="x" to="x_addr" fromId="35" toId="22">
</dataflow>
<dataflow id="85" from="StgValue_68" to="x_addr" fromId="68" toId="22">
</dataflow>
<dataflow id="86" from="i_5_cast" to="x_addr" fromId="14" toId="22">
</dataflow>
<dataflow id="87" from="bitcast_ln147" to="store_ln147" fromId="21" toId="23">
</dataflow>
<dataflow id="88" from="x_addr" to="store_ln147" fromId="22" toId="23">
</dataflow>
<dataflow id="89" from="icmp_ln145" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
