+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; inst|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|theSDF_HLS_component_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|theSDF_HLS_component_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                            ; 11    ; 1              ; 3            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                 ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|theiowr                                                                                                                                                                                                                                                                           ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|theSDF_HLS_component_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1                                                                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|fifo|acl_reset_handler_inst                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|fifo                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|acl_reset_handler_inst                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1                                                                                                                                                                                                                                   ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4                                                                                                                                                                                                                                                                                              ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                 ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|theiowr                                                                                                                                                                                                                                                                           ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                   ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|theiowr                                                                                                                                                                                                                                                                             ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3                                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|theSDF_HLS_component_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|theSDF_HLS_component_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|asr|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|asr                                                               ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1                                                                   ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thepassthru                                                                                                             ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1|acl_reset_handler_inst                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1                                                                   ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1|acl_reset_handler_inst                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1                                                                               ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x                                                                                                                                                                       ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                             ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                         ; 9     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord                                                                                                                                                                                                                                                                   ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|theiowr_nb                                                                                                                                                                                                                                                              ; 73    ; 4              ; 63           ; 4              ; 5      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2                                                                                                                                                                                                                                                                         ; 6     ; 1              ; 1            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|theSDF_HLS_component_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                             ; 7     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|theSDF_HLS_component_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|theSDF_HLS_component_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start                                                                                                                                                                                                                                                                                                                                                                                                           ; 8     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo                                                                                                                                                                                                                                                                                                          ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 137   ; 0              ; 129          ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|theihc_1_B1_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|theihc_1_B1_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                 ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                             ; 9     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord                                                                                                                                                                                                                                                                                                                                                       ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|theihc_1_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|fifo                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11                                                                                                                                                                                                                                                                                                               ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|theihc_1_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|theihc_1_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                     ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|theiord                                                                                                                                                                                                                                                                                                                                                               ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14                                                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|staging_reg                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo|fifo                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo                                                                                                                                                                                                                                                                                                    ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11                                                                                                                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord                                                                                                                                                                                                                                                                                                                                                              ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                     ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|theiord                                                                                                                                                                                                                                                                                                                                                               ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18                                                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                     ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|theiord                                                                                                                                                                                                                                                                                                                                                               ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16                                                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|theiowr                                                                                                                                                                                                                                                                                                                                                              ; 104   ; 3              ; 63           ; 3              ; 36     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112                                                                                                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thei_llvm_fpga_pipeline_keep_going_ihc_11|asr|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thei_llvm_fpga_pipeline_keep_going_ihc_11|asr                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thei_llvm_fpga_pipeline_keep_going_ihc_11                                                                                                                                                                                       ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thepassthru                                                                                                                                                                                                                     ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12                                                                                                                                                                                                                                 ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|staging_reg                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo|fifo                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo                                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11                                                                                                                                                                                       ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x                                                                                                                                                                                                                                                                           ; 7     ; 0              ; 1            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11                                                                                                                                                                                                 ; 31    ; 23             ; 0            ; 23             ; 28     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x                                                                                                                                                                                                                                                                   ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x                                                                                                                                                                                                                                                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|theihc_1_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                             ; 139   ; 0              ; 0            ; 0              ; 46     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|theihc_1_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                       ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|theihc_1_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 141   ; 0              ; 0            ; 0              ; 48     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thearbiter_iord_s2                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 43    ; 0              ; 2            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_sr                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                         ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo                                                                                                                                                                                                                                                                                                                                              ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 232   ; 0              ; 193          ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|theihc_2_B1_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|theihc_2_B1_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                 ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                             ; 9     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord                                                                                                                                                                                                                                                                                                                                                       ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|theihc_2_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|fifo                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21                                                                                                                                                                                                                                                                                                               ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|theihc_2_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|theihc_2_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                     ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|theiowr                                                                                                                                                                                                                                                                                                                                                               ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29                                                                                                                                                                                                                                                                                                                                                                       ; 39    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21                                                                                                                                                                                                  ; 39    ; 28             ; 0            ; 28             ; 36     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x                                                                                                                                                                                                                                                                    ; 11    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21|acl_reset_handler_inst                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo|fifo|acl_reset_handler_inst ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo|fifo                        ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo|acl_reset_handler_inst      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_reset_handler_inst           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21                                  ; 39    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211                                                                                                                                                       ; 37    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|i_unnamed_ihc_29_delay                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x                                                                                                                                                                                                                                                                                                                                                ; 8     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|theiowr                                                                                                                                                                                                                                                                                                                                                              ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212                                                                                                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 1            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|theiowr                                                                                                                                                                                                                                                                                                                                                              ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213                                                                                                                                                                                                                                                                                                                                                                      ; 39    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|theiowr                                                                                                                                                                                                                                                                                                                                                              ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210                                                                                                                                                                                                                                                                                                                                                                      ; 39    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                              ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord                                                                                                                                                                                                                                                                                                                                                                        ; 73    ; 36             ; 0            ; 36             ; 36     ; 36              ; 36            ; 36              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                             ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220|theiowr                                                                                                                                                                                                                                                                                                                                                                       ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220                                                                                                                                                                                                                                                                                                                                                                               ; 39    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                             ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219|theiowr                                                                                                                                                                                                                                                                                                                                                                       ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219                                                                                                                                                                                                                                                                                                                                                                               ; 38    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|staging_reg                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                  ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                 ; 11    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                    ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo                                                                                                                                                                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21                                                                                                                                                                                                                                                                                                          ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21                                                                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24                                                                                                                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_6                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thei_llvm_fpga_pipeline_keep_going_ihc_21|asr|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thei_llvm_fpga_pipeline_keep_going_ihc_21|asr                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thei_llvm_fpga_pipeline_keep_going_ihc_21                                                                                                                                                                                       ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thepassthru                                                                                                                                                                                                                     ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22                                                                                                                                                                                                                                 ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|staging_reg                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo|fifo                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo                                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21                                                                                                                                                                                       ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|redist1_sync_together13_aunroll_x_in_i_valid_6                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x                                                                                                                                                                                                                                                                           ; 7     ; 0              ; 1            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21                                                                                                                                                                                                 ; 31    ; 23             ; 0            ; 23             ; 28     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x                                                                                                                                                                                                                                                                   ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x                                                                                                                                                                                                                                                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|theihc_2_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|staging_reg                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                     ; 11    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21                                                                                                                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                             ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216|theiowr                                                                                                                                                                                                                                                                                                                                                                       ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216                                                                                                                                                                                                                                                                                                                                                                               ; 38    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|theiowr                                                                                                                                                                                                                                                                                                                                                              ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215                                                                                                                                                                                                                                                                                                                                                                      ; 39    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                    ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|theiowr                                                                                                                                                                                                                                                                                                                                                              ; 104   ; 2              ; 63           ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217                                                                                                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 1            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                             ; 48    ; 0              ; 0            ; 0              ; 304    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|theihc_2_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                       ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|theihc_2_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 50    ; 0              ; 0            ; 0              ; 306    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thearbiter_iowr_s1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 102   ; 0              ; 2            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thearbiter_iowr_s2                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 201   ; 0              ; 2            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_sr                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                         ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo                                                                                                                                                                                                                                                                                                                                              ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 297   ; 0              ; 257          ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo                                                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                 ; 40    ; 3              ; 1            ; 3              ; 34     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo                                                                                                                                                                                                                                                                                                                                                                            ; 34    ; 0              ; 1            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40    ; 3              ; 1            ; 3              ; 34     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|theihc_B1_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|theihc_B1_x                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                             ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                         ; 9     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord                                                                                                                                                                                                                                                                                                                                                                   ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|theihc_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1                                                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0                                                                                                                                                                                                                                                                                                                                                                        ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|fifo                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1                                                                                                                                                                                                                                                                                                                         ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|theihc_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|theihc_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                               ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|theiord                                                                                                                                                                                                                                                                                                                                                                         ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6                                                                                                                                                                                                                                                                                                                                                                                 ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1                                                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4                                                                                                                                                                                                                                                                                                                                                                        ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|staging_reg                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo                                                                                                                                                                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1                                                                                                                                                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11                                                                                                                                                                                                                                                                                                                                                                     ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thei_llvm_fpga_pipeline_keep_going_ihc1|asr|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thei_llvm_fpga_pipeline_keep_going_ihc1|asr                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thei_llvm_fpga_pipeline_keep_going_ihc1                                                                                                                                                                                                         ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thepassthru                                                                                                                                                                                                                                     ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2                                                                                                                                                                                                                                                 ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|staging_reg                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo|fifo                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo                                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1                                                                                                                                                                                                         ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 1            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1                                                                                                                                                                                                                   ; 31    ; 23             ; 0            ; 23             ; 28     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x                                                                                                                                                                                                                                                                                 ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|theihc_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1                                                                                                                                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5                                                                                                                                                                                                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|staging_reg                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo                                                                                                                                                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1                                                                                                                                                                                                                                                                                                                      ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13                                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                   ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                               ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord                                                                                                                                                                                                                                                                                                                                                                         ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3                                                                                                                                                                                                                                                                                                                                                                                 ; 37    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                              ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10|theiowr                                                                                                                                                                                                                                                                                                                                                                        ; 104   ; 3              ; 63           ; 3              ; 36     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                   ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                               ; 40    ; 2              ; 0            ; 2              ; 40     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord                                                                                                                                                                                                                                                                                                                                                                         ; 73    ; 37             ; 0            ; 37             ; 36     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8                                                                                                                                                                                                                                                                                                                                                                                 ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                              ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12|theiowr                                                                                                                                                                                                                                                                                                                                                                        ; 104   ; 3              ; 63           ; 3              ; 36     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 1            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 0            ; 0              ; 77     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|theihc_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|theihc_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 109   ; 0              ; 0            ; 0              ; 79     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thearbiter_iord_s1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 39    ; 0              ; 2            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thearbiter_iowr_s4                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 69    ; 0              ; 2            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_sr                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                               ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 329   ; 0              ; 257          ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo                                                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                 ; 40    ; 3              ; 1            ; 3              ; 34     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo                                                                                                                                                                                                                                                                                                                                                                            ; 34    ; 0              ; 1            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40    ; 3              ; 1            ; 3              ; 34     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo                                                                                                                                                                                                                                                                                                                                                                            ; 34    ; 0              ; 1            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40    ; 3              ; 1            ; 3              ; 34     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0|sdf_hls_component_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst|component_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
