{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575421999696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575421999696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 17:13:19 2019 " "Processing started: Tue Dec 03 17:13:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575421999696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1575421999696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MotorDecoder -c MotorDecoder --generate_symbol=\"G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/motor decoder/PPM.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off MotorDecoder -c MotorDecoder --generate_symbol=\"G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/motor decoder/PPM.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1575421999696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ppm.sv(16) " "Verilog HDL information at ppm.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "ppm.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/motor decoder/ppm.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575422000857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ppm.sv(36) " "Verilog HDL information at ppm.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "ppm.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/motor decoder/ppm.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575422000871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575422000947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 17:13:20 2019 " "Processing ended: Tue Dec 03 17:13:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575422000947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575422000947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575422000947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1575422000947 ""}
