read_verilog ../top.v
synth -top top
abc -lut 4
write_simplec c.c
write_verilog synth.v
