INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/multiplexers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32b
INFO: [VRFC 10-311] analyzing module mux2_5b
INFO: [VRFC 10-311] analyzing module mux4_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sim_1/new/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_testbench
