<module name="ALE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ALE_IDVER" acronym="ALE_IDVER" offset="0x0" width="32" description="ADDRESS LOOKUP ENGINE revision register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="ALE Revision Value" range="" rwaccess="R"/>
  </register>
  <register id="ALE_CONTROL" acronym="ALE_CONTROL" offset="0x8" width="32" description="Address lookup engine control register">
    <bitfield id="ENABLE_ALE" width="1" begin="31" end="31" resetval="0x0" description="Enable ALE - 0 - Drop all packets 1 - Enable ALE packet processing" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0x0" description="Clear ALE address table - Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero." range="" rwaccess="RW"/>
    <bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0x0" description="Age Out Address Table Now - Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes 4096 clocks best case (no ale packet processing during ageout) and 66550 clocks absolute worst case." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="28" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN_P0_UNI_FLOOD" width="1" begin="8" end="8" resetval="0x0" description="Enable Port 0 (Host Port) unicast flood 0 - do not flood unknown unicast packets to host port (p0) 1 - flood unknown unicast packets to host port (p0)" range="" rwaccess="RW"/>
    <bitfield id="LEARN_NO_VID" width="1" begin="7" end="7" resetval="0x0" description="Learn No VID - 0 - VID is learned with the source address 1 - VID is not learned with the source address (source address is not tied to VID)." range="" rwaccess="RW"/>
    <bitfield id="EN_VID0_MODE" width="1" begin="6" end="6" resetval="0x0" description="Enable VLAN ID = 0 Mode 0 - Process the packet with VID = PORT_VLAN[11:0]. 1 - Process the packet with VID = 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0x0" description="Enable OUI Deny Mode - When set this bit indicates that a packet with a non OUI table entry matching source address will be dropped to the host unless the destination address matches a multicast table entry with the super bit set." range="" rwaccess="RW"/>
    <bitfield id="BYPASS" width="1" begin="4" end="4" resetval="0x0" description="ALE Bypass - When set, all packets received on ports 0 and 1 are sent to the host (only to the host)." range="" rwaccess="RW"/>
    <bitfield id="RATE_LIMIT_TX" width="1" begin="3" end="3" resetval="0x0" description="Rate Limit Transmit mode - 0 - Broadcast and multicast rate limit counters are received port based 1 - Broadcast and multicast rate limit counters are transmit port based." range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="2" end="2" resetval="0x0" description="ALE VLAN Aware - Determines what is done if VLAN not found. 0 - Flood if VLAN not found 1 - Drop packet if VLAN not found" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable MAC Authorization Mode - Mac authorization mode requires that all table entries be made by the host software. There are no learned address in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set). 0 - The ALE is not in MAC authorization mode 1 - The ALE is in MAC authorization mode" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0x0" description="Enable Broadcast and Multicast Rate Limit 0 - Broadcast/Multicast rates not limited 1 - Broadcast/Multicast packet reception limited to the port control register rate limit fields." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PRESCALE" acronym="ALE_PRESCALE" offset="0x10" width="32" description="Address lookup engine prescale register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRESCALE" width="20" begin="19" end="0" resetval="0x0" description="ALE Prescale Register - The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 0x10. The prescaler is off when the value is zero." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_UNKNOWN_VLAN" acronym="ALE_UNKNOWN_VLAN" offset="0x18" width="32" description="Address lookup engine unknown vlan register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UNKNOWN_FORCE_UNTAGGED_EGRESS" width="6" begin="29" end="24" resetval="0x0" description="Unknown VLAN Force Untagged Egress." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UNKNOWN_REG_MCAST_FLOOD_MASK" width="6" begin="21" end="16" resetval="0x0" description="Unknown VLAN Registered Multicast Flood Mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UNKNOWN_MCAST_FLOOD_MASK" width="6" begin="13" end="8" resetval="0x0" description="Unknown VLAN Multicast Flood Mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UNKNOWN_VLAN_MEMBER_LIST" width="6" begin="5" end="0" resetval="0x0" description="Unknown VLAN Member List" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TBLCTL" acronym="ALE_TBLCTL" offset="0x20" width="32" description="Address lookup engine table control">
    <bitfield id="WRITE_RDZ" width="1" begin="31" end="31" resetval="0x0" description="Write Bit - This bit is always read as zero. Writing a 1 to this bit causes the three table word register values to be written to the entry_pointer location in the address table. Writing a 0 to this bit causes the three table word register values to be loaded from the entry_pointer location in the address table so that they may be subsequently read. A read of any ALE address location will be stalled until the read or write has completed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ENTRY_POINTER" width="10" begin="9" end="0" resetval="0x0" description="Table Entry Pointer - The entry_pointer contains the table entry value that will be read/written with accesses to the table word registers." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TBLW2" acronym="ALE_TBLW2" offset="0x34" width="32" description="Address lookup engine table word 2 register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ENTRY71_64" width="8" begin="7" end="0" resetval="0x0" description="Table entry bits 71:64" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TBLW1" acronym="ALE_TBLW1" offset="0x38" width="32" description="Address lookup engine table word 1 register">
    <bitfield id="ENTRY63_32" width="32" begin="31" end="0" resetval="0x0" description="Table entry bits 63:32" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TBLW0" acronym="ALE_TBLW0" offset="0x3C" width="32" description="Address lookup engine table word 0 register">
    <bitfield id="ENTRY31_0" width="32" begin="31" end="0" resetval="0x0" description="Table entry bits 31:0" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORTCTL0" acronym="ALE_PORTCTL0" offset="0x40" width="32" description="Address lookup engine port 0 control register">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode - When set the port is disabled from learning an address." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check - If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State 0x0 - Disabled 0x1 - Blocked 0x2 - Learn 0x3 - Forward" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORTCTL1" acronym="ALE_PORTCTL1" offset="0x44" width="32" description="Address lookup engine port 1 control register">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode - When set the port is disabled from learning an address." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check - If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State 0x0 - Disabled 0x1 - Blocked 0x2 - Learn 0x3 - Forward" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORTCTL2" acronym="ALE_PORTCTL2" offset="0x48" width="32" description="Address lookup engine port 2 control register">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode - When set the port is disabled from learning an address." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check - If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State 0x0 - Disabled 0x1 - Blocked 0x2 - Learn 0x3 - Forward" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORTCTL3" acronym="ALE_PORTCTL3" offset="0x4C" width="32" description="Address lookup engine port 3 control register">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode - When set the port is disabled from learning an address." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check - If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State 0x0 - Disabled 0x1 - Blocked 0x2 - Learn 0x3 - Forward" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORTCTL4" acronym="ALE_PORTCTL4" offset="0x50" width="32" description="Address lookup engine port 4 control register">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode - When set the port is disabled from learning an address." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check - If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State 0x0 - Disabled 0x1 - Blocked 0x2 - Learn 0x3 - Forward" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORTCTL5" acronym="ALE_PORTCTL5" offset="0x54" width="32" description="Address lookup engine port 5 control register">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode - When set the port is disabled from learning an address." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check - If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State 0x0 - Disabled 0x1 - Blocked 0x2 - Learn 0x3 - Forward" range="" rwaccess="RW"/>
  </register>
</module>
