{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port clk_50M -pg 1 -y 220 -defaultsOSRD
preplace port uart -pg 1 -y 210 -defaultsOSRD
preplace port reset -pg 1 -y 180 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst rocketchip_wrapper_0 -pg 1 -lvl 4 -y 220 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -y 360 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -y 80 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 180 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 220 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 430 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 190 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -y 80 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 5 1 N
preplace netloc xlconstant_1_dout 1 1 1 N
preplace netloc clk_wiz_0_locked 1 2 1 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N
preplace netloc util_vector_logic_0_Res 1 2 1 480
preplace netloc proc_sys_reset_0_mb_reset 1 3 1 N
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1610
preplace netloc vio_0_probe_out0 1 2 2 500 160 860
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 3 2 870J 140 N
preplace netloc rocketchip_wrapper_0_M_AXI 1 4 1 1240
preplace netloc rocketchip_wrapper_0_M_AXI_MMIO 1 4 1 1250
preplace netloc xlconstant_0_dout 1 3 2 890 420 1210
preplace netloc clk_1 1 0 2 NJ 220 180
preplace netloc clk_wiz_0_clk_out1 1 2 4 490 150 880 300 1220 20 1590J
preplace netloc axi_uartlite_0_UART 1 6 2 NJ 210 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 3 870J 430 1230 10 1600J
preplace netloc reset_1 1 0 2 NJ 180 NJ
levelinfo -pg 1 0 100 330 680 1050 1440 1750 2040 2200 -top -230 -bot 520
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"2"
}
