#! /usr/local/bin/vvp
:vpi_time_precision - 10;
:vpi_module "system";
S_0xbcf048 .scope module, "test" "test";
 .timescale -9;
V_$0xbe9db8 .var "clk", 0, 0;
V_$0xbe9e30 .var "clr", 0, 0;
V_$0xbe9e80 .var "din", 7, 0;
V_$0xbe9ff0 .net "dout", 7, 0, L_0xbeb678, L_0xbebd98, L_0xbebdc8, L_0xbebe38, L_0xbebed0, L_0xbebe68, L_0xbebf68, L_0xbebe98;
V_$0xbea1a0 .net "empty", 0, 0, L_0xbea9d0;
V_$0xbea1d0 .net "empty_n", 0, 0, L_test.dut._s46;
V_$0xbea200 .net "empty_n_r", 0, 0, V_$0xbcddd0[0];
V_$0xbea240 .net "empty_r", 0, 0, V_$0xbcde28[0];
V_$0xbea298 .net "full", 0, 0, L_0xbeb648;
V_$0xbea2c8 .net "full_n", 0, 0, L_0xbeb348;
V_$0xbea328 .net "full_n_r", 0, 0, V_$0xbe8990[0];
V_$0xbea358 .net "full_r", 0, 0, V_$0xbcdea0[0];
V_$0xbea2f8 .net "level", 1, 0, L_0xbebce0, L_0xbebd38;
V_$0xbea3c0 .var "re", 0, 0;
V_$0xbea430 .var "rst", 0, 0;
V_$0xbea460 .var "we", 0, 0;
S_0xbcc4f0 .scope module, "dut" "generic_fifo_sc_a", S_0xbcf048;
 .timescale -9;
L_0xbea9d0 .functor AND, L_test.dut._s35, L_0xbebf38, C<1>, C<1>;
L_0xbeb648 .functor AND, L_test.dut._s41, V_$0xbe8a10[0], C<1>, C<1>;
L_0xbebce0 .functor OR, V_$0xbcb4b0[8], V_$0xbcb4b0[6], C<0>, C<0>;
L_0xbebd38 .functor OR, V_$0xbcb4b0[8], V_$0xbcb4b0[7], C<0>, C<0>;
L_0xbe9a08 .functor NOT, V_$0xbea430[0], C<0>, C<0>, C<0>;
L_0xbebdf8 .functor NOT, V_$0xbea430[0], C<0>, C<0>, C<0>;
L_0xbebf38 .functor NOT, V_$0xbe8a10[0], C<0>, C<0>, C<0>;
L_0xbeb348 .functor NOT, L_test.dut._s48, C<0>, C<0>, C<0>;
V_$0xbcd990 .net "clk", 0, 0, V_$0xbe9db8[0];
V_$0xbcd9f8 .net "clr", 0, 0, V_$0xbe9e30[0];
V_$0xbcb4b0 .var "cnt", 8, 0;
V_$0xbcdaa0 .net "din", 7, 0, V_$0xbe9e80[0], V_$0xbe9e80[1], V_$0xbe9e80[2], V_$0xbe9e80[3], V_$0xbe9e80[4], V_$0xbe9e80[5], V_$0xbe9e80[6], V_$0xbe9e80[7];
V_$0xbcdbf8 .net "dout", 7, 0, L_0xbeb678, L_0xbebd98, L_0xbebdc8, L_0xbebe38, L_0xbebed0, L_0xbebe68, L_0xbebf68, L_0xbebe98;
V_$0xbcdd50 .net "empty", 0, 0, L_0xbea9d0;
V_$0xbcdda0 .net "empty_n", 0, 0, L_test.dut._s46;
V_$0xbcddd0 .var "empty_n_r", 0, 0;
V_$0xbcde28 .var "empty_r", 0, 0;
V_$0xbcde70 .net "full", 0, 0, L_0xbeb648;
V_$0xbcdee8 .net "full_n", 0, 0, L_0xbeb348;
V_$0xbe8990 .var "full_n_r", 0, 0;
V_$0xbcdea0 .var "full_r", 0, 0;
V_$0xbe8a10 .var "gb", 0, 0;
V_$0xbe8aa8 .var "gb2", 0, 0;
V_$0xbe8ad8 .net "level", 1, 0, L_0xbebce0, L_0xbebd38;
V_$0xbe8b98 .net "re", 0, 0, V_$0xbea3c0[0];
V_$0xbe8c00 .var "rp", 7, 0;
V_$0xbe8da8 .net "rp_pl1", 7, 0, L_0xbe9c18[0], L_0xbe9c18[1], L_0xbe9c18[2], L_0xbe9c18[3], L_0xbe9c18[4], L_0xbe9c18[5], L_0xbe9c18[6], L_0xbe9c18[7];
V_$0xbe8ef8 .net "rst", 0, 0, V_$0xbea430[0];
V_$0xbe8c40 .net "we", 0, 0, V_$0xbea460[0];
V_$0xbe8fd8 .var "wp", 7, 0;
V_$0xbe9148 .net "wp_pl1", 7, 0, L_0xbe9788[0], L_0xbe9788[1], L_0xbe9788[2], L_0xbe9788[3], L_0xbe9788[4], L_0xbe9788[5], L_0xbe9788[6], L_0xbe9788[7];
V_$0xbe92a0 .net "wp_pl2", 7, 0, V_$0xbe8fd8[0], L_0xbeb878[0], L_0xbeb878[1], L_0xbeb878[2], L_0xbeb878[3], L_0xbeb878[4], L_0xbeb878[5], L_0xbeb878[6];
L_0xbe9788 .arith/sum 8, V_$0xbe8fd8[0], V_$0xbe8fd8[1], V_$0xbe8fd8[2], V_$0xbe8fd8[3], V_$0xbe8fd8[4], V_$0xbe8fd8[5], V_$0xbe8fd8[6], V_$0xbe8fd8[7], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_0xbe9c18 .arith/sum 8, V_$0xbe8c00[0], V_$0xbe8c00[1], V_$0xbe8c00[2], V_$0xbe8c00[3], V_$0xbe8c00[4], V_$0xbe8c00[5], V_$0xbe8c00[6], V_$0xbe8c00[7], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_test.dut._s35 .cmp/eq 8, V_$0xbe8fd8[0], V_$0xbe8fd8[1], V_$0xbe8fd8[2], V_$0xbe8fd8[3], V_$0xbe8fd8[4], V_$0xbe8fd8[5], V_$0xbe8fd8[6], V_$0xbe8fd8[7], V_$0xbe8c00[0], V_$0xbe8c00[1], V_$0xbe8c00[2], V_$0xbe8c00[3], V_$0xbe8c00[4], V_$0xbe8c00[5], V_$0xbe8c00[6], V_$0xbe8c00[7];
L_test.dut._s41 .cmp/eq 8, V_$0xbe8fd8[0], V_$0xbe8fd8[1], V_$0xbe8fd8[2], V_$0xbe8fd8[3], V_$0xbe8fd8[4], V_$0xbe8fd8[5], V_$0xbe8fd8[6], V_$0xbe8fd8[7], V_$0xbe8c00[0], V_$0xbe8c00[1], V_$0xbe8c00[2], V_$0xbe8c00[3], V_$0xbe8c00[4], V_$0xbe8c00[5], V_$0xbe8c00[6], V_$0xbe8c00[7];
L_test.dut._s46 .cmp/gt 9, C<0>, C<0>, C<0>, C<0>, C<0>, C<1>, C<0>, C<0>, C<0>, V_$0xbcb4b0[0], V_$0xbcb4b0[1], V_$0xbcb4b0[2], V_$0xbcb4b0[3], V_$0xbcb4b0[4], V_$0xbcb4b0[5], V_$0xbcb4b0[6], V_$0xbcb4b0[7], V_$0xbcb4b0[8];
L_test.dut._s48 .cmp/gt 9, C<1>, C<0>, C<0>, C<0>, C<0>, C<1>, C<1>, C<1>, C<0>, V_$0xbcb4b0[0], V_$0xbcb4b0[1], V_$0xbcb4b0[2], V_$0xbcb4b0[3], V_$0xbcb4b0[4], V_$0xbcb4b0[5], V_$0xbcb4b0[6], V_$0xbcb4b0[7], V_$0xbcb4b0[8];
L_0xbeb878 .arith/sum 7, V_$0xbe8fd8[1], V_$0xbe8fd8[2], V_$0xbe8fd8[3], V_$0xbe8fd8[4], V_$0xbe8fd8[5], V_$0xbe8fd8[6], V_$0xbe8fd8[7], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
S_0xbd1690 .scope module, "u0" "generic_dpram", S_0xbcc4f0;
 .timescale 0;
L_0xbeb678 .functor BUFIF1, V_$0xbd4178[0], C<1>, C<0>, C<0>;
L_0xbebd98 .functor BUFIF1, V_$0xbd4178[1], C<1>, C<0>, C<0>;
L_0xbebdc8 .functor BUFIF1, V_$0xbd4178[2], C<1>, C<0>, C<0>;
L_0xbebe38 .functor BUFIF1, V_$0xbd4178[3], C<1>, C<0>, C<0>;
L_0xbebed0 .functor BUFIF1, V_$0xbd4178[4], C<1>, C<0>, C<0>;
L_0xbebe68 .functor BUFIF1, V_$0xbd4178[5], C<1>, C<0>, C<0>;
L_0xbebf68 .functor BUFIF1, V_$0xbd4178[6], C<1>, C<0>, C<0>;
L_0xbebe98 .functor BUFIF1, V_$0xbd4178[7], C<1>, C<0>, C<0>;
V_$0xbc6e58 .net "di", 7, 0, V_$0xbe9e80[0], V_$0xbe9e80[1], V_$0xbe9e80[2], V_$0xbe9e80[3], V_$0xbe9e80[4], V_$0xbe9e80[5], V_$0xbe9e80[6], V_$0xbe9e80[7];
V_$0xbd23f8 .net "do", 7, 0, L_0xbeb678, L_0xbebd98, L_0xbebdc8, L_0xbebe38, L_0xbebed0, L_0xbebe68, L_0xbebf68, L_0xbebe98;
V_$0xbd4178 .var "do_reg", 7, 0;
V_$0xbcc188 .net "oe", 0, 0, C<1>;
V_$0xbd15d8 .net "raddr", 7, 0, V_$0xbe8c00[0], V_$0xbe8c00[1], V_$0xbe8c00[2], V_$0xbe8c00[3], V_$0xbe8c00[4], V_$0xbe8c00[5], V_$0xbe8c00[6], V_$0xbe8c00[7];
V_$0xbd1888 .net "rce", 0, 0, C<1>;
V_$0xbd18f8 .net "rclk", 0, 0, V_$0xbe9db8[0];
V_$0xbd1960 .net "rrst", 0, 0, L_0xbe9a08;
V_$0xbce788 .net "waddr", 7, 0, V_$0xbe8fd8[0], V_$0xbe8fd8[1], V_$0xbe8fd8[2], V_$0xbe8fd8[3], V_$0xbe8fd8[4], V_$0xbe8fd8[5], V_$0xbe8fd8[6], V_$0xbe8fd8[7];
V_$0xbccb30 .net "wce", 0, 0, C<1>;
V_$0xbccbb8 .net "wclk", 0, 0, V_$0xbe9db8[0];
V_$0xbccc08 .net "we", 0, 0, V_$0xbea460[0];
V_$0xbcb428 .net "wrst", 0, 0, L_0xbebdf8;
E_0xbcbb08 .event posedge, V_$0xbe9db8[0];
M_$0xbcb5d8 .mem "mem", 7,0, 0,255;
S_0xbd1750 .scope task, "print_ram" "test.dut.u0.print_ram", S_0xbd1690;
 .timescale 0;
V_$0xbb87b8 .var "finish", 7, 0;
V_$0xbb8608 .var/i "rnum", 31, 0;
V_$0xbcbad0 .var "start", 7, 0;
TD_test.dut.u0.print_ram ;
    %load/v 8, V_$0xbcbad0[0], 8;
    %set/v V_$0xbb8608[0], 8, 8;
    %set/v V_$0xbb8608[8], 0, 24;
T_0.0 ;
    %load/v 8, V_$0xbb8608[0], 32;
    %load/v 40, V_$0xbb87b8[0], 8;
    %mov 48, 0, 24;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz T_0.1, 5;
    %ix/get 3, 8, 32;
    %ix/mul 3, 8;
    %load/m  8, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  9, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  10, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  11, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  12, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  13, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  14, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  15, M_$0xbcb5d8;
    %vpi_call "$display", "Addr %h = %h", V_$0xbb8608, T<8,8,u>;
    %load/v 8, V_$0xbb8608[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xbb8608[0], 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0xbd1690;
T_1 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbd1888[0];
    %jmp/0xz  T_1.0, 8;
    %load  8, V_$0xbccc08[0];
    %load  9, V_$0xbce788[0];
    %load  10, V_$0xbce788[1];
    %load  11, V_$0xbce788[2];
    %load  12, V_$0xbce788[3];
    %load  13, V_$0xbce788[4];
    %load  14, V_$0xbce788[5];
    %load  15, V_$0xbce788[6];
    %load  16, V_$0xbce788[7];
    %load  17, V_$0xbd15d8[0];
    %load  18, V_$0xbd15d8[1];
    %load  19, V_$0xbd15d8[2];
    %load  20, V_$0xbd15d8[3];
    %load  21, V_$0xbd15d8[4];
    %load  22, V_$0xbd15d8[5];
    %load  23, V_$0xbd15d8[6];
    %load  24, V_$0xbd15d8[7];
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_1.2, 8;
    %mov 9, 2, 8;
    %jmp/1  T_1.4, 8;
T_1.2 ; End of true expr.
    %load  17, V_$0xbd15d8[0];
    %load  18, V_$0xbd15d8[1];
    %load  19, V_$0xbd15d8[2];
    %load  20, V_$0xbd15d8[3];
    %load  21, V_$0xbd15d8[4];
    %load  22, V_$0xbd15d8[5];
    %load  23, V_$0xbd15d8[6];
    %load  24, V_$0xbd15d8[7];
    %ix/get 3, 17, 8;
    %ix/mul 3, 8;
    %load/m  17, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  18, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  19, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  20, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  21, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  22, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  23, M_$0xbcb5d8;
    %ix/add 3, 1;
    %load/m  24, M_$0xbcb5d8;
    %jmp/0  T_1.3, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_1.4;
T_1.3 ;
    %mov 9, 17, 8; Return false value
T_1.4 ;
    %ix/load 0, 8;
    %assign/v0 V_$0xbd4178[0], 1410065408, 9;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xbd1690;
T_2 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbccb30[0];
    %load  9, V_$0xbccc08[0];
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load  8, V_$0xbc6e58[0];
    %load  9, V_$0xbc6e58[1];
    %load  10, V_$0xbc6e58[2];
    %load  11, V_$0xbc6e58[3];
    %load  12, V_$0xbc6e58[4];
    %load  13, V_$0xbc6e58[5];
    %load  14, V_$0xbc6e58[6];
    %load  15, V_$0xbc6e58[7];
    %load  16, V_$0xbce788[0];
    %load  17, V_$0xbce788[1];
    %load  18, V_$0xbce788[2];
    %load  19, V_$0xbce788[3];
    %load  20, V_$0xbce788[4];
    %load  21, V_$0xbce788[5];
    %load  22, V_$0xbce788[6];
    %load  23, V_$0xbce788[7];
    %ix/get 3, 16, 8;
    %ix/mul 3, 8;
    %jmp/1 t_3, 4;
    %assign/m M_$0xbcb5d8, 1410065408, 8;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 9;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 10;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 11;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 12;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 13;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 14;
    %ix/add 3, 1;
    %assign/m M_$0xbcb5d8, 1410065408, 15;
t_3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xbcc4f0;
T_3 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xbe8fd8[0], 10, 0;
    %jmp T_3.1;
T_3.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xbe8fd8[0], 10, 0;
    %jmp T_3.3;
T_3.2 ;
    %load  8, V_$0xbe8c40[0];
    %jmp/0xz  T_3.4, 8;
    %load  8, V_$0xbe9148[0];
    %load  9, V_$0xbe9148[1];
    %load  10, V_$0xbe9148[2];
    %load  11, V_$0xbe9148[3];
    %load  12, V_$0xbe9148[4];
    %load  13, V_$0xbe9148[5];
    %load  14, V_$0xbe9148[6];
    %load  15, V_$0xbe9148[7];
    %ix/load 0, 8;
    %assign/v0 V_$0xbe8fd8[0], 10, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xbcc4f0;
T_4 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xbe8c00[0], 10, 0;
    %jmp T_4.1;
T_4.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xbe8c00[0], 10, 0;
    %jmp T_4.3;
T_4.2 ;
    %load  8, V_$0xbe8b98[0];
    %jmp/0xz  T_4.4, 8;
    %load  8, V_$0xbe8da8[0];
    %load  9, V_$0xbe8da8[1];
    %load  10, V_$0xbe8da8[2];
    %load  11, V_$0xbe8da8[3];
    %load  12, V_$0xbe8da8[4];
    %load  13, V_$0xbe8da8[5];
    %load  14, V_$0xbe8da8[6];
    %load  15, V_$0xbe8da8[7];
    %ix/load 0, 8;
    %assign/v0 V_$0xbe8c00[0], 10, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbcc4f0;
T_5 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %assign V_$0xbe8a10[0], 10, 0;
    %jmp T_5.1;
T_5.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_5.2, 8;
    %assign V_$0xbe8a10[0], 10, 0;
    %jmp T_5.3;
T_5.2 ;
    %load  8, V_$0xbe9148[0];
    %load  9, V_$0xbe9148[1];
    %load  10, V_$0xbe9148[2];
    %load  11, V_$0xbe9148[3];
    %load  12, V_$0xbe9148[4];
    %load  13, V_$0xbe9148[5];
    %load  14, V_$0xbe9148[6];
    %load  15, V_$0xbe9148[7];
    %load/v 16, V_$0xbe8c00[0], 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %load  9, V_$0xbe8c40[0];
   %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %assign V_$0xbe8a10[0], 10, 1;
    %jmp T_5.5;
T_5.4 ;
    %load  8, V_$0xbe8b98[0];
    %jmp/0xz  T_5.6, 8;
    %assign V_$0xbe8a10[0], 10, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xbcc4f0;
T_6 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %assign V_$0xbe8aa8[0], 10, 0;
    %jmp T_6.1;
T_6.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_6.2, 8;
    %assign V_$0xbe8aa8[0], 10, 0;
    %jmp T_6.3;
T_6.2 ;
    %load  8, V_$0xbe92a0[0];
    %load  9, V_$0xbe92a0[1];
    %load  10, V_$0xbe92a0[2];
    %load  11, V_$0xbe92a0[3];
    %load  12, V_$0xbe92a0[4];
    %load  13, V_$0xbe92a0[5];
    %load  14, V_$0xbe92a0[6];
    %load  15, V_$0xbe92a0[7];
    %load/v 16, V_$0xbe8c00[0], 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %load  9, V_$0xbe8c40[0];
   %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %assign V_$0xbe8aa8[0], 10, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, V_$0xbe8fd8[0], 8;
    %load/v 16, V_$0xbe8c00[0], 8;
    %cmp/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load  9, V_$0xbe8b98[0];
   %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %assign V_$0xbe8aa8[0], 10, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xbcc4f0;
T_7 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %assign V_$0xbcdea0[0], 10, 0;
    %jmp T_7.1;
T_7.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_7.2, 8;
    %assign V_$0xbcdea0[0], 10, 0;
    %jmp T_7.3;
T_7.2 ;
    %load  8, V_$0xbe8c40[0];
    %load  9, V_$0xbe9148[0];
    %load  10, V_$0xbe9148[1];
    %load  11, V_$0xbe9148[2];
    %load  12, V_$0xbe9148[3];
    %load  13, V_$0xbe9148[4];
    %load  14, V_$0xbe9148[5];
    %load  15, V_$0xbe9148[6];
    %load  16, V_$0xbe9148[7];
    %load/v 17, V_$0xbe8c00[0], 8;
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbe8aa8[0], 1;
   %and 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8b98[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %assign V_$0xbcdea0[0], 10, 1;
    %jmp T_7.5;
T_7.4 ;
    %load  8, V_$0xbe8b98[0];
    %load  9, V_$0xbe9148[0];
    %load  10, V_$0xbe9148[1];
    %load  11, V_$0xbe9148[2];
    %load  12, V_$0xbe9148[3];
    %load  13, V_$0xbe9148[4];
    %load  14, V_$0xbe9148[5];
    %load  15, V_$0xbe9148[6];
    %load  16, V_$0xbe9148[7];
    %load/v 17, V_$0xbe8c00[0], 8;
    %cmp/u 9, 17, 8;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbe8aa8[0], 1;
    %inv 10, 1;
   %or 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8c40[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %assign V_$0xbcdea0[0], 10, 0;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xbcc4f0;
T_8 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %assign V_$0xbcde28[0], 10, 1;
    %jmp T_8.1;
T_8.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_8.2, 8;
    %assign V_$0xbcde28[0], 10, 1;
    %jmp T_8.3;
T_8.2 ;
    %load  8, V_$0xbe8c40[0];
    %load/v 9, V_$0xbe8fd8[0], 8;
    %load  17, V_$0xbe8da8[0];
    %load  18, V_$0xbe8da8[1];
    %load  19, V_$0xbe8da8[2];
    %load  20, V_$0xbe8da8[3];
    %load  21, V_$0xbe8da8[4];
    %load  22, V_$0xbe8da8[5];
    %load  23, V_$0xbe8da8[6];
    %load  24, V_$0xbe8da8[7];
    %cmp/u 9, 17, 8;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbe8aa8[0], 1;
   %or 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8b98[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %assign V_$0xbcde28[0], 10, 0;
    %jmp T_8.5;
T_8.4 ;
    %load  8, V_$0xbe8b98[0];
    %load/v 9, V_$0xbe8fd8[0], 8;
    %load  17, V_$0xbe8da8[0];
    %load  18, V_$0xbe8da8[1];
    %load  19, V_$0xbe8da8[2];
    %load  20, V_$0xbe8da8[3];
    %load  21, V_$0xbe8da8[4];
    %load  22, V_$0xbe8da8[5];
    %load  23, V_$0xbe8da8[6];
    %load  24, V_$0xbe8da8[7];
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbe8aa8[0], 1;
    %inv 10, 1;
   %and 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8c40[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %assign V_$0xbcde28[0], 10, 1;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xbcc4f0;
T_9 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xbcb4b0[0], 10, 0;
    %jmp T_9.1;
T_9.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xbcb4b0[0], 10, 0;
    %jmp T_9.3;
T_9.2 ;
    %load  8, V_$0xbe8b98[0];
    %load  9, V_$0xbe8c40[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, V_$0xbcb4b0[0], 9;
    %addi 8, 511, 9;
    %ix/load 0, 9;
    %assign/v0 V_$0xbcb4b0[0], 10, 8;
    %jmp T_9.5;
T_9.4 ;
    %load  8, V_$0xbe8b98[0];
    %inv 8, 1;
    %load  9, V_$0xbe8c40[0];
   %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %load/v 8, V_$0xbcb4b0[0], 9;
    %addi 8, 1, 9;
    %ix/load 0, 9;
    %assign/v0 V_$0xbcb4b0[0], 10, 8;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xbcc4f0;
T_10 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %assign V_$0xbcddd0[0], 10, 1;
    %jmp T_10.1;
T_10.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_10.2, 8;
    %assign V_$0xbcddd0[0], 10, 1;
    %jmp T_10.3;
T_10.2 ;
    %load  8, V_$0xbe8c40[0];
    %load/v 9, V_$0xbcb4b0[0], 9;
    %mov 18, 1, 5;
    %mov 23, 0, 2;
    %mov 25, 0, 2;
    %cmp/u 18, 9, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8b98[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %assign V_$0xbcddd0[0], 10, 0;
    %jmp T_10.5;
T_10.4 ;
    %load  8, V_$0xbe8b98[0];
    %load/v 9, V_$0xbcb4b0[0], 9;
    %mov 18, 0, 5;
    %mov 23, 1, 1;
    %mov 24, 0, 1;
    %mov 25, 0, 2;
    %cmp/u 9, 18, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8c40[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %assign V_$0xbcddd0[0], 10, 1;
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xbcc4f0;
T_11 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8ef8[0];
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %assign V_$0xbe8990[0], 10, 0;
    %jmp T_11.1;
T_11.0 ;
    %load  8, V_$0xbcd9f8[0];
    %jmp/0xz  T_11.2, 8;
    %assign V_$0xbe8990[0], 10, 0;
    %jmp T_11.3;
T_11.2 ;
    %load  8, V_$0xbe8c40[0];
    %load/v 9, V_$0xbcb4b0[0], 9;
    %mov 18, 0, 5;
    %mov 23, 1, 3;
    %mov 26, 0, 1;
    %cmp/u 18, 9, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8b98[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %assign V_$0xbe8990[0], 10, 1;
    %jmp T_11.5;
T_11.4 ;
    %load  8, V_$0xbe8b98[0];
    %load/v 9, V_$0xbcb4b0[0], 9;
    %mov 18, 1, 1;
    %mov 19, 0, 4;
    %mov 23, 1, 3;
    %mov 26, 0, 1;
    %cmp/u 9, 18, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xbe8c40[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %assign V_$0xbe8990[0], 10, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xbcc4f0;
T_12 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8c40[0];
    %load  9, V_$0xbcde70[0];
   %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %vpi_call "$display", "%m WARNING: Writing while fifo is FULL (%t)", $time;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xbcc4f0;
T_13 ;
    %wait E_0xbcbb08;
    %load  8, V_$0xbe8b98[0];
    %load  9, V_$0xbcdd50[0];
   %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %vpi_call "$display", "%m WARNING: Reading while fifo is EMPTY (%t)", $time;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xbcf048;
T_14 ;
    %vpi_call "$dumpvars";
    %set V_$0xbe9db8[0], 0;
    %set V_$0xbea430[0], 0;
    %set V_$0xbe9e30[0], 0;
    %set/v V_$0xbe9e80[0], 0, 8;
    %set V_$0xbea460[0], 0;
    %set V_$0xbea3c0[0], 0;
    %mov 8, 0, 3;
    %mov 11, 1, 1;
    %mov 12, 0, 3;
    %mov 15, 1, 3;
    %mov 18, 0, 2;
    %mov 20, 1, 1;
    %mov 21, 0, 1;
T_14.0 %cmp/u 0, 8, 14;
    %jmp/0xz T_14.1, 5;
    %add 8, 1, 14;
    %wait E_0xbcbb08;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call "$finish";
    %end;
    .thread T_14;
    .scope S_0xbcf048;
T_15 ;
    %delay 50;
    %load/v 8, V_$0xbe9db8[0], 1;
    %inv 8, 1;
    %set V_$0xbe9db8[0], 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0xbcf048;
T_16 ;
    %mov 8, 0, 2;
    %mov 10, 1, 1;
    %mov 11, 0, 2;
    %mov 13, 1, 2;
    %mov 15, 0, 1;
T_16.0 %cmp/u 0, 8, 8;
    %jmp/0xz T_16.1, 5;
    %add 8, 1, 8;
    %wait E_0xbcbb08;
    %jmp T_16.0;
T_16.1 ;
    %assign V_$0xbea430[0], 0, 1;
    %mov 8, 0, 2;
    %mov 10, 1, 1;
    %mov 11, 0, 5;
    %mov 16, 1, 1;
    %mov 17, 0, 1;
T_16.2 %cmp/u 0, 8, 10;
    %jmp/0xz T_16.3, 5;
    %add 8, 1, 10;
    %wait E_0xbcbb08;
    %load/v 18, V_$0xbe9e80[0], 8;
    %addi 18, 1, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xbe9e80[0], 0, 18;
    %load  18, V_$0xbea298[0];
    %inv 18, 1;
    %jmp/0xz  T_16.4, 18;
    %assign V_$0xbea460[0], 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %assign V_$0xbea460[0], 0, 0;
T_16.5 ;
    %jmp T_16.2;
T_16.3 ;
    %wait E_0xbcbb08;
    %assign V_$0xbea460[0], 0, 0;
    %end;
    .thread T_16;
