$date
	Thu Jun 26 17:11:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axis_counter $end
$var wire 1 ! clk $end
$var wire 32 " m_axis_tdata [31:0] $end
$var wire 1 # m_axis_tlast $end
$var wire 1 $ m_axis_tready $end
$var wire 1 % rst_n $end
$var wire 1 & start $end
$var wire 1 ' m_axis_tvalid $end
$var reg 2 ( current_state [1:0] $end
$var reg 32 ) current_tdata [31:0] $end
$var reg 32 * data_counter [31:0] $end
$var reg 1 + done $end
$var reg 3 , word_count [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
b0 *
b0 )
b0 (
0'
0&
0%
1$
0#
b0 "
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1%
1!
#95000
0!
#100000
1&
1!
#105000
0!
#110000
b1 "
b1 )
b1 *
1'
b1 (
1!
#115000
0!
#120000
b10 "
b10 )
b10 *
b1 ,
1!
#125000
0!
#130000
b11 "
b11 )
b11 *
b10 ,
1!
#135000
0!
#140000
1#
b100 "
b100 )
b100 *
b11 ,
1!
#145000
0!
#150000
0#
0'
b10 (
b100 ,
1!
#155000
0!
#160000
1+
1!
#165000
0!
#170000
0&
1!
#175000
0!
#180000
b0 (
1!
#180001
0+
b0 "
b0 )
b0 *
b0 ,
0%
#185001
0!
#190001
1!
#195001
0!
#200001
1!
#205001
0!
#210001
1!
#215001
0!
#220001
1!
#225001
0!
#230001
1!
#235001
0!
#240001
1!
#245001
0!
#250001
1!
#255001
0!
#260001
1!
#265001
0!
#270001
1!
#275001
0!
#280001
1%
1!
#285001
0!
#290001
1&
1!
#295001
0!
#300001
b1 "
b1 )
b1 *
1'
b1 (
1!
#305001
0!
#310001
0$
b10 "
b10 )
b10 *
b1 ,
1!
#315001
0!
#320001
1!
#325001
0!
#330001
1!
#335001
0!
#340001
1$
1!
#345001
0!
#350001
b11 "
b11 )
b11 *
b10 ,
1!
#355001
0!
#360001
1#
b100 "
b100 )
b100 *
b11 ,
1!
#365001
0!
#370001
0#
0'
b10 (
b100 ,
1!
#375001
0!
#380001
1+
1!
#385001
0!
#390001
0&
1!
#395001
0!
#400001
b0 (
1!
#400002
0+
b0 "
b0 )
b0 *
b0 ,
0%
#405002
0!
#410002
1!
#415002
0!
#420002
1!
#425002
0!
#430002
1!
#435002
0!
#440002
1!
#445002
0!
#450002
1!
#455002
0!
#460002
1!
#465002
0!
#470002
1!
#475002
0!
#480002
1!
#485002
0!
#490002
1!
#495002
0!
#500002
1%
1!
#505002
0!
#510002
1&
1!
#515002
0!
#520002
b1 "
b1 )
b1 *
1'
b1 (
1!
#525002
0!
#530002
b10 "
b10 )
b10 *
b1 ,
1!
#535002
0!
#540002
b11 "
b11 )
b11 *
b10 ,
1!
#545002
0!
#550002
1#
b100 "
b100 )
b100 *
b11 ,
1!
#555002
0!
#560002
0#
0'
b10 (
b100 ,
1!
#565002
0!
#570002
1+
1!
#575002
0!
#580002
0&
1!
#585002
0!
#590002
b0 (
1!
#595002
0!
#600002
0+
1!
#605002
0!
#610002
1!
#615002
0!
#620002
1!
#625002
0!
#630002
1!
#635002
0!
#640002
1&
1!
#645002
0!
#650002
b101 "
b101 )
b101 *
b0 ,
1'
b1 (
1!
#655002
0!
#660002
b110 "
b110 )
b110 *
b1 ,
1!
#665002
0!
#670002
b111 "
b111 )
b111 *
b10 ,
1!
#675002
0!
#680002
1#
b1000 "
b1000 )
b1000 *
b11 ,
1!
#685002
0!
#690002
0#
0'
b10 (
b100 ,
1!
#695002
0!
#700002
1+
1!
#705002
0!
#710002
0&
1!
#715002
0!
#720002
b0 (
1!
#720003
