Analysis & Synthesis report for terasic_de10lite
Mon Aug 15 15:23:28 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |terasic_de10lite|builder_basesoc_fsm_state
 11. State Machine - |terasic_de10lite|builder_basesoc_csiinterpreter_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for VexRiscv:VexRiscv
 21. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache
 22. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT
 23. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_ima:auto_generated
 24. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1
 25. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1|ddio_out_ima:auto_generated
 26. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2
 27. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2|ddio_out_ima:auto_generated
 28. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3
 29. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3|ddio_out_ima:auto_generated
 30. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4
 31. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4|ddio_out_ima:auto_generated
 32. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5
 33. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5|ddio_out_ima:auto_generated
 34. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6
 35. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6|ddio_out_ima:auto_generated
 36. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7
 37. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7|ddio_out_ima:auto_generated
 38. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8
 39. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8|ddio_out_ima:auto_generated
 40. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9
 41. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9|ddio_out_ima:auto_generated
 42. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10
 43. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10|ddio_out_ima:auto_generated
 44. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11
 45. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11|ddio_out_ima:auto_generated
 46. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12
 47. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12|ddio_out_ima:auto_generated
 48. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13
 49. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13|ddio_out_ima:auto_generated
 50. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14
 51. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14|ddio_out_ima:auto_generated
 52. Source assignments for altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated
 53. Source assignments for altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated
 54. Source assignments for altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated
 55. Source assignments for altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated
 56. Source assignments for altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated
 57. Source assignments for altsyncram:main_ram[0][23]__6|altsyncram_chg1:auto_generated
 58. Source assignments for altsyncram:main_ram[0][15]__7|altsyncram_chg1:auto_generated
 59. Source assignments for altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated
 60. Source assignments for altsyncram:term_mem_rtl_0|altsyncram_dpj1:auto_generated
 61. Source assignments for altsyncram:storage_rtl_0|altsyncram_k3d1:auto_generated
 62. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated
 63. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated
 64. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated
 65. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated
 66. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated
 67. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated
 68. Source assignments for altsyncram:rom_rtl_0|altsyncram_n281:auto_generated
 69. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated
 70. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated
 71. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated
 72. Source assignments for altsyncram:storage_1_rtl_0|altsyncram_k3d1:auto_generated
 73. Parameter Settings for User Entity Instance: ALTPLL:ALTPLL
 74. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT
 75. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_1
 76. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_2
 77. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_3
 78. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_4
 79. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_5
 80. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_6
 81. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_7
 82. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_8
 83. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_9
 84. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_10
 85. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_11
 86. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_12
 87. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_13
 88. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_14
 89. Parameter Settings for User Entity Instance: altsyncram:sram[0][31]__1
 90. Parameter Settings for User Entity Instance: altsyncram:sram[0][23]__2
 91. Parameter Settings for User Entity Instance: altsyncram:sram[0][15]__3
 92. Parameter Settings for User Entity Instance: altsyncram:sram[0][7]__4
 93. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][31]__5
 94. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][23]__6
 95. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][15]__7
 96. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][7]__8
 97. Parameter Settings for Inferred Entity Instance: altsyncram:term_mem_rtl_0
 98. Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0
 99. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
100. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0
101. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0
102. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0
103. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1
104. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0
105. Parameter Settings for Inferred Entity Instance: altsyncram:rom_rtl_0
106. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0
107. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0
108. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0
109. Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0
110. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3
111. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1
112. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0
113. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2
114. altpll Parameter Settings by Entity Instance
115. altsyncram Parameter Settings by Entity Instance
116. lpm_mult Parameter Settings by Entity Instance
117. Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"
118. Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"
119. Port Connectivity Checks: "VexRiscv:VexRiscv"
120. Post-Synthesis Netlist Statistics for Top Partition
121. Elapsed Time Per Partition
122. Analysis & Synthesis Messages
123. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 15 15:23:28 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; terasic_de10lite                            ;
; Top-level Entity Name              ; terasic_de10lite                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,416                                       ;
;     Total combinational functions  ; 5,223                                       ;
;     Dedicated logic registers      ; 2,573                                       ;
; Total registers                    ; 2603                                        ;
; Total pins                         ; 28                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 929,824                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; terasic_de10lite   ; terasic_de10lite   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v ; yes             ; User SystemVerilog HDL File                           ; /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v                         ; work    ;
; terasic_de10lite.v                                                          ; yes             ; User SystemVerilog HDL File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v                                         ; work    ;
; terasic_de10lite_main_ram.init                                              ; yes             ; Auto-Found Unspecified File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite_main_ram.init                             ;         ;
; terasic_de10lite_sram.init                                                  ; yes             ; Auto-Found Unspecified File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite_sram.init                                 ;         ;
; terasic_de10lite_font_mem.init                                              ; yes             ; Auto-Found Unspecified File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite_font_mem.init                             ;         ;
; terasic_de10lite_term_mem.init                                              ; yes             ; Auto-Found Unspecified File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite_term_mem.init                             ;         ;
; terasic_de10lite_mem.init                                                   ; yes             ; Auto-Found Unspecified File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite_mem.init                                  ;         ;
; terasic_de10lite_rom.init                                                   ; yes             ; Auto-Found Unspecified File                           ; /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite_rom.init                                  ;         ;
; altpll.tdf                                                                  ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal201.inc                                                              ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                         ;         ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/altpll_9n91.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altpll_9n91.tdf                                         ;         ;
; altddio_out.tdf                                                             ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf                        ;         ;
; stratix_ddio.inc                                                            ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ddio.inc                       ;         ;
; cyclone_ddio.inc                                                            ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc                       ;         ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; stratix_lcell.inc                                                           ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_lcell.inc                      ;         ;
; db/ddio_out_ima.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/ddio_out_ima.tdf                                        ;         ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                                                  ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                                                  ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                                                ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_mdg1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf                                     ;         ;
; db/altsyncram_chg1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_chg1.tdf                                     ;         ;
; db/decode_97a.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/decode_97a.tdf                                          ;         ;
; db/mux_p1b.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/mux_p1b.tdf                                             ;         ;
; db/altsyncram_dpj1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_dpj1.tdf                                     ;         ;
; db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/iamme/build/terasic_de10lite/gateware/db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif ;         ;
; db/altsyncram_k3d1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_k3d1.tdf                                     ;         ;
; db/altsyncram_67d1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_67d1.tdf                                     ;         ;
; db/altsyncram_mcd1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_mcd1.tdf                                     ;         ;
; db/altsyncram_47g1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_47g1.tdf                                     ;         ;
; db/altsyncram_s9d1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_s9d1.tdf                                     ;         ;
; db/altsyncram_n281.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_n281.tdf                                     ;         ;
; db/terasic_de10lite.ram0_terasic_de10lite_fc6a08b4.hdl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/iamme/build/terasic_de10lite/gateware/db/terasic_de10lite.ram0_terasic_de10lite_fc6a08b4.hdl.mif ;         ;
; lpm_mult.tdf                                                                ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; multcore.inc                                                                ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                                                                ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                                                                ; yes             ; Megafunction                                          ; /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mult_tns.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/mult_tns.tdf                                            ;         ;
; db/mult_tgs.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; /home/iamme/build/terasic_de10lite/gateware/db/mult_tgs.tdf                                            ;         ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimated Total logic elements              ; 6,416                                           ;
;                                             ;                                                 ;
; Total combinational functions               ; 5223                                            ;
; Logic element usage by number of LUT inputs ;                                                 ;
;     -- 4 input functions                    ; 3149                                            ;
;     -- 3 input functions                    ; 1208                                            ;
;     -- <=2 input functions                  ; 866                                             ;
;                                             ;                                                 ;
; Logic elements by mode                      ;                                                 ;
;     -- normal mode                          ; 4640                                            ;
;     -- arithmetic mode                      ; 583                                             ;
;                                             ;                                                 ;
; Total registers                             ; 2603                                            ;
;     -- Dedicated logic registers            ; 2573                                            ;
;     -- I/O registers                        ; 60                                              ;
;                                             ;                                                 ;
; I/O pins                                    ; 28                                              ;
; Total memory bits                           ; 929824                                          ;
;                                             ;                                                 ;
; Embedded Multiplier 9-bit elements          ; 8                                               ;
;                                             ;                                                 ;
; Total PLLs                                  ; 1                                               ;
;     -- PLLs                                 ; 1                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; altpll:ALTPLL|altpll_9n91:auto_generated|clk[0] ;
; Maximum fan-out                             ; 2919                                            ;
; Total fan-out                               ; 31338                                           ;
; Average fan-out                             ; 3.82                                            ;
+---------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                     ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |terasic_de10lite                               ; 5223 (2707)         ; 2573 (1131)               ; 929824      ; 0          ; 8            ; 0       ; 4         ; 28   ; 0            ; 0          ; |terasic_de10lite                                                                                                                       ; terasic_de10lite ; work         ;
;    |VexRiscv:VexRiscv|                          ; 2508 (2305)         ; 1441 (1276)               ; 72960       ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv                                                                                                     ; VexRiscv         ; work         ;
;       |DataCache:dataCache_1|                   ; 155 (155)           ; 90 (90)                   ; 35456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1                                                                               ; DataCache        ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                  ; altsyncram       ; work         ;
;             |altsyncram_67d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated                   ; altsyncram_67d1  ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache| ; 48 (48)             ; 75 (75)                   ; 35456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache                                                             ; InstructionCache ; work         ;
;          |altsyncram:banks_0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                    ; altsyncram       ; work         ;
;             |altsyncram_mcd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated     ; altsyncram_mcd1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_67d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated ; altsyncram_67d1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                                                              ; altsyncram       ; work         ;
;          |altsyncram_47g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated                               ; altsyncram_47g1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                                                              ; altsyncram       ; work         ;
;          |altsyncram_47g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated                               ; altsyncram_47g1  ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult0                                                                                      ; lpm_mult         ; work         ;
;          |mult_tgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult0|mult_tgs:auto_generated                                                              ; mult_tgs         ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult1                                                                                      ; lpm_mult         ; work         ;
;          |mult_tgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult1|mult_tgs:auto_generated                                                              ; mult_tgs         ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult2                                                                                      ; lpm_mult         ; work         ;
;          |mult_tgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult2|mult_tgs:auto_generated                                                              ; mult_tgs         ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult3                                                                                      ; lpm_mult         ; work         ;
;          |mult_tns:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |terasic_de10lite|VexRiscv:VexRiscv|lpm_mult:Mult3|mult_tns:auto_generated                                                              ; mult_tns         ; work         ;
;    |altddio_out:ALTDDIO_OUT_10|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_10                                                                                            ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_10|ddio_out_ima:auto_generated                                                                ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_11|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_11                                                                                            ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_11|ddio_out_ima:auto_generated                                                                ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_12|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_12                                                                                            ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_12|ddio_out_ima:auto_generated                                                                ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_13|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_13                                                                                            ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_13|ddio_out_ima:auto_generated                                                                ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_14|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_14                                                                                            ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_14|ddio_out_ima:auto_generated                                                                ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_1                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_1|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_2|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_2                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_2|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_3|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_3                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_3|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_4|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_4                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_4|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_5|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_5                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_5|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_6|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_6                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_6|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_7|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_7                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_7|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_8|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_8                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_8|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT_9|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_9                                                                                             ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT_9|ddio_out_ima:auto_generated                                                                 ; ddio_out_ima     ; work         ;
;    |altddio_out:ALTDDIO_OUT|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT                                                                                               ; altddio_out      ; work         ;
;       |ddio_out_ima:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altddio_out:ALTDDIO_OUT|ddio_out_ima:auto_generated                                                                   ; ddio_out_ima     ; work         ;
;    |altpll:ALTPLL|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altpll:ALTPLL                                                                                                         ; altpll           ; work         ;
;       |altpll_9n91:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altpll:ALTPLL|altpll_9n91:auto_generated                                                                              ; altpll_9n91      ; work         ;
;    |altsyncram:main_ram[0][15]__7|              ; 2 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][15]__7                                                                                         ; altsyncram       ; work         ;
;       |altsyncram_chg1:auto_generated|          ; 2 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][15]__7|altsyncram_chg1:auto_generated                                                          ; altsyncram_chg1  ; work         ;
;          |decode_97a:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][15]__7|altsyncram_chg1:auto_generated|decode_97a:decode2                                       ; decode_97a       ; work         ;
;    |altsyncram:main_ram[0][23]__6|              ; 2 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][23]__6                                                                                         ; altsyncram       ; work         ;
;       |altsyncram_chg1:auto_generated|          ; 2 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][23]__6|altsyncram_chg1:auto_generated                                                          ; altsyncram_chg1  ; work         ;
;          |decode_97a:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][23]__6|altsyncram_chg1:auto_generated|decode_97a:decode2                                       ; decode_97a       ; work         ;
;    |altsyncram:main_ram[0][31]__5|              ; 2 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][31]__5                                                                                         ; altsyncram       ; work         ;
;       |altsyncram_chg1:auto_generated|          ; 2 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated                                                          ; altsyncram_chg1  ; work         ;
;          |decode_97a:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated|decode_97a:decode2                                       ; decode_97a       ; work         ;
;    |altsyncram:main_ram[0][7]__8|               ; 2 (0)               ; 1 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][7]__8                                                                                          ; altsyncram       ; work         ;
;       |altsyncram_chg1:auto_generated|          ; 2 (0)               ; 1 (1)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated                                                           ; altsyncram_chg1  ; work         ;
;          |decode_97a:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated|decode_97a:decode2                                        ; decode_97a       ; work         ;
;    |altsyncram:rom_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 191008      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:rom_rtl_0                                                                                                  ; altsyncram       ; work         ;
;       |altsyncram_n281:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 191008      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:rom_rtl_0|altsyncram_n281:auto_generated                                                                   ; altsyncram_n281  ; work         ;
;    |altsyncram:sram[0][15]__3|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][15]__3                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated                                                              ; altsyncram_mdg1  ; work         ;
;    |altsyncram:sram[0][23]__2|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][23]__2                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated                                                              ; altsyncram_mdg1  ; work         ;
;    |altsyncram:sram[0][31]__1|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][31]__1                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated                                                              ; altsyncram_mdg1  ; work         ;
;    |altsyncram:sram[0][7]__4|                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][7]__4                                                                                              ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated                                                               ; altsyncram_mdg1  ; work         ;
;    |altsyncram:storage_1_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:storage_1_rtl_0                                                                                            ; altsyncram       ; work         ;
;       |altsyncram_k3d1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:storage_1_rtl_0|altsyncram_k3d1:auto_generated                                                             ; altsyncram_k3d1  ; work         ;
;    |altsyncram:storage_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:storage_rtl_0                                                                                              ; altsyncram       ; work         ;
;       |altsyncram_k3d1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:storage_rtl_0|altsyncram_k3d1:auto_generated                                                               ; altsyncram_k3d1  ; work         ;
;    |altsyncram:term_mem_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 75776       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:term_mem_rtl_0                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_dpj1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 75776       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |terasic_de10lite|altsyncram:term_mem_rtl_0|altsyncram_dpj1:auto_generated                                                              ; altsyncram_dpj1  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                       ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                       ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                       ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                       ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; None                                                       ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                       ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; None                                                       ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                       ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                       ;
; altsyncram:main_ram[0][15]__7|altsyncram_chg1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                                       ;
; altsyncram:main_ram[0][23]__6|altsyncram_chg1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                                       ;
; altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                                       ;
; altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                                       ;
; altsyncram:rom_rtl_0|altsyncram_n281:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; ROM              ; 5969         ; 32           ; --           ; --           ; 191008 ; db/terasic_de10lite.ram0_terasic_de10lite_fc6a08b4.hdl.mif ;
; altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                       ;
; altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                       ;
; altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                       ;
; altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                       ;
; altsyncram:storage_1_rtl_0|altsyncram_k3d1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                                                       ;
; altsyncram:storage_rtl_0|altsyncram_k3d1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                                                       ;
; altsyncram:term_mem_rtl_0|altsyncram_dpj1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 4736         ; 16           ; 4736         ; 16           ; 75776  ; db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de10lite|builder_basesoc_fsm_state                                                                                                                                                                                                                                                                             ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; builder_basesoc_fsm_state.0111 ; builder_basesoc_fsm_state.0110 ; builder_basesoc_fsm_state.0101 ; builder_basesoc_fsm_state.0100 ; builder_basesoc_fsm_state.0011 ; builder_basesoc_fsm_state.0010 ; builder_basesoc_fsm_state.0001 ; builder_basesoc_fsm_state.0000 ; builder_basesoc_fsm_state.1000 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; builder_basesoc_fsm_state.0000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; builder_basesoc_fsm_state.0001 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.0010 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.0011 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.0100 ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.0101 ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.0110 ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.0111 ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_basesoc_fsm_state.1000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de10lite|builder_basesoc_csiinterpreter_state                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+
; Name                                     ; builder_basesoc_csiinterpreter_state.011 ; builder_basesoc_csiinterpreter_state.010 ; builder_basesoc_csiinterpreter_state.001 ; builder_basesoc_csiinterpreter_state.000 ; builder_basesoc_csiinterpreter_state.100 ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+
; builder_basesoc_csiinterpreter_state.000 ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                        ;
; builder_basesoc_csiinterpreter_state.001 ; 0                                        ; 0                                        ; 1                                        ; 1                                        ; 0                                        ;
; builder_basesoc_csiinterpreter_state.010 ; 0                                        ; 1                                        ; 0                                        ; 1                                        ; 0                                        ;
; builder_basesoc_csiinterpreter_state.011 ; 1                                        ; 0                                        ; 0                                        ; 1                                        ; 0                                        ;
; builder_basesoc_csiinterpreter_state.100 ; 0                                        ; 0                                        ; 0                                        ; 1                                        ; 1                                        ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 30                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                             ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; builder_csr_bankarray_interface4_bank_bus_dat_r[12..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; builder_csr_bankarray_interface3_bank_bus_dat_r[8..31]                                           ; Stuck at GND due to stuck port data_in                                                         ;
; builder_csr_bankarray_interface1_bank_bus_dat_r[10..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s1_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s2_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|externalInterruptArray_regNext[2..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_BRANCH_CALC[0]                                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_refilling                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_exception                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_allowWrite                                 ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_allowRead                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isPaging                                   ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_isPaging            ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute        ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception           ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling           ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                                   ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                                   ; Lost fanout                                                                                    ;
; main_uart_cdc_cdc_graycounter1_q_binary[2]                                                       ; Merged with main_uart_cdc_cdc_graycounter1_q[2]                                                ;
; main_vt_csiinterpreter_color[2,3]                                                                ; Merged with main_vt_csiinterpreter_color[1]                                                    ;
; main_uart_cdc_cdc_graycounter0_q_binary[2]                                                       ; Merged with main_uart_cdc_cdc_graycounter0_q[2]                                                ;
; main_ram_0__31__bypass[1]                                                                        ; Merged with sram_0__31__bypass[1]                                                              ;
; main_ram_0__31__bypass[2]                                                                        ; Merged with sram_0__31__bypass[2]                                                              ;
; main_ram_0__31__bypass[3]                                                                        ; Merged with sram_0__31__bypass[3]                                                              ;
; main_ram_0__31__bypass[4]                                                                        ; Merged with sram_0__31__bypass[4]                                                              ;
; main_ram_0__31__bypass[5]                                                                        ; Merged with sram_0__31__bypass[5]                                                              ;
; main_ram_0__31__bypass[6]                                                                        ; Merged with sram_0__31__bypass[6]                                                              ;
; main_ram_0__31__bypass[7]                                                                        ; Merged with sram_0__31__bypass[7]                                                              ;
; main_ram_0__31__bypass[8]                                                                        ; Merged with sram_0__31__bypass[8]                                                              ;
; main_ram_0__23__bypass[1]                                                                        ; Merged with sram_0__23__bypass[1]                                                              ;
; main_ram_0__23__bypass[2]                                                                        ; Merged with sram_0__23__bypass[2]                                                              ;
; main_ram_0__23__bypass[3]                                                                        ; Merged with sram_0__23__bypass[3]                                                              ;
; main_ram_0__23__bypass[4]                                                                        ; Merged with sram_0__23__bypass[4]                                                              ;
; main_ram_0__23__bypass[5]                                                                        ; Merged with sram_0__23__bypass[5]                                                              ;
; main_ram_0__23__bypass[6]                                                                        ; Merged with sram_0__23__bypass[6]                                                              ;
; main_ram_0__23__bypass[7]                                                                        ; Merged with sram_0__23__bypass[7]                                                              ;
; main_ram_0__23__bypass[8]                                                                        ; Merged with sram_0__23__bypass[8]                                                              ;
; main_ram_0__15__bypass[1]                                                                        ; Merged with sram_0__15__bypass[1]                                                              ;
; main_ram_0__15__bypass[2]                                                                        ; Merged with sram_0__15__bypass[2]                                                              ;
; main_ram_0__15__bypass[3]                                                                        ; Merged with sram_0__15__bypass[3]                                                              ;
; main_ram_0__15__bypass[4]                                                                        ; Merged with sram_0__15__bypass[4]                                                              ;
; main_ram_0__15__bypass[5]                                                                        ; Merged with sram_0__15__bypass[5]                                                              ;
; main_ram_0__15__bypass[6]                                                                        ; Merged with sram_0__15__bypass[6]                                                              ;
; main_ram_0__15__bypass[7]                                                                        ; Merged with sram_0__15__bypass[7]                                                              ;
; main_ram_0__15__bypass[8]                                                                        ; Merged with sram_0__15__bypass[8]                                                              ;
; main_ram_0__7__bypass[1]                                                                         ; Merged with sram_0__7__bypass[1]                                                               ;
; main_ram_0__7__bypass[2]                                                                         ; Merged with sram_0__7__bypass[2]                                                               ;
; main_ram_0__7__bypass[3]                                                                         ; Merged with sram_0__7__bypass[3]                                                               ;
; main_ram_0__7__bypass[4]                                                                         ; Merged with sram_0__7__bypass[4]                                                               ;
; main_ram_0__7__bypass[5]                                                                         ; Merged with sram_0__7__bypass[5]                                                               ;
; main_ram_0__7__bypass[6]                                                                         ; Merged with sram_0__7__bypass[6]                                                               ;
; main_ram_0__7__bypass[7]                                                                         ; Merged with sram_0__7__bypass[7]                                                               ;
; main_ram_0__7__bypass[8]                                                                         ; Merged with sram_0__7__bypass[8]                                                               ;
; altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated|address_reg_b[0]                    ; Merged with altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated|address_reg_b[0]       ;
; altsyncram:main_ram[0][23]__6|altsyncram_chg1:auto_generated|address_reg_b[0]                    ; Merged with altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated|address_reg_b[0]       ;
; altsyncram:main_ram[0][15]__7|altsyncram_chg1:auto_generated|address_reg_b[0]                    ; Merged with altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated|address_reg_b[0]       ;
; VexRiscv:VexRiscv|_zz_7                                                                          ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_booted                                  ;
; VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[0]                                                       ; Merged with VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[1]                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]  ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                                    ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_targetPrivilege[0,1]                                       ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS1_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS2_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_size[1]                                   ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[13]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_size[0]                                   ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_size[1]                                   ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[13]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_size[0]                                   ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[12]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_wr                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_MEMORY_WR                                      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                                        ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_WR                                    ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[2]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[2]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[1]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[1]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[0]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[0]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[31]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[31]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[30]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[30]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[29]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[29]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[28]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[28]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[27]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[27]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[26]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[26]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[25]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[25]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[24]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[24]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[23]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[22]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[22]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[21]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[20]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[19]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[19]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[18]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[18]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[17]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[17]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[16]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[16]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[15]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[15]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[14]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[14]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[13]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[13]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[12]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[12]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[11]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[11]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[10]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[10]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[9]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[9]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[8]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[8]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[7]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[7]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[6]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[6]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[5]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[5]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[4]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[4]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[3]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[3]                                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[31]                        ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isIoAccess                   ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_killReg                                           ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                               ;
; VexRiscv:VexRiscv|decode_to_execute_PC[1]                                                        ; Merged with VexRiscv:VexRiscv|decode_to_execute_PC[0]                                          ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                                              ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]                ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]  ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                                      ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                        ;
; VexRiscv:VexRiscv|execute_to_memory_PC[1]                                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_PC[0]                                          ;
; main_vt_csiinterpreter_color[1]                                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                              ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]                ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2]                                                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_PC[0]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                                      ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1]                                 ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1]               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_error                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1]                                          ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_MEMORY_WR                                                    ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[5]                                 ;
; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_0                                  ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_1                                  ; Lost fanout                                                                                    ;
; term_mem_rtl_0_bypass[45,47,49,51,53,55,57]                                                      ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                                    ; Stuck at VCC due to stuck port data_in                                                         ;
; main_vt_csiinterpreter0[6,7]                                                                     ; Stuck at GND due to stuck port data_in                                                         ;
; main_vt_csiinterpreter0[5]                                                                       ; Merged with main_vt_csiinterpreter0[4]                                                         ;
; builder_basesoc_fsm_state~2                                                                      ; Lost fanout                                                                                    ;
; builder_basesoc_fsm_state~3                                                                      ; Lost fanout                                                                                    ;
; builder_basesoc_fsm_state~4                                                                      ; Lost fanout                                                                                    ;
; builder_basesoc_csiinterpreter_state~2                                                           ; Lost fanout                                                                                    ;
; builder_basesoc_csiinterpreter_state~3                                                           ; Lost fanout                                                                                    ;
; storage_3_dat1[8,9]                                                                              ; Lost fanout                                                                                    ;
; storage_2~8                                                                                      ; Lost fanout                                                                                    ;
; storage_2~9                                                                                      ; Lost fanout                                                                                    ;
; storage_2~18                                                                                     ; Lost fanout                                                                                    ;
; storage_2~19                                                                                     ; Lost fanout                                                                                    ;
; storage_2~28                                                                                     ; Lost fanout                                                                                    ;
; storage_2~29                                                                                     ; Lost fanout                                                                                    ;
; storage_2~38                                                                                     ; Lost fanout                                                                                    ;
; storage_2~39                                                                                     ; Lost fanout                                                                                    ;
; storage_2~48                                                                                     ; Lost fanout                                                                                    ;
; storage_2~49                                                                                     ; Lost fanout                                                                                    ;
; storage_2~58                                                                                     ; Lost fanout                                                                                    ;
; storage_2~59                                                                                     ; Lost fanout                                                                                    ;
; storage_2~68                                                                                     ; Lost fanout                                                                                    ;
; storage_2~69                                                                                     ; Lost fanout                                                                                    ;
; storage_2~78                                                                                     ; Lost fanout                                                                                    ;
; storage_2~79                                                                                     ; Lost fanout                                                                                    ;
; storage_3~8                                                                                      ; Lost fanout                                                                                    ;
; storage_3~9                                                                                      ; Lost fanout                                                                                    ;
; storage_3~18                                                                                     ; Lost fanout                                                                                    ;
; storage_3~19                                                                                     ; Lost fanout                                                                                    ;
; storage_3~28                                                                                     ; Lost fanout                                                                                    ;
; storage_3~29                                                                                     ; Lost fanout                                                                                    ;
; storage_3~38                                                                                     ; Lost fanout                                                                                    ;
; storage_3~39                                                                                     ; Lost fanout                                                                                    ;
; Total Number of Removed Registers = 293                                                          ;                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; storage_3_dat1[8]                                                             ; Lost Fanouts              ; storage_3~8, storage_3~18, storage_3~28, storage_3~38                              ;
; storage_3_dat1[9]                                                             ; Lost Fanouts              ; storage_3~9, storage_3~19, storage_3~29, storage_3~39                              ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                           ; Stuck at GND              ; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0], ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|decode_to_execute_PC[0],                                         ;
;                                                                               ;                           ; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                          ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                          ; Stuck at GND              ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2],                                     ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]               ; Stuck at VCC              ; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1],                  ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_refilling               ; Stuck at GND              ; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                        ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]               ; Stuck at GND              ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                    ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                     ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                     ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError ; Stuck at GND              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1] ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2573  ;
; Number of registers using Synchronous Clear  ; 279   ;
; Number of registers using Synchronous Load   ; 195   ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1816  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ars_cd_sys_ff1                          ; 267     ;
; term_mem_rtl_0_bypass[56]               ; 1       ;
; term_mem_rtl_0_bypass[54]               ; 1       ;
; term_mem_rtl_0_bypass[58]               ; 1       ;
; term_mem_rtl_0_bypass[48]               ; 1       ;
; term_mem_rtl_0_bypass[52]               ; 1       ;
; term_mem_rtl_0_bypass[46]               ; 1       ;
; term_mem_rtl_0_bypass[50]               ; 1       ;
; term_mem_rtl_0_bypass[44]               ; 1       ;
; main_count[5]                           ; 2       ;
; main_count[7]                           ; 2       ;
; main_count[8]                           ; 2       ;
; main_count[10]                          ; 2       ;
; main_count[13]                          ; 2       ;
; main_count[17]                          ; 2       ;
; main_count[18]                          ; 2       ;
; main_count[21]                          ; 2       ;
; ars_cd_sys_ff0                          ; 1       ;
; ars_cd_vga_ff1                          ; 74      ;
; term_mem_rtl_0_bypass[36]               ; 1       ;
; term_mem_rtl_0_bypass[30]               ; 1       ;
; term_mem_rtl_0_bypass[42]               ; 1       ;
; term_mem_rtl_0_bypass[34]               ; 1       ;
; term_mem_rtl_0_bypass[28]               ; 1       ;
; term_mem_rtl_0_bypass[32]               ; 1       ;
; term_mem_rtl_0_bypass[38]               ; 1       ;
; term_mem_rtl_0_bypass[37]               ; 1       ;
; term_mem_rtl_0_bypass[40]               ; 1       ;
; builder_count[16]                       ; 2       ;
; builder_count[17]                       ; 2       ;
; builder_count[18]                       ; 2       ;
; builder_count[19]                       ; 2       ;
; builder_count[6]                        ; 2       ;
; builder_count[9]                        ; 2       ;
; builder_count[14]                       ; 2       ;
; ars_cd_vga_ff0                          ; 1       ;
; main_vtg_hscan_storage[0]               ; 2       ;
; main_vtg_hscan_storage[1]               ; 2       ;
; main_vtg_hscan_storage[2]               ; 2       ;
; main_vtg_hscan_storage[3]               ; 2       ;
; main_vtg_hscan_storage[4]               ; 2       ;
; main_vtg_hscan_storage[10]              ; 2       ;
; main_vtg_enable_storage                 ; 3       ;
; main_vtg_vscan_storage[0]               ; 2       ;
; main_vtg_vscan_storage[1]               ; 2       ;
; main_vtg_vscan_storage[5]               ; 2       ;
; main_vtg_vscan_storage[4]               ; 2       ;
; main_vtg_vscan_storage[6]               ; 2       ;
; main_vtg_vscan_storage[9]               ; 2       ;
; main_vtg_hsync_start_storage[3]         ; 2       ;
; main_vtg_hsync_start_storage[6]         ; 2       ;
; main_vtg_hsync_start_storage[9]         ; 2       ;
; main_vtg_hsync_start_storage[8]         ; 2       ;
; main_vtg_hsync_end_storage[3]           ; 2       ;
; main_vtg_hsync_end_storage[7]           ; 2       ;
; main_vtg_hsync_end_storage[6]           ; 2       ;
; main_vtg_hsync_end_storage[9]           ; 2       ;
; main_vtg_hsync_end_storage[8]           ; 2       ;
; main_vtg_vsync_start_storage[0]         ; 2       ;
; main_vtg_vsync_start_storage[3]         ; 2       ;
; main_vtg_vsync_start_storage[4]         ; 2       ;
; main_vtg_vsync_start_storage[6]         ; 2       ;
; main_vtg_vsync_start_storage[9]         ; 2       ;
; main_vtg_vsync_end_storage[0]           ; 2       ;
; main_vtg_vsync_end_storage[2]           ; 2       ;
; main_vtg_vsync_end_storage[3]           ; 2       ;
; main_vtg_vsync_end_storage[4]           ; 2       ;
; main_vtg_vsync_end_storage[6]           ; 2       ;
; main_vtg_vsync_end_storage[9]           ; 2       ;
; main_vtg_vres_storage[3]                ; 2       ;
; main_vtg_vres_storage[4]                ; 2       ;
; main_vtg_vres_storage[6]                ; 2       ;
; main_vtg_vres_storage[9]                ; 2       ;
; main_vtg_hres_storage[5]                ; 2       ;
; main_vtg_hres_storage[9]                ; 2       ;
; main_vtg_hres_storage[8]                ; 2       ;
; main_basesoc_scratch_storage[14]        ; 1       ;
; main_basesoc_scratch_storage[6]         ; 1       ;
; main_basesoc_scratch_storage[3]         ; 1       ;
; main_basesoc_scratch_storage[4]         ; 1       ;
; main_basesoc_scratch_storage[12]        ; 1       ;
; main_basesoc_scratch_storage[18]        ; 1       ;
; main_basesoc_scratch_storage[5]         ; 1       ;
; main_basesoc_scratch_storage[21]        ; 1       ;
; main_basesoc_scratch_storage[20]        ; 1       ;
; main_basesoc_scratch_storage[9]         ; 1       ;
; main_basesoc_scratch_storage[10]        ; 1       ;
; main_basesoc_scratch_storage[25]        ; 1       ;
; main_basesoc_scratch_storage[28]        ; 1       ;
; Total number of inverted registers = 89 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+---------------------------+----------------+
; Register Name             ; RAM Name       ;
+---------------------------+----------------+
; term_mem_rtl_0_bypass[0]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[1]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[2]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[3]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[4]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[5]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[6]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[7]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[8]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[9]  ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[10] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[11] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[12] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[13] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[14] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[15] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[16] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[17] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[18] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[19] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[20] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[21] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[22] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[23] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[24] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[25] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[26] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[27] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[28] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[29] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[30] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[31] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[32] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[33] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[34] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[35] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[36] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[37] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[38] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[39] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[40] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[41] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[42] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[43] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[44] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[45] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[46] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[47] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[48] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[49] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[50] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[51] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[52] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[53] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[54] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[55] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[56] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[57] ; term_mem_rtl_0 ;
; term_mem_rtl_0_bypass[58] ; term_mem_rtl_0 ;
+---------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                ; Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; term_mem_adr1[0..12]                                                                     ; term_mem_rtl_0                                                              ; RAM  ;
; term_mem_adr0[0..12]                                                                     ; term_mem_rtl_0                                                              ; RAM  ;
; storage_dat1[0..7]                                                                       ; storage_rtl_0                                                               ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[0,2..21] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[0,2..21]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0                   ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_banks_0_port1[0..31]       ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0     ; RAM  ;
; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[0..31]                                 ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0                               ; RAM  ;
; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[0..31]                                 ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1                               ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read[0..7]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0           ; RAM  ;
; rom_dat0[0..31]                                                                          ; rom_rtl_0                                                                   ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_1[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_2[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_3[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0           ; RAM  ;
; storage_1_dat1[0..7]                                                                     ; storage_1_rtl_0                                                             ; RAM  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de10lite|main_vt_csiinterpreter_csi_final[7]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_tx_count[0]                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de10lite|main_chaser[3]                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de10lite|builder_csr_bankarray_interface1_bank_bus_dat_r[0]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|builder_csr_bankarray_interface3_bank_bus_dat_r[2]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de10lite|main_storage[3]                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vt_term_wrport_adr[10]                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de10lite|main_vt_uart_fifo_consume[2]                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de10lite|main_vt_uart_fifo_produce[2]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_vt_uart_fifo_level[2]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_tx_fifo_produce[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_tx_fifo_consume[3]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_tx_fifo_level0[4]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_reset_storage[0]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[11]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_interrupt_code[3]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[4]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_mie_MTIE                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_mepc[1]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_mepc[26]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_readDataInit[27]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_enable_storage[1]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hsync_start_storage[0]                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hsync_end_storage[5]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vsync_start_storage[5]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vsync_end_storage[1]                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hscan_storage[9]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vscan_storage[10]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vres_storage[1]                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hres_storage[0]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_pending_r[1]                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|memory_DivPlugin_rs1[0]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_timer_reload_storage[30]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_timer_load_storage[30]                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_rx_count[0]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_rx_fifo_produce[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_rx_fifo_consume[2]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_uart_rx_fifo_level0[0]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_timer_value_status[18]                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_scratch_storage[24]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_bus_errors[13]                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |terasic_de10lite|main_count[16]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[2] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_tx_data[2]                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_dBus_cmd_ready[2]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[7]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|execute_to_memory_MEMORY_STORE_DATA_RF[31]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|memory_DivPlugin_div_counter_value[1]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|main_basesoc_timer_value[30]                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de10lite|builder_count[7]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|memory_DivPlugin_accumulator[12]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |terasic_de10lite|main_vtg_source_payload_hcount[5]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[3]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|decode_to_execute_RS2[13]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[2]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |terasic_de10lite|main_vt_csiinterpreter0[5]                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |terasic_de10lite|main_vt_csiinterpreter_csi_count[2]                                                  ;
; 9:1                ; 20 bits   ; 120 LEs       ; 100 LEs              ; 20 LEs                 ; Yes        ; |terasic_de10lite|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[16]                                 ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |terasic_de10lite|main_vtg_source_payload_vcount[6]                                                    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |terasic_de10lite|main_vt_term_wrport_adr[3]                                                           ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |terasic_de10lite|builder_csr_bankarray_interface0_bank_bus_dat_r[11]                                  ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |terasic_de10lite|builder_csr_bankarray_interface0_bank_bus_dat_r[1]                                   ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |terasic_de10lite|builder_csr_bankarray_interface2_bank_bus_dat_r[30]                                  ;
; 513:1              ; 11 bits   ; 3762 LEs      ; 66 LEs               ; 3696 LEs               ; Yes        ; |terasic_de10lite|builder_csr_bankarray_interface4_bank_bus_dat_r[8]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hsync_start_storage[9]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hsync_end_storage[8]                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vsync_start_storage[9]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vsync_end_storage[3]                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hscan_storage[10]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vscan_storage[9]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_vres_storage[9]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de10lite|main_vtg_hres_storage[9]                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de10lite|main_basesoc_scratch_storage[14]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de10lite|main_count[21]                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de10lite|builder_count[19]                                                                    ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |terasic_de10lite|builder_basesoc_wishbone_dat_w[9]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |terasic_de10lite|builder_basesoc_fsm_next_value1                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |terasic_de10lite|builder_basesoc_wishbone_sel[0]                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |terasic_de10lite|builder_csr_bankarray_sram_bus_adr[2]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de10lite|rom.raddr_a[2]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_writeBack_DBusCachedPlugin_rspFormated_3[9]                    ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|Mux106                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|Mux126                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|Mux123                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|Mux91                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|Mux70                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_writeDataSignal[14]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|builder_shared_dat_r~61                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|builder_shared_dat_r~48                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|builder_shared_dat_r~44                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|builder_shared_dat_r~32                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|main_vt_y_rollover[2]                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_memory_DivPlugin_div_result_3                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[12]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[3]                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |terasic_de10lite|main_basesoc_rx_source_valid                                                         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|Selector53                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|_zz_decode_RS2_1[11]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[9]                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|IBusCachedPlugin_iBusRsp_stages_0_input_payload[9]                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[5]                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |terasic_de10lite|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[21]                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |terasic_de10lite|builder_basesoc_csiinterpreter_state                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |terasic_de10lite|builder_basesoc_fsm_state                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv                                                           ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                       ;
+-------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14|ddio_out_ima:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][23]__6|altsyncram_chg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][15]__7|altsyncram_chg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][7]__8|altsyncram_chg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:term_mem_rtl_0|altsyncram_dpj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_rtl_0|altsyncram_k3d1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:rom_rtl_0|altsyncram_n281:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_1_rtl_0|altsyncram_k3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL:ALTPLL          ;
+-------------------------------+-------------------+-----------------+
; Parameter Name                ; Value             ; Type            ;
+-------------------------------+-------------------+-----------------+
; OPERATION_MODE                ; NORMAL            ; Untyped         ;
; PLL_TYPE                      ; AUTO              ; Untyped         ;
; LPM_HINT                      ; UNUSED            ; Untyped         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped         ;
; SCAN_CHAIN                    ; LONG              ; Untyped         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped         ;
; INCLK0_INPUT_FREQUENCY        ; 100111000100000   ; Unsigned Binary ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped         ;
; LOCK_HIGH                     ; 1                 ; Untyped         ;
; LOCK_LOW                      ; 1                 ; Untyped         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped         ;
; SKIP_VCO                      ; OFF               ; Untyped         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped         ;
; BANDWIDTH                     ; 0                 ; Untyped         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped         ;
; DOWN_SPREAD                   ; 0                 ; Untyped         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK2_MULTIPLY_BY              ; 111111000         ; Unsigned Binary ;
; CLK1_MULTIPLY_BY              ; 111111000         ; Unsigned Binary ;
; CLK0_MULTIPLY_BY              ; 111111000         ; Unsigned Binary ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK2_DIVIDE_BY                ; 1001110110        ; Unsigned Binary ;
; CLK1_DIVIDE_BY                ; 111111000         ; Unsigned Binary ;
; CLK0_DIVIDE_BY                ; 111111000         ; Unsigned Binary ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Unsigned Binary ;
; CLK1_PHASE_SHIFT              ; 1001110001000     ; Unsigned Binary ;
; CLK0_PHASE_SHIFT              ; 0                 ; Unsigned Binary ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK2_DUTY_CYCLE               ; 110010            ; Unsigned Binary ;
; CLK1_DUTY_CYCLE               ; 110010            ; Unsigned Binary ;
; CLK0_DUTY_CYCLE               ; 110010            ; Unsigned Binary ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped         ;
; DPA_DIVIDER                   ; 0                 ; Untyped         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped         ;
; VCO_MIN                       ; 0                 ; Untyped         ;
; VCO_MAX                       ; 0                 ; Untyped         ;
; VCO_CENTER                    ; 0                 ; Untyped         ;
; PFD_MIN                       ; 0                 ; Untyped         ;
; PFD_MAX                       ; 0                 ; Untyped         ;
; M_INITIAL                     ; 0                 ; Untyped         ;
; M                             ; 0                 ; Untyped         ;
; N                             ; 1                 ; Untyped         ;
; M2                            ; 1                 ; Untyped         ;
; N2                            ; 1                 ; Untyped         ;
; SS                            ; 1                 ; Untyped         ;
; C0_HIGH                       ; 0                 ; Untyped         ;
; C1_HIGH                       ; 0                 ; Untyped         ;
; C2_HIGH                       ; 0                 ; Untyped         ;
; C3_HIGH                       ; 0                 ; Untyped         ;
; C4_HIGH                       ; 0                 ; Untyped         ;
; C5_HIGH                       ; 0                 ; Untyped         ;
; C6_HIGH                       ; 0                 ; Untyped         ;
; C7_HIGH                       ; 0                 ; Untyped         ;
; C8_HIGH                       ; 0                 ; Untyped         ;
; C9_HIGH                       ; 0                 ; Untyped         ;
; C0_LOW                        ; 0                 ; Untyped         ;
; C1_LOW                        ; 0                 ; Untyped         ;
; C2_LOW                        ; 0                 ; Untyped         ;
; C3_LOW                        ; 0                 ; Untyped         ;
; C4_LOW                        ; 0                 ; Untyped         ;
; C5_LOW                        ; 0                 ; Untyped         ;
; C6_LOW                        ; 0                 ; Untyped         ;
; C7_LOW                        ; 0                 ; Untyped         ;
; C8_LOW                        ; 0                 ; Untyped         ;
; C9_LOW                        ; 0                 ; Untyped         ;
; C0_INITIAL                    ; 0                 ; Untyped         ;
; C1_INITIAL                    ; 0                 ; Untyped         ;
; C2_INITIAL                    ; 0                 ; Untyped         ;
; C3_INITIAL                    ; 0                 ; Untyped         ;
; C4_INITIAL                    ; 0                 ; Untyped         ;
; C5_INITIAL                    ; 0                 ; Untyped         ;
; C6_INITIAL                    ; 0                 ; Untyped         ;
; C7_INITIAL                    ; 0                 ; Untyped         ;
; C8_INITIAL                    ; 0                 ; Untyped         ;
; C9_INITIAL                    ; 0                 ; Untyped         ;
; C0_MODE                       ; BYPASS            ; Untyped         ;
; C1_MODE                       ; BYPASS            ; Untyped         ;
; C2_MODE                       ; BYPASS            ; Untyped         ;
; C3_MODE                       ; BYPASS            ; Untyped         ;
; C4_MODE                       ; BYPASS            ; Untyped         ;
; C5_MODE                       ; BYPASS            ; Untyped         ;
; C6_MODE                       ; BYPASS            ; Untyped         ;
; C7_MODE                       ; BYPASS            ; Untyped         ;
; C8_MODE                       ; BYPASS            ; Untyped         ;
; C9_MODE                       ; BYPASS            ; Untyped         ;
; C0_PH                         ; 0                 ; Untyped         ;
; C1_PH                         ; 0                 ; Untyped         ;
; C2_PH                         ; 0                 ; Untyped         ;
; C3_PH                         ; 0                 ; Untyped         ;
; C4_PH                         ; 0                 ; Untyped         ;
; C5_PH                         ; 0                 ; Untyped         ;
; C6_PH                         ; 0                 ; Untyped         ;
; C7_PH                         ; 0                 ; Untyped         ;
; C8_PH                         ; 0                 ; Untyped         ;
; C9_PH                         ; 0                 ; Untyped         ;
; L0_HIGH                       ; 1                 ; Untyped         ;
; L1_HIGH                       ; 1                 ; Untyped         ;
; G0_HIGH                       ; 1                 ; Untyped         ;
; G1_HIGH                       ; 1                 ; Untyped         ;
; G2_HIGH                       ; 1                 ; Untyped         ;
; G3_HIGH                       ; 1                 ; Untyped         ;
; E0_HIGH                       ; 1                 ; Untyped         ;
; E1_HIGH                       ; 1                 ; Untyped         ;
; E2_HIGH                       ; 1                 ; Untyped         ;
; E3_HIGH                       ; 1                 ; Untyped         ;
; L0_LOW                        ; 1                 ; Untyped         ;
; L1_LOW                        ; 1                 ; Untyped         ;
; G0_LOW                        ; 1                 ; Untyped         ;
; G1_LOW                        ; 1                 ; Untyped         ;
; G2_LOW                        ; 1                 ; Untyped         ;
; G3_LOW                        ; 1                 ; Untyped         ;
; E0_LOW                        ; 1                 ; Untyped         ;
; E1_LOW                        ; 1                 ; Untyped         ;
; E2_LOW                        ; 1                 ; Untyped         ;
; E3_LOW                        ; 1                 ; Untyped         ;
; L0_INITIAL                    ; 1                 ; Untyped         ;
; L1_INITIAL                    ; 1                 ; Untyped         ;
; G0_INITIAL                    ; 1                 ; Untyped         ;
; G1_INITIAL                    ; 1                 ; Untyped         ;
; G2_INITIAL                    ; 1                 ; Untyped         ;
; G3_INITIAL                    ; 1                 ; Untyped         ;
; E0_INITIAL                    ; 1                 ; Untyped         ;
; E1_INITIAL                    ; 1                 ; Untyped         ;
; E2_INITIAL                    ; 1                 ; Untyped         ;
; E3_INITIAL                    ; 1                 ; Untyped         ;
; L0_MODE                       ; BYPASS            ; Untyped         ;
; L1_MODE                       ; BYPASS            ; Untyped         ;
; G0_MODE                       ; BYPASS            ; Untyped         ;
; G1_MODE                       ; BYPASS            ; Untyped         ;
; G2_MODE                       ; BYPASS            ; Untyped         ;
; G3_MODE                       ; BYPASS            ; Untyped         ;
; E0_MODE                       ; BYPASS            ; Untyped         ;
; E1_MODE                       ; BYPASS            ; Untyped         ;
; E2_MODE                       ; BYPASS            ; Untyped         ;
; E3_MODE                       ; BYPASS            ; Untyped         ;
; L0_PH                         ; 0                 ; Untyped         ;
; L1_PH                         ; 0                 ; Untyped         ;
; G0_PH                         ; 0                 ; Untyped         ;
; G1_PH                         ; 0                 ; Untyped         ;
; G2_PH                         ; 0                 ; Untyped         ;
; G3_PH                         ; 0                 ; Untyped         ;
; E0_PH                         ; 0                 ; Untyped         ;
; E1_PH                         ; 0                 ; Untyped         ;
; E2_PH                         ; 0                 ; Untyped         ;
; E3_PH                         ; 0                 ; Untyped         ;
; M_PH                          ; 0                 ; Untyped         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped         ;
; CLK0_COUNTER                  ; G0                ; Untyped         ;
; CLK1_COUNTER                  ; G0                ; Untyped         ;
; CLK2_COUNTER                  ; G0                ; Untyped         ;
; CLK3_COUNTER                  ; G0                ; Untyped         ;
; CLK4_COUNTER                  ; G0                ; Untyped         ;
; CLK5_COUNTER                  ; G0                ; Untyped         ;
; CLK6_COUNTER                  ; E0                ; Untyped         ;
; CLK7_COUNTER                  ; E1                ; Untyped         ;
; CLK8_COUNTER                  ; E2                ; Untyped         ;
; CLK9_COUNTER                  ; E3                ; Untyped         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped         ;
; M_TIME_DELAY                  ; 0                 ; Untyped         ;
; N_TIME_DELAY                  ; 0                 ; Untyped         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped         ;
; ENABLE0_COUNTER               ; L0                ; Untyped         ;
; ENABLE1_COUNTER               ; L0                ; Untyped         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped         ;
; VCO_POST_SCALE                ; 0                 ; Untyped         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped         ;
; INTENDED_DEVICE_FAMILY        ; NONE              ; Untyped         ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped         ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped         ;
; CBXI_PARAMETER                ; altpll_9n91       ; Untyped         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped         ;
; DEVICE_FAMILY                 ; MAX 10            ; Untyped         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE  ;
+-------------------------------+-------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNUSED       ; Untyped                      ;
; extend_oe_disable      ; UNUSED       ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_1 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_2 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_3 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_4 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_5 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_6 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_7 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_8 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_9 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_10 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_11 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_12 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_13 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_14 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_ima ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][31]__1     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][23]__2     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][15]__3     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][7]__4      ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][31]__5 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_chg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][23]__6 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_chg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][15]__7 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_chg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][7]__8  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_chg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:term_mem_rtl_0                                       ;
+------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                      ; Type           ;
+------------------------------------+------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped        ;
; WIDTH_A                            ; 16                                                         ; Untyped        ;
; WIDTHAD_A                          ; 13                                                         ; Untyped        ;
; NUMWORDS_A                         ; 4736                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WIDTH_B                            ; 16                                                         ; Untyped        ;
; WIDTHAD_B                          ; 13                                                         ; Untyped        ;
; NUMWORDS_B                         ; 4736                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; INIT_FILE                          ; db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dpj1                                            ; Untyped        ;
+------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 10                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 10                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_k3d1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_67d1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67d1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rom_rtl_0                                            ;
+------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                      ; Type           ;
+------------------------------------+------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                         ; Untyped        ;
; WIDTHAD_A                          ; 13                                                         ; Untyped        ;
; NUMWORDS_A                         ; 5969                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; INIT_FILE                          ; db/terasic_de10lite.ram0_terasic_de10lite_fc6a08b4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_n281                                            ; Untyped        ;
+------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0 ;
+------------------------------------+----------------------+-----------------+
; Parameter Name                     ; Value                ; Type            ;
+------------------------------------+----------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped         ;
; WIDTH_A                            ; 10                   ; Untyped         ;
; WIDTHAD_A                          ; 4                    ; Untyped         ;
; NUMWORDS_A                         ; 16                   ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped         ;
; WIDTH_B                            ; 10                   ; Untyped         ;
; WIDTHAD_B                          ; 4                    ; Untyped         ;
; NUMWORDS_B                         ; 16                   ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped         ;
; BYTE_SIZE                          ; 8                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; INIT_FILE                          ; UNUSED               ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_k3d1      ; Untyped         ;
+------------------------------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 16       ; Untyped               ;
; LPM_WIDTHB                                     ; 16       ; Untyped               ;
; LPM_WIDTHP                                     ; 32       ; Untyped               ;
; LPM_WIDTHR                                     ; 32       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 17       ; Untyped               ;
; LPM_WIDTHB                                     ; 17       ; Untyped               ;
; LPM_WIDTHP                                     ; 34       ; Untyped               ;
; LPM_WIDTHR                                     ; 34       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 17       ; Untyped               ;
; LPM_WIDTHB                                     ; 17       ; Untyped               ;
; LPM_WIDTHP                                     ; 34       ; Untyped               ;
; LPM_WIDTHR                                     ; 34       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 17       ; Untyped               ;
; LPM_WIDTHB                                     ; 17       ; Untyped               ;
; LPM_WIDTHP                                     ; 34       ; Untyped               ;
; LPM_WIDTHR                                     ; 34       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; altpll Parameter Settings by Entity Instance    ;
+-------------------------------+-----------------+
; Name                          ; Value           ;
+-------------------------------+-----------------+
; Number of entity instances    ; 1               ;
; Entity Instance               ; ALTPLL:ALTPLL   ;
;     -- OPERATION_MODE         ; NORMAL          ;
;     -- PLL_TYPE               ; AUTO            ;
;     -- PRIMARY_CLOCK          ; INCLK0          ;
;     -- INCLK0_INPUT_FREQUENCY ; 100111000100000 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0               ;
;     -- VCO_MULTIPLY_BY        ; 0               ;
;     -- VCO_DIVIDE_BY          ; 0               ;
+-------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                     ;
; Entity Instance                           ; altsyncram:sram[0][31]__1                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:sram[0][23]__2                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:sram[0][15]__3                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:sram[0][7]__4                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][31]__5                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][23]__6                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][15]__7                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][7]__8                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:term_mem_rtl_0                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 4736                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                     ;
;     -- NUMWORDS_B                         ; 4736                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:storage_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:rom_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 5969                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:storage_1_rtl_0                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 4                                ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"                                                                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_isWrite             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isUser           ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isWrite          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_keepMemRspData   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_exclusiveOk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_uncached       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_last           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"                                                      ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_physicalAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser             ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_mem_cmd_payload_address[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv"                                                                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalInterruptArray[31..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalResetVector           ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; softwareInterrupt             ; Input  ; Info     ; Stuck at GND                                                                        ;
; timerInterrupt                ; Input  ; Info     ; Stuck at GND                                                                        ;
; dBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 2573                        ;
;     CLR               ; 4                           ;
;     ENA               ; 1553                        ;
;     ENA SCLR          ; 138                         ;
;     ENA SLD           ; 125                         ;
;     SCLR              ; 75                          ;
;     SCLR SLD          ; 66                          ;
;     SLD               ; 4                           ;
;     plain             ; 608                         ;
; cycloneiii_lcell_comb ; 5223                        ;
;     arith             ; 583                         ;
;         2 data inputs ; 293                         ;
;         3 data inputs ; 290                         ;
;     normal            ; 4640                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 154                         ;
;         2 data inputs ; 416                         ;
;         3 data inputs ; 918                         ;
;         4 data inputs ; 3149                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 330                         ;
; fiftyfivenm_ddio_out  ; 15                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 5.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Aug 15 15:22:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off terasic_de10lite -c terasic_de10lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(515): overriding existing value for attribute "syn_keep" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(517): overriding existing value for attribute "syn_keep" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(588): overriding existing value for attribute "syn_keep" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1320) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1320
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1320) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1320
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5353) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5353
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5353) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5353
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5354) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5354
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5354) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5354
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5355) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5355
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5355) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5355
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5356) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5356
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5356) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5356
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5357) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5357
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5357) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5357
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(6031): overriding existing value for attribute "syn_keep" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6031
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(6046): overriding existing value for attribute "syn_keep" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6046
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6087) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6087
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6087) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6087
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6088) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6088
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6088) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6088
Info (12021): Found 3 design units, including 3 entities, in source file /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
    Info (12023): Found entity 1: VexRiscv File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 7
    Info (12023): Found entity 2: DataCache File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5140
    Info (12023): Found entity 3: InstructionCache File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5981
Info (12021): Found 1 design units, including 1 entities, in source file terasic_de10lite.v
    Info (12023): Found entity 1: terasic_de10lite File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 20
Info (12127): Elaborating entity "terasic_de10lite" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(54): object "main_reset" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(65): object "main_basesoc_scratch_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(67): object "main_basesoc_bus_errors_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(68): object "main_basesoc_bus_errors_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(97): object "main_basesoc_ram_bus_dat_w" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(99): object "main_basesoc_ram_bus_sel" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(103): object "main_basesoc_ram_bus_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(104): object "main_basesoc_ram_bus_cti" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(105): object "main_basesoc_ram_bus_bte" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(118): object "main_basesoc_interface0_ram_bus_cti" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(119): object "main_basesoc_interface0_ram_bus_bte" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(134): object "main_basesoc_interface1_ram_bus_cti" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(135): object "main_basesoc_interface1_ram_bus_bte" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(144): object "main_basesoc_tx_sink_first" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(145): object "main_basesoc_tx_sink_last" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(153): object "main_basesoc_rx_source_ready" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(169): object "main_basesoc_uart_txfull_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(170): object "main_basesoc_uart_txfull_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(172): object "main_basesoc_uart_rxempty_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(173): object "main_basesoc_uart_rxempty_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(188): object "main_basesoc_uart_status_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(189): object "main_basesoc_uart_status_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(193): object "main_basesoc_uart_pending_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(196): object "main_basesoc_uart_tx2" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(197): object "main_basesoc_uart_rx2" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(199): object "main_basesoc_uart_enable_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(201): object "main_basesoc_uart_txempty_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(202): object "main_basesoc_uart_txempty_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(204): object "main_basesoc_uart_rxfull_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(205): object "main_basesoc_uart_rxfull_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 205
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(239): object "main_basesoc_uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(246): object "main_basesoc_uart_tx_fifo_level1" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 246
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(260): object "main_basesoc_uart_rx_fifo_source_first" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 260
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(261): object "main_basesoc_uart_rx_fifo_source_last" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 261
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(276): object "main_basesoc_uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 276
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(283): object "main_basesoc_uart_rx_fifo_level1" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 283
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(291): object "main_basesoc_timer_load_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 291
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(293): object "main_basesoc_timer_reload_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(295): object "main_basesoc_timer_en_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(299): object "main_basesoc_timer_value_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(300): object "main_basesoc_timer_value_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 300
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(309): object "main_basesoc_timer_status_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(310): object "main_basesoc_timer_status_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 310
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(313): object "main_basesoc_timer_pending_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(316): object "main_basesoc_timer_zero2" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 316
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(318): object "main_basesoc_timer_enable_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 318
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(320): object "main_sink_valid" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 320
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(322): object "main_sink_first" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(323): object "main_sink_last" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 323
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(331): object "main_vtg_enable_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 331
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(333): object "main_vtg_hres_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 333
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(335): object "main_vtg_hsync_start_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 335
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(337): object "main_vtg_hsync_end_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 337
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(339): object "main_vtg_hscan_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 339
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(341): object "main_vtg_vres_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 341
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(343): object "main_vtg_vsync_start_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 343
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(345): object "main_vtg_vsync_end_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 345
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(347): object "main_vtg_vscan_re" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 347
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(401): object "main_vt_term_wrport_dat_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 401
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(421): object "main_vt_csiinterpreter1" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 421
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(422): object "main_vt_csiinterpreter2" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 422
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(423): object "main_vt_csiinterpreter3" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(424): object "main_vt_csiinterpreter4" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 424
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(425): object "main_vt_csiinterpreter5" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(426): object "main_vt_csiinterpreter6" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 426
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(427): object "main_vt_csiinterpreter7" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(436): object "main_vt_uart_fifo_source_first" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 436
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(437): object "main_vt_uart_fifo_source_last" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 437
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(450): object "main_vt_uart_fifo_wrport_dat_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(498): object "main_vt_buffer1_source_first" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 498
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(503): object "main_vt_buffer1_source_payload_hres" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 503
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(504): object "main_vt_buffer1_source_payload_vres" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 504
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(506): object "main_vt_buffer1_source_payload_vcount" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(511): object "main_uart_cdc_sink_sink_ready" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 511
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(549): object "main_uart_cdc_cdc_wrport_dat_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 549
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(580): object "builder_basesoc_wishbone_cti" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 580
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(581): object "builder_basesoc_wishbone_bte" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 581
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(608): object "builder_csr_bankarray_csrbank0_reset0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 608
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(612): object "builder_csr_bankarray_csrbank0_scratch0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 612
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(615): object "builder_csr_bankarray_csrbank0_bus_errors_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(620): object "builder_csr_bankarray_sram_bus_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 620
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(621): object "builder_csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 621
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(633): object "builder_csr_bankarray_csrbank1_out0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 633
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(642): object "builder_csr_bankarray_csrbank2_load0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 642
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(646): object "builder_csr_bankarray_csrbank2_reload0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 646
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(650): object "builder_csr_bankarray_csrbank2_en0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 650
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(654): object "builder_csr_bankarray_csrbank2_update_value0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 654
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(657): object "builder_csr_bankarray_csrbank2_value_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 657
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(661): object "builder_csr_bankarray_csrbank2_ev_status_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 661
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(670): object "builder_csr_bankarray_csrbank2_ev_enable0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 670
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(678): object "builder_csr_bankarray_csrbank3_txfull_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 678
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(682): object "builder_csr_bankarray_csrbank3_rxempty_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 682
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(686): object "builder_csr_bankarray_csrbank3_ev_status_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 686
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(695): object "builder_csr_bankarray_csrbank3_ev_enable0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 695
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(698): object "builder_csr_bankarray_csrbank3_txempty_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(702): object "builder_csr_bankarray_csrbank3_rxfull_r" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 702
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(712): object "builder_csr_bankarray_csrbank4_enable0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 712
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(716): object "builder_csr_bankarray_csrbank4_hres0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 716
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(720): object "builder_csr_bankarray_csrbank4_hsync_start0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 720
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(724): object "builder_csr_bankarray_csrbank4_hsync_end0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 724
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(728): object "builder_csr_bankarray_csrbank4_hscan0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 728
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(732): object "builder_csr_bankarray_csrbank4_vres0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 732
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(736): object "builder_csr_bankarray_csrbank4_vsync_start0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 736
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(740): object "builder_csr_bankarray_csrbank4_vsync_end0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 740
Warning (10036): Verilog HDL or VHDL warning at terasic_de10lite.v(744): object "builder_csr_bankarray_csrbank4_vscan0_we" assigned a value but never read File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 744
Warning (10230): Verilog HDL assignment warning at terasic_de10lite.v(932): truncated value with size 8 to match size of target (1) File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 932
Warning (10270): Verilog HDL Case Statement warning at terasic_de10lite.v(1300): incomplete case statement has no default case item File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 1300
Info (10264): Verilog HDL Case Statement information at terasic_de10lite.v(1329): all case item expressions in this case statement are onehot File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 1329
Info (10264): Verilog HDL Case Statement information at terasic_de10lite.v(1430): all case item expressions in this case statement are onehot File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 1430
Warning (10230): Verilog HDL assignment warning at terasic_de10lite.v(1603): truncated value with size 30 to match size of target (14) File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 1603
Warning (10230): Verilog HDL assignment warning at terasic_de10lite.v(2266): truncated value with size 11 to match size of target (10) File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2266
Warning (10850): Verilog HDL warning at terasic_de10lite.v(2820): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2820
Warning (10855): Verilog HDL warning at terasic_de10lite.v(2819): initial value for variable sram should be constant File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2819
Warning (10850): Verilog HDL warning at terasic_de10lite.v(2843): number of words (0) in memory file does not match the number of elements in the address range [0:16383] File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2843
Warning (10855): Verilog HDL warning at terasic_de10lite.v(2842): initial value for variable main_ram should be constant File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2842
Warning (10030): Net "rom.data_a" at terasic_de10lite.v(2803) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2803
Warning (10030): Net "rom.waddr_a" at terasic_de10lite.v(2803) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2803
Warning (10030): Net "mem.data_a" at terasic_de10lite.v(2864) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2864
Warning (10030): Net "mem.waddr_a" at terasic_de10lite.v(2864) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2864
Warning (10030): Net "font_mem.data_a" at terasic_de10lite.v(2921) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2921
Warning (10030): Net "font_mem.waddr_a" at terasic_de10lite.v(2921) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2921
Warning (10030): Net "rom.we_a" at terasic_de10lite.v(2803) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2803
Warning (10030): Net "mem.we_a" at terasic_de10lite.v(2864) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2864
Warning (10030): Net "font_mem.we_a" at terasic_de10lite.v(2921) has no driver or initial value, using a default initial value '0' File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2921
Info (12128): Elaborating entity "ALTPLL" for hierarchy "ALTPLL:ALTPLL" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3022
Info (12130): Elaborated megafunction instantiation "ALTPLL:ALTPLL" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3022
Info (12133): Instantiated megafunction "ALTPLL:ALTPLL" with the following parameter: File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3022
    Info (12134): Parameter "BANDWIDTH_TYPE" = "AUTO"
    Info (12134): Parameter "CLK0_DIVIDE_BY" = "111111000"
    Info (12134): Parameter "CLK0_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK0_MULTIPLY_BY" = "111111000"
    Info (12134): Parameter "CLK0_PHASE_SHIFT" = "0"
    Info (12134): Parameter "CLK1_DIVIDE_BY" = "111111000"
    Info (12134): Parameter "CLK1_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK1_MULTIPLY_BY" = "111111000"
    Info (12134): Parameter "CLK1_PHASE_SHIFT" = "1001110001000"
    Info (12134): Parameter "CLK2_DIVIDE_BY" = "1001110110"
    Info (12134): Parameter "CLK2_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK2_MULTIPLY_BY" = "111111000"
    Info (12134): Parameter "CLK2_PHASE_SHIFT" = "0"
    Info (12134): Parameter "COMPENSATE_CLOCK" = "CLK0"
    Info (12134): Parameter "INCLK0_INPUT_FREQUENCY" = "100111000100000"
    Info (12134): Parameter "OPERATION_MODE" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_9n91.tdf
    Info (12023): Found entity 1: altpll_9n91 File: /home/iamme/build/terasic_de10lite/gateware/db/altpll_9n91.tdf Line: 26
Info (12128): Elaborating entity "altpll_9n91" for hierarchy "ALTPLL:ALTPLL|altpll_9n91:auto_generated" File: /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscv:VexRiscv" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3053
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(428): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 428
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(545): object "decode_arbitration_isMoving" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 545
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(546): object "decode_arbitration_isFiring" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 546
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(556): object "execute_arbitration_isMoving" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 556
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(557): object "execute_arbitration_isFiring" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 557
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(567): object "memory_arbitration_isMoving" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 567
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(568): object "memory_arbitration_isFiring" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 568
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(578): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 578
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(580): object "lastStageInstruction" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 580
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(581): object "lastStagePc" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 581
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(582): object "lastStageIsValid" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(583): object "lastStageIsFiring" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 583
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(586): object "IBusCachedPlugin_incomingInstruction" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 586
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(590): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 590
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(592): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 592
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(593): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 593
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(594): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 594
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(598): object "IBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 598
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(599): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 599
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(601): object "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 601
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(611): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 611
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(616): object "dBus_cmd_payload_uncached" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 616
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(621): object "dBus_cmd_payload_last" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(626): object "DBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(627): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 627
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(629): object "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 629
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(639): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 639
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(654): object "BranchPlugin_inDebugNoFetchFlag" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 654
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(659): object "CsrPlugin_csrMapping_hazardFree" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 659
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(660): object "CsrPlugin_inWfi" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 660
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(664): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 664
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(665): object "CsrPlugin_exceptionPendings_1" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 665
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(666): object "CsrPlugin_exceptionPendings_2" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 666
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(667): object "CsrPlugin_exceptionPendings_3" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 667
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(669): object "contextSwitching" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 669
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(677): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 677
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(693): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 693
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(711): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 711
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(772): object "iBus_cmd_payload_size" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 772
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(932): object "CsrPlugin_misa_base" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 932
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(933): object "CsrPlugin_misa_extensions" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 933
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(981): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 981
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(996): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 996
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1001): object "execute_CsrPlugin_wfiWake" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1001
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1004): object "execute_CsrPlugin_illegalAccess" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1004
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1005): object "execute_CsrPlugin_illegalInstruction" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1005
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1012): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1012
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1240): object "_zz_memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1240
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1241): object "_zz_memory_to_writeBack_ENV_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1241
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1242): object "_zz_execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1242
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1243): object "_zz_execute_to_memory_ENV_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1243
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1244): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1244
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1245): object "_zz_decode_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1245
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1246): object "_zz_decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1246
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1247): object "_zz_decode_to_execute_ENV_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1247
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1248): object "_zz_decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1248
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1249): object "_zz_decode_to_execute_BRANCH_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1249
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1250): object "_zz_execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1250
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1251): object "_zz_execute_to_memory_SHIFT_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1251
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1252): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1252
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1253): object "_zz_decode_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1253
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1254): object "_zz_decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1254
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1255): object "_zz_decode_to_execute_SHIFT_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1255
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1256): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1256
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1257): object "_zz_decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1257
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1258): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1258
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1259): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1259
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1260): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1260
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1261): object "_zz_decode_SRC2_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1261
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1262): object "_zz_decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1262
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1263): object "_zz_decode_to_execute_SRC2_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1263
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1264): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1264
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1265): object "_zz_decode_ALU_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1265
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1266): object "_zz_decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1266
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1267): object "_zz_decode_to_execute_ALU_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1267
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1268): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1268
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1269): object "_zz_decode_SRC1_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1269
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1270): object "_zz_decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1270
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1271): object "_zz_decode_to_execute_SRC1_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1271
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1272): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1272
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1273): object "_zz_memory_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1273
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1274): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1274
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1275): object "_zz_execute_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1275
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1276): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1276
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1277): object "_zz_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1277
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1278): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1278
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1279): object "_zz_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1279
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1280): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1280
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1281): object "_zz_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1281
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1282): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1282
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1283): object "_zz_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1283
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1284): object "execute_SRC2_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1284
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1285): object "_zz_execute_SRC2_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1285
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1286): object "execute_SRC1_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1286
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1287): object "_zz_execute_SRC1_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1287
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1288): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1288
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1289): object "_zz_execute_ALU_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1289
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1290): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1290
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1291): object "_zz_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1291
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1292): object "_zz_decode_ENV_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1292
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1293): object "_zz_decode_BRANCH_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1293
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1294): object "_zz_decode_SHIFT_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1294
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1295): object "_zz_decode_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1295
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1296): object "_zz_decode_SRC2_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1296
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1297): object "_zz_decode_ALU_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1297
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1298): object "_zz_decode_SRC1_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1298
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1299): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1299
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1300): object "_zz_decode_BRANCH_CTRL_1_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1300
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1301): object "_zz_decode_SRC1_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1301
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1302): object "_zz_decode_ALU_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1302
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1303): object "_zz_decode_SRC2_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1303
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1304): object "_zz_decode_ALU_BITWISE_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1304
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1305): object "_zz_decode_SHIFT_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1305
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1306): object "_zz_decode_BRANCH_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1306
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1307): object "_zz_decode_ENV_CTRL_2_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1307
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1308): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1308
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1309): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1309
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1310): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1310
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1311): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1311
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1312): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1312
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1313): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1313
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1314): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1314
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1315): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1315
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1316): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1316
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1317): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1317
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(1347): truncated value with size 32 to match size of target (27) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1347
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(1390): truncated value with size 32 to match size of target (27) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1390
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(3465): all case item expressions in this case statement are onehot File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 3465
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(3479): all case item expressions in this case statement are onehot File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 3479
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4196): all case item expressions in this case statement are onehot File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4196
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4210): all case item expressions in this case statement are onehot File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4210
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(4514): truncated value with size 32 to match size of target (30) File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4514
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1612
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6043): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6043
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6045): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6045
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6075): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6075
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6077): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6077
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6078): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6078
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6082): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6082
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv:VexRiscv|DataCache:dataCache_1" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1677
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5217): object "haltCpu" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5217
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5226): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5226
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5227): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5227
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5228): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5228
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5229): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5229
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5230): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5230
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5231): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5231
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5259): object "stage0_isAmo" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5259
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5266): object "stageA_isAmo" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5266
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5267): object "stageA_isLrsc" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5267
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5278): object "stageB_request_totalyConsistent" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5278
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5286): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5286
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5289): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5289
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5291): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5291
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5293): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5293
Warning (10034): Output port "io_cpu_writeBack_exclusiveOk" at VexRiscv.v(5183) has no driver File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5183
Info (12128): Elaborating entity "ALTDDIO_OUT" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3110
Info (12130): Elaborated megafunction instantiation "ALTDDIO_OUT:ALTDDIO_OUT" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3110
Info (12133): Instantiated megafunction "ALTDDIO_OUT:ALTDDIO_OUT" with the following parameter: File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3110
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_ima.tdf
    Info (12023): Found entity 1: ddio_out_ima File: /home/iamme/build/terasic_de10lite/gateware/db/ddio_out_ima.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_ima" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_ima:auto_generated" File: /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "ALTDDIO_OUT" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT_1" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3119
Info (12130): Elaborated megafunction instantiation "ALTDDIO_OUT:ALTDDIO_OUT_1" File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3119
Info (12133): Instantiated megafunction "ALTDDIO_OUT:ALTDDIO_OUT_1" with the following parameter: File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3119
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:sram[0][31]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:sram[0][31]__1"
Info (12133): Instantiated megafunction "altsyncram:sram[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mdg1.tdf
    Info (12023): Found entity 1: altsyncram_mdg1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mdg1" for hierarchy "altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated" File: /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:main_ram[0][31]__5"
Info (12130): Elaborated megafunction instantiation "altsyncram:main_ram[0][31]__5"
Info (12133): Instantiated megafunction "altsyncram:main_ram[0][31]__5" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_chg1.tdf
    Info (12023): Found entity 1: altsyncram_chg1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_chg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_chg1" for hierarchy "altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated" File: /home/iamme/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: /home/iamme/build/terasic_de10lite/gateware/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated|decode_97a:decode2" File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_chg1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: /home/iamme/build/terasic_de10lite/gateware/db/mux_p1b.tdf Line: 23
Info (12128): Elaborating entity "mux_p1b" for hierarchy "altsyncram:main_ram[0][31]__5|altsyncram_chg1:auto_generated|mux_p1b:mux3" File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_chg1.tdf Line: 44
Warning (12030): Port "CLK" on the entity instantiation of "ALTPLL" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3022
Warning (12010): Port "CLKENA" on the entity instantiation of "ALTPLL" is connected to a signal of width 5. The formal width of the signal in the module is 6.  The extra bits will be driven by GND. File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3022
Warning (12010): Port "INCLK" on the entity instantiation of "ALTPLL" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3022
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (4736) in the Memory Initialization File "/home/iamme/build/terasic_de10lite/gateware/db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276020): Inferred RAM node "term_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "storage_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "storage_2" is uninferred due to inappropriate RAM size File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2962
    Info (276004): RAM logic "storage_3" is uninferred due to inappropriate RAM size File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2980
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2880
    Info (276004): RAM logic "mem" is uninferred due to inappropriate RAM size File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2864
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 2901
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (43) in the Memory Initialization File "/home/iamme/build/terasic_de10lite/gateware/db/terasic_de10lite.ram1_terasic_de10lite_fc6a08b4.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 13 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "term_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4736
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 4736
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5969
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/terasic_de10lite.ram0_terasic_de10lite_fc6a08b4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult3" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2376
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult1" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2374
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult0" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2373
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult2" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2375
Info (12130): Elaborated megafunction instantiation "altsyncram:term_mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:term_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4736"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4736"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/terasic_de10lite.ram3_terasic_de10lite_fc6a08b4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dpj1.tdf
    Info (12023): Found entity 1: altsyncram_dpj1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_dpj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf
    Info (12023): Found entity 1: altsyncram_k3d1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_k3d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_67d1.tdf
    Info (12023): Found entity 1: altsyncram_67d1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_67d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf
    Info (12023): Found entity 1: altsyncram_mcd1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_mcd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf
    Info (12023): Found entity 1: altsyncram_47g1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_47g1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf
    Info (12023): Found entity 1: altsyncram_s9d1 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_s9d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5969"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/terasic_de10lite.ram0_terasic_de10lite_fc6a08b4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n281.tdf
    Info (12023): Found entity 1: altsyncram_n281 File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_n281.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult3" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2376
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult3" with the following parameter: File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2376
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/iamme/build/terasic_de10lite/gateware/db/mult_tns.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult1" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2374
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult1" with the following parameter: File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2374
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf
    Info (12023): Found entity 1: mult_tgs File: /home/iamme/build/terasic_de10lite/gateware/db/mult_tgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult0" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2373
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult0" with the following parameter: File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2373
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult2" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2375
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult2" with the following parameter: File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2375
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_k3d1:auto_generated|ram_block1a8" File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_k3d1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_k3d1:auto_generated|ram_block1a9" File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_k3d1.tdf Line: 310
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_k3d1:auto_generated|ram_block1a8" File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_k3d1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_k3d1:auto_generated|ram_block1a9" File: /home/iamme/build/terasic_de10lite/gateware/db/altsyncram_k3d1.tdf Line: 310
Info (13000): Registers with preset signals will power-up high File: /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.v Line: 3069
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[0]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[10]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[10]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[9]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[9]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[8]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[8]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[7]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[7]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[6]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[6]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[5]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[5]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[4]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[4]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[3]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[3]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[2]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[2]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[1]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[1]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[0]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[31]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[31]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[30]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[30]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[29]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[29]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[28]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[28]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[27]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[27]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[26]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[26]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[25]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[25]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[24]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[24]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[23]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[23]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[22]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[22]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[21]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[21]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[20]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[20]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[19]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[19]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[18]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[18]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[17]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[17]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[16]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[16]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[15]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[15]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[14]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[14]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[13]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[13]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[12]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[12]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[11]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 515
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[11]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 517
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
Info (144001): Generated suppressed messages file /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7032 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 6650 logic cells
    Info (21064): Implemented 330 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 315 warnings
    Info: Peak virtual memory: 1527 megabytes
    Info: Processing ended: Mon Aug 15 15:23:28 2022
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/iamme/build/terasic_de10lite/gateware/terasic_de10lite.map.smsg.


