// Seed: 2807126881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_18 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_9 = 32'd11
) (
    input  tri0  id_0,
    output uwire _id_1,
    input  wor   id_2,
    output logic id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  logic [id_1 : 1] id_8, _id_9;
  wire [id_9 : -1 'b0] id_10;
  assign id_9 = -1 ? id_9 : id_2;
  always @(~id_9 <= {id_6, -1} or posedge 1'h0) id_3 <= #id_6 1;
  wire id_11;
  ;
  assign id_8[(id_9|-1|-1)] = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
endmodule
