From 081f7ed231e93d741df55365bcadc9dc699f578e Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Wed, 12 Jun 2024 15:19:39 +0200
Subject: [PATCH 07/10] add configuration solidrun lx2160a-cex-7 on clearfog-cx
 board

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 GenerateSRConfigs.sh                          | 12 +++
 lx2160acex7/Makefile                          |  1 +
 lx2160acex7/README                            |  0
 .../rcw_2000_700_2400_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_8_5_2_xspi.rcw          | 43 +++++++++
 lx2160acex7/clearfog-cx/sd1_8_eq.rcwi         | 39 ++++++++
 lx2160acex7/include/SD1_18.rcwi               | 24 +++++
 lx2160acex7/include/SD1_20.rcwi               | 24 +++++
 lx2160acex7/include/SD1_4.rcwi                | 25 +++++
 lx2160acex7/include/SD1_8.rcwi                | 24 +++++
 lx2160acex7/include/SD1_8S.rcwi               | 24 +++++
 lx2160acex7/include/SD2_5.rcwi                | 30 ++++++
 lx2160acex7/include/SD3_2.rcwi                | 30 ++++++
 lx2160acex7/include/bootlocptr.rcwi           | 13 +++
 lx2160acex7/include/common.rcwi               | 91 +++++++++++++++++++
 lx2160acex7/include/common_pbi.rcwi           | 57 ++++++++++++
 lx2160acex7/include/pll_2000_700_xxxx.rcwi    | 14 +++
 lx2160acex7/include/pll_2200_750_xxxx.rcwi    | 14 +++
 lx2160acex7/include/pll_xxxx_xxx_2400.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_2600.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_2666.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_2900.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_3200.rcwi    | 12 +++
 lx2160acex7/include/xspi_limit_17M.rcwi       | 12 +++
 lx2160acex7_clearfog-cx.tmpl                  | 43 +++++++++
 lx2160acex7_rev2/Makefile                     |  1 +
 lx2160acex7_rev2/README                       |  0
 .../rcw_2000_700_2400_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2400_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2400_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2600_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2600_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2666_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2666_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_2900_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_2900_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2000_700_3200_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2000_700_3200_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2400_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2400_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2600_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2600_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2666_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2666_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_2900_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_2900_8_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_18_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_18_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_18_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_20_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_20_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_20_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_4_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_4_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_4_5_2_xspi.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_8S_5_2_auto.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_8S_5_2_sdhc.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_8S_5_2_xspi.rcw         | 43 +++++++++
 .../rcw_2200_750_3200_8_5_2_auto.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_8_5_2_sdhc.rcw          | 43 +++++++++
 .../rcw_2200_750_3200_8_5_2_xspi.rcw          | 43 +++++++++
 325 files changed, 13438 insertions(+)
 create mode 100644 lx2160acex7/Makefile
 create mode 100644 lx2160acex7/README
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/sd1_8_eq.rcwi
 create mode 100644 lx2160acex7/include/SD1_18.rcwi
 create mode 100644 lx2160acex7/include/SD1_20.rcwi
 create mode 100644 lx2160acex7/include/SD1_4.rcwi
 create mode 100644 lx2160acex7/include/SD1_8.rcwi
 create mode 100644 lx2160acex7/include/SD1_8S.rcwi
 create mode 100644 lx2160acex7/include/SD2_5.rcwi
 create mode 100644 lx2160acex7/include/SD3_2.rcwi
 create mode 100644 lx2160acex7/include/bootlocptr.rcwi
 create mode 100644 lx2160acex7/include/common.rcwi
 create mode 100644 lx2160acex7/include/common_pbi.rcwi
 create mode 100644 lx2160acex7/include/pll_2000_700_xxxx.rcwi
 create mode 100644 lx2160acex7/include/pll_2200_750_xxxx.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2400.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2600.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2666.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2900.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_3200.rcwi
 create mode 100644 lx2160acex7/include/xspi_limit_17M.rcwi
 create mode 100644 lx2160acex7_clearfog-cx.tmpl
 create mode 100644 lx2160acex7_rev2/Makefile
 create mode 100644 lx2160acex7_rev2/README
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw

diff --git a/GenerateSRConfigs.sh b/GenerateSRConfigs.sh
index d29471e..aa0ad68 100755
--- a/GenerateSRConfigs.sh
+++ b/GenerateSRConfigs.sh
@@ -48,3 +48,15 @@ generate() {
 		> "$rcw"
 	echo "Generated $rcw"
 }
+
+# generate LX2160A CEX-7 Clearfog-CX
+for DDR_SPEED in 2400 2600 2666 2900 3200; do
+	for SOC_REVISION in 1 2; do
+		for BOOTSOURCE in auto sdhc xspi; do
+			for SD1 in 4 8 8S 18 20; do
+				generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2000 700 ${DDR_SPEED} ${SD1} 5 2 ${BOOTSOURCE}
+				generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2200 750 ${DDR_SPEED} ${SD1} 5 2 ${BOOTSOURCE}
+			done
+		done
+	done
+done
diff --git a/lx2160acex7/Makefile b/lx2160acex7/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/lx2160acex7/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/lx2160acex7/README b/lx2160acex7/README
new file mode 100644
index 0000000..e69de29
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..89d7316
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..b98373b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..0a2a279
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..9a3cafb
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..6b2e6ed
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..aea9e1a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..7fcd282
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..a0cca33
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..958511e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..58916cf
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..fa28d63
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..657c1c9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..d677b0e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..b8177b5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..0bf4c7c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..e98fec5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..03a8d43
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..98395d4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..0e8ceb1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..008918c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..ac4f9bf
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..3cde581
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..3f3eb6c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..b5f2d27
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..3b9bd7b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..f971500
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..e0764ed
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..23a9d00
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..af00ae8
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..9694c69
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..a8974d4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..3b4b748
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..89d3824
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..d29e835
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..29aaeb7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..f31fe6b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..746bbd6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..ac88ee6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..2b26668
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..040134b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..9dd5125
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..433c1bf
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..edfd8b0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..ee735f2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..647f8f4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..0cbcb4c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..0576a64
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..4ae5145
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..d76b90f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..074fae1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..151d6eb
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..ea7bc6a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..ffbcfab
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..4d74d44
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..40f8d75
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..2cc4b66
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..8c3d356
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..99c689b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..d79ac32
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..d80a7cd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..69e0e21
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..07d8d7a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..c97f328
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..9a4aade
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..e463f1f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..02f36cd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..0ca73ab
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..6dd402a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..5dcddb0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..d163475
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..c703e93
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..fa5248c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..866e62f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..a5eadb3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..98c7592
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..e97c4c5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..357adda
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..d4f40bb
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..3d76099
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..2b21cba
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..eff4205
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..c3a820c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..7512249
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..00351be
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..ce35428
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..91ca26f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..8f305d1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..a4905a0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..c296ce4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..71f6a0b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..2007651
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..b7c4d33
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..ae4da60
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..0773c95
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..dc9f553
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..7928984
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..1d7445d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..2cb6fdc
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..e1d5a9d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..e1692e0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..41ff280
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..dd64f8e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..5b6b24f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..cf5bf53
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..63e2191
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..ca9e7a2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..8356dec
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..ce72bb2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..dd46ce2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..404725d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..6dc4678
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..4204c51
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..ca4a71d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..2365d7b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..5aedd6d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..da3c4b3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..33c946c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..aad4aa0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..f1eb1d2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..4330d69
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..7133744
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..e5e8607
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..e8018ce
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..de03a16
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..2339c62
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..a189b51
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..90a88c9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..e0d5d2c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..6b38fd0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..6b43562
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..a7291df
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..8a2a898
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..d70f8f2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..7404658
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..aabbf82
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..29e7fe1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..3552047
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..19213cd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..876a1be
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..62630a9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..2d551e3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..cbf42f1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..47b7318
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..7625db7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..c6606d2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..62c6eee
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..7fa4957
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..9829eba
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..a600b7a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..08c7d45
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/sd1_8_eq.rcwi b/lx2160acex7/clearfog-cx/sd1_8_eq.rcwi
new file mode 100644
index 0000000..44961c1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/sd1_8_eq.rcwi
@@ -0,0 +1,39 @@
+/*
+ * SERDES tuning based on the following hardware -
+ * - SolidRun COM express type 7 revision 1.7 and newer
+ * - SolidRun ClearFog CX revision 1.3 with TI retimers and EPT COM express headers
+ */
+
+.pbi
+/* Lane E (SD1 TX/RX 3) */
+write 0x01EA0C28,0x00000000
+write 0x01EA0C30,0x20818120
+write 0x01EA0C34,0x23000000
+write 0x01EA0C68,0x80000000
+write 0x01EA0C74,0x00002020
+write 0x01EA0C80,0x00008000
+
+/* Lane F (SD1 TX/RX 2)*/
+write 0x01EA0D28,0x00000000
+write 0x01EA0D30,0x20818120
+write 0x01EA0D34,0x23000000
+write 0x01EA0D68,0x80000000
+write 0x01EA0D74,0x00002020
+write 0x01EA0D80,0x00008000
+
+/* Lane G (SD1 TX/RX 1)*/
+write 0x01EA0E28,0x00000000
+write 0x01EA0E30,0x20818120
+write 0x01EA0E34,0x23000000
+write 0x01EA0E68,0x80000000
+write 0x01EA0E74,0x00002020
+write 0x01EA0E80,0x00008000
+
+/* Lane H (SD1 TX/RX 0)*/
+write 0x01EA0F28,0x00000000
+write 0x01EA0F30,0x20818120
+write 0x01EA0F34,0x23000000
+write 0x01EA0F68,0x80000000
+write 0x01EA0F74,0x00002020
+write 0x01EA0F80,0x00008000
+.end
diff --git a/lx2160acex7/include/SD1_18.rcwi b/lx2160acex7/include/SD1_18.rcwi
new file mode 100644
index 0000000..cf67395
--- /dev/null
+++ b/lx2160acex7/include/SD1_18.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 18: 6x10Gbps + 2x25Gbps */
+SRDS_PRTCL_S1=18
+
+/* Enable PLLF */
+SRDS_PLL_PD_PLL1=0
+
+/* Use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 161.1328125MH for 25G mode: Bit 0 = 0
+ * Select PLLS frequency 161.1328125MHz for 10G mode: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD1_20.rcwi b/lx2160acex7/include/SD1_20.rcwi
new file mode 100644
index 0000000..f5c0c66
--- /dev/null
+++ b/lx2160acex7/include/SD1_20.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 20: 2x40Gbps */
+SRDS_PRTCL_S1=20
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL1=1
+
+/* Use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 156.25MHz for 10G mode: Bit 0 = 0 (don't care)
+ * Select PLLS frequency 161.1328125MHz for 10G mode: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD1_4.rcwi b/lx2160acex7/include/SD1_4.rcwi
new file mode 100644
index 0000000..3c6023a
--- /dev/null
+++ b/lx2160acex7/include/SD1_4.rcwi
@@ -0,0 +1,25 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 4: 8x1Gbps */
+SRDS_PRTCL_S1=4
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL1=1
+SRDS_REFCLKF_DIS_S1=1
+
+/* Don't use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=0
diff --git a/lx2160acex7/include/SD1_8.rcwi b/lx2160acex7/include/SD1_8.rcwi
new file mode 100644
index 0000000..1646de8
--- /dev/null
+++ b/lx2160acex7/include/SD1_8.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 8: 8x10Gbps */
+SRDS_PRTCL_S1=8
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL1=1
+
+/* Use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select PLLS frequency 161.1328125MHz: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD1_8S.rcwi b/lx2160acex7/include/SD1_8S.rcwi
new file mode 100644
index 0000000..c043eef
--- /dev/null
+++ b/lx2160acex7/include/SD1_8S.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 161.1328125MHz
+ */
+
+/* Serdes 1 Protocol 8: 8x10Gbps */
+SRDS_PRTCL_S1=8
+
+/* Enable PLLF (to support sgmii protocol switch) */
+SRDS_PLL_PD_PLL1=0
+
+/* Don't use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 100MHz (to support sgmii protocol switch): Bit 0 = 0
+ * Select PLLS frequency 161.1328125MHz: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD2_5.rcwi b/lx2160acex7/include/SD2_5.rcwi
new file mode 100644
index 0000000..c01ed1f
--- /dev/null
+++ b/lx2160acex7/include/SD2_5.rcwi
@@ -0,0 +1,30 @@
+/*
+ * Serdes 2 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 2 Protocol 5: 1x PCI-e x4 Gen 3 + 4x SATA */
+SRDS_PRTCL_S2=5
+
+/* Enable PLLF */
+SRDS_PLL_PD_PLL3=0
+
+/* Don't use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S2=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL4=0
+
+/*
+ * Select PLLF frequency 100MHz: Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 934-935)
+ */
+SRDS_PLL_REF_CLK_SEL_S2=0
+
+/* Support up to PCI-e Gen 3 */
+SRDS_DIV_PEX_S2=1
+
+/* indicate PCI ports for pbi section errata application*/
+#define HAVE_PEX3
diff --git a/lx2160acex7/include/SD3_2.rcwi b/lx2160acex7/include/SD3_2.rcwi
new file mode 100644
index 0000000..630b0b2
--- /dev/null
+++ b/lx2160acex7/include/SD3_2.rcwi
@@ -0,0 +1,30 @@
+/*
+ * Serdes 3 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 3 Protocol 2: 1x PCI-e x8 Gen 3 */
+SRDS_PRTCL_S3=2
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL5=1
+
+/* Don't use Serdes 3 PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S3=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL6=0
+
+/*
+ * Select PLLF frequency 100MHz: Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 936-937)
+ */
+SRDS_PLL_REF_CLK_SEL_S3=0
+
+/* Support up to PCI-e Gen 3 */
+SRDS_DIV_PEX_S3=1
+
+/* indicate PCI ports for pbi section errata application*/
+#define HAVE_PEX5
diff --git a/lx2160acex7/include/bootlocptr.rcwi b/lx2160acex7/include/bootlocptr.rcwi
new file mode 100644
index 0000000..4bbfc5c
--- /dev/null
+++ b/lx2160acex7/include/bootlocptr.rcwi
@@ -0,0 +1,13 @@
+#if defined(LX_BOOTSOURCE_AUTO)
+/*
+ * For automatic boot-media selection ATF patches blockcopy and bootlocptr
+ * instructions in-place for all 3 supported boot media.
+ * Add the necessary jump instructions and placeholders.
+ */
+#include <../lx2160asi/bootlocptr_auto.rcw>
+#else
+/*
+ * ATF create_pbl will automatically append bootlocptr instructions,
+ * no need to include ../lx2160asi/bootlocptr_{nor,sd}.rcw
+ */
+#endif
diff --git a/lx2160acex7/include/common.rcwi b/lx2160acex7/include/common.rcwi
new file mode 100644
index 0000000..c76b174
--- /dev/null
+++ b/lx2160acex7/include/common.rcwi
@@ -0,0 +1,91 @@
+/*
+ * LX2160A COM-Express Type 7 Common Configuration
+ */
+
+/* C[5:8]_PLL are CG[5:8] div 1 */
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+/* Cluster group A clock is PLL1 div 1 (unused on LX2160A) */
+HWA_CGA_M1_CLK_SEL=1
+/* Cluster group B clock is PLL2 div 2 (for DCE) */
+HWA_CGB_M1_CLK_SEL=6
+/*
+ * fall-back boot-mode when DCFG boot location pointer registers are null
+ * - 0b10101 (21): OCRAM
+ * - 0b11010 (26): XSPI
+ */
+BOOT_LOC=21
+/* SYSCLK is 100MHz */
+SYSCLK_FREQ=600
+/* USB-3.0 clock is 100MHz */
+USB3_CLK_FSEL=39
+
+/* IIC1 is I2C */
+IIC1_PMUX=0
+/* IIC2 is SD Card-Detect */
+IIC2_PMUX=6
+/* IIC3 is I2C */
+IIC3_PMUX=0
+/* IIC4 is I2C (unused) */
+IIC4_PMUX=0
+/* IIC5 is I2C */
+IIC5_PMUX=0
+/* IIC6 is I2C (unused) */
+IIC6_PMUX=0
+/*
+ * SDHC1 CMD/CLK/VBUS/DAT[0:3] are SDHC
+ * SPI3_PCS0 is VSEL
+ */
+SDHC1_BASE_PMUX=0
+/* SDHC1_DS is GPIO (unused) */
+SDHC1_DS_PMUX=1
+/* SDHC1_CMD/DAT0/DAT1_DIR (SPI3_PCS[1:3]) are GPIO1[14:12] */
+SDHC1_DIR_PMUX=1
+/* USB[1:2]_DRVVBUS/PWRFAULT are GPIO4[28:25] (unused) */
+USB_EXT_PMUX=1
+/* XSPI1_A_DQS/SCK/CS0_B/CS1_B are SPI */
+XSPI1_A_BASE_PMUX=0
+/* XSPI1_A_DATA[3:0] are SPI */
+XSPI1_A_DATA30_PMUX=0
+/* XSPI1_A_DATA[7:4] are SPI */
+XSPI1_A_DATA74_PMUX=0
+/* ASLEEP is ASLEEP (unused) */
+ASLEEP_PMUX=0
+/* EVT[2:0] are GPIO3[14:12] */
+EVT20_PMUX=1
+/* EVT[4:3] are GPIO3[16:15] */
+EVT43_PMUX=1
+/* CLK_OUT is GPIO (unused) */
+CLK_OUT_PMUX=1
+/* IRQ[3:0] are GPIO3[3:0] */
+IRQ03_00_PMUX=1
+/* IRQ[7:4] are GPIO3[7:4] */
+IRQ07_04_PMUX=1
+/* IRQ[11:8] are GPIO3[11:8] */
+IRQ11_08_PMUX=1
+/* EC1_* are RGMII */
+EC1_PMUX=0
+/* EC2_* are PTP */
+EC2_PMUX=2
+/* EC_GTX_CLK125 is PTP */
+GTX_CLK_PMUX=0
+/* UART1_SOUT/SIN are UART1 */
+UART1_SOUTSIN_PMUX=0
+/* UART1_RTS/CTS_B are GPIO (unused) */
+UART1_RTSCTS_PMUX=1
+/* UART2_SOUT/SIN are UART2 */
+UART2_SOUTSIN_PMUX=0
+/* UART2_RTS/CTS_B are GPIO (unused) */
+UART2_RTSCTS_PMUX=1
+/* SDHC2_CMD/DAT[3:0]/DS/CLK are SDHC */
+SDHC2_BASE_PMUX=0
+/* SDHC2_DAT[7:4] are SDHC */
+SDHC2_DAT74_PMUX=0
+
+/*
+ * Original SolidRun Settings in LSDK-21.08
+ *
+ * HWA_CGB_M1_CLK_SEL=7 // Cluster Group B PLL 2 / 3 is clock
+ */
diff --git a/lx2160acex7/include/common_pbi.rcwi b/lx2160acex7/include/common_pbi.rcwi
new file mode 100644
index 0000000..13c60b9
--- /dev/null
+++ b/lx2160acex7/include/common_pbi.rcwi
@@ -0,0 +1,57 @@
+/*
+ * LX2160A COM-Express Type 7 Common Configuration
+ */
+
+/* Drive the fan full speed pin */
+.pbi
+write 0x2320000,0x20000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Errata for SATA controller */
+#include <../lx2160asi/a010554.rcw>
+
+#if LX_SR == 1
+/* Errata for PCIe controller */
+#include <../lx2160asi/a011270.rcw>
+#include <../lx2160asi/a050234.rcw>
+#endif
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+#if LX_SR == 2
+/* PCIe Errata A-009531, A-008851 */
+#ifdef HAVE_PEX1
+#include <../lx2160asi/a009531_PEX1.rcw>
+#include <../lx2160asi/a008851_PEX1.rcw>
+#endif /* HAVE_PEX1 */
+#ifdef HAVE_PEX2
+#include <../lx2160asi/a009531_PEX2.rcw>
+#include <../lx2160asi/a008851_PEX2.rcw>
+#endif /* HAVE_PEX2 */
+#ifdef HAVE_PEX3
+#include <../lx2160asi/a009531_PEX3.rcw>
+#include <../lx2160asi/a008851_PEX3.rcw>
+#endif /* HAVE_PEX3 */
+#ifdef HAVE_PEX4
+#include <../lx2160asi/a009531_PEX4.rcw>
+#include <../lx2160asi/a008851_PEX4.rcw>
+#endif /* HAVE_PEX4 */
+#ifdef HAVE_PEX5
+#include <../lx2160asi/a009531_PEX5.rcw>
+#include <../lx2160asi/a008851_PEX5.rcw>
+#endif /* HAVE_PEX5 */
+#ifdef HAVE_PEX6
+#include <../lx2160asi/a009531_PEX6.rcw>
+#include <../lx2160asi/a008851_PEX6.rcw>
+#endif /* HAVE_PEX6 */
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479.rcw>
+#endif
+
+/* Errata A-050426 */
+#include <../lx2160asi/a050426.rcw>
diff --git a/lx2160acex7/include/pll_2000_700_xxxx.rcwi b/lx2160acex7/include/pll_2000_700_xxxx.rcwi
new file mode 100644
index 0000000..2a3725f
--- /dev/null
+++ b/lx2160acex7/include/pll_2000_700_xxxx.rcwi
@@ -0,0 +1,14 @@
+/*
+ * Core and Platform Clocks:
+ * - Platform: 700MHz
+ * - Core: 2000MHz
+ */
+
+/* platform clock is system clock mul 14 div 2 = 700 */
+SYS_PLL_RAT=14
+
+/* core clocks are 2000 */
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=7
diff --git a/lx2160acex7/include/pll_2200_750_xxxx.rcwi b/lx2160acex7/include/pll_2200_750_xxxx.rcwi
new file mode 100644
index 0000000..0f57b67
--- /dev/null
+++ b/lx2160acex7/include/pll_2200_750_xxxx.rcwi
@@ -0,0 +1,14 @@
+/*
+ * Core and Platform Clocks:
+ * - Platform: 750MHz
+ * - Core: 2200MHz
+ */
+
+/* platform clock is system clock mul 15 div 2 = 750 */
+SYS_PLL_RAT=15
+
+/* core clocks are 2200 */
+CGA_PLL1_RAT=22
+CGA_PLL2_RAT=22
+CGB_PLL1_RAT=22
+CGB_PLL2_RAT=7
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2400.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2400.rcwi
new file mode 100644
index 0000000..6356b36
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2400.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2400MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 24 (24)
+ * divider = 4 (3)
+ * 100MHz x 24 / 4 = 600MHz (MTS = 4 x 600 = 2400MHz)
+ */
+MEM_PLL_RAT=24
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=24
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2600.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2600.rcwi
new file mode 100644
index 0000000..d72047d
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2600.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2600MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 26 (26)
+ * divider = 4 (3)
+ * 100MHz x 26 / 4 = 650MHz (MTS = 4 x 650 = 2600MHz)
+ */
+MEM_PLL_RAT=26
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=26
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2666.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2666.rcwi
new file mode 100644
index 0000000..06d3da1
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2666.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2666MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 20 (20)
+ * divider = 3 (2)
+ * 100MHz x 20 / 3 = 666MHz (MTS = 4 x 666 = 2666MHz)
+ */
+MEM_PLL_RAT=20
+MEM_PLL_CFG=2
+MEM2_PLL_RAT=20
+MEM2_PLL_CFG=2
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2900.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2900.rcwi
new file mode 100644
index 0000000..9ad274f
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2900.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2900MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 29 (29)
+ * divider = 4 (3)
+ * 100MHz x 29 / 4 = 725MHz (MTS = 4 x 725 = 2900MHz)
+ */
+MEM_PLL_RAT=29
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=29
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/pll_xxxx_xxx_3200.rcwi b/lx2160acex7/include/pll_xxxx_xxx_3200.rcwi
new file mode 100644
index 0000000..abf7e9d
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_3200.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 3200MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 32 (32)
+ * divider = 4 (3)
+ * 100MHz x 32 / 4 = 800MHz (MTS = 4 x 800 = 3200MHz)
+ */
+MEM_PLL_RAT=32
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=32
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/xspi_limit_17M.rcwi b/lx2160acex7/include/xspi_limit_17M.rcwi
new file mode 100644
index 0000000..0de9191
--- /dev/null
+++ b/lx2160acex7/include/xspi_limit_17M.rcwi
@@ -0,0 +1,12 @@
+/*
+ * FlexSPI controller supports modifcation of the FlexSPI Clock
+ * divisor value, default value of this is 80.
+ * For 700 MHz, FlexSPI clock runs with default value is
+ *    (Platform Clock * 2) / (Divisor value)
+ *      => 700 * 2 / 80 ==> 17MHz
+ * On Clearfog-CX bus speed is limited to 20MHz by a mux on carrier board.
+ * Explicitly set the default value again, in case it was modified elsewhere.
+ */
+.pbi
+write 0x1e00900,0x00000014
+.end
diff --git a/lx2160acex7_clearfog-cx.tmpl b/lx2160acex7_clearfog-cx.tmpl
new file mode 100644
index 0000000..a651132
--- /dev/null
+++ b/lx2160acex7_clearfog-cx.tmpl
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  %SD1%
+ * SerDes Protocol 2 -  %SD2%
+ * SerDes Protocol 3 -  %SD3%
+ *
+ * Frequencies:
+ * Core     -- %CPU_SPEED% MHz
+ * Platform -- %BUS_SPEED%  MHz
+ * DDR      -- %DDR_SPEED% MT/s
+ *
+ * Silicon %SOC_REVISION%.0
+ * Boot from %BOOTSOURCE%
+ */
+
+#define LX_SR %SOC_REVISION%
+#define LX_BOOTSOURCE_%BOOTSOURCE%
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../%module%/include/pll_%CPU_SPEED%_%BUS_SPEED%_xxxx.rcwi>
+#include <../%module%/include/pll_xxxx_xxx_%DDR_SPEED%.rcwi>
+#include <../%module%/include/common.rcwi>
+#include <../%module%/include/SD1_%SD1%.rcwi>
+#include <../%module%/include/SD2_%SD2%.rcwi>
+#include <../%module%/include/SD3_%SD3%.rcwi>
+#include <../%module%/include/common_pbi.rcwi>
+#include <../%module%/include/xspi_limit_17M.rcwi>
+#include <../%module%/include/bootlocptr.rcwi>
+
+#if %nSD1% == 18 || %nSD1% == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if %nSD1% == 20 || %nSD1% == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/Makefile b/lx2160acex7_rev2/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/lx2160acex7_rev2/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/lx2160acex7_rev2/README b/lx2160acex7_rev2/README
new file mode 100644
index 0000000..e69de29
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..c5ca0e4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..f861d85
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..7dd1f39
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..514608f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..7d9b8ad
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..0f2575c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..08698a5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..bbdcd43
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..b85f5ce
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..f14047e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..58f5d7f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..45fd619
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..7f743a7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..1cdcb4b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..ee2fc9d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..7a19e4c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..bc78d81
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..5d75610
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..5a0aba8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..de890e9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..c10550d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..c558725
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..6fa582d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..7e0663a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..63872c6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..a07e2ff
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..0206ab8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..eca5bdc
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..ba8bd15
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..412a5af
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..23ce88d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..ac59ba9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..a8e08ab
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..ae9f374
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..eb19a73
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..0b9dbcb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..5fff512
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..472b313
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..fa4e599
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..86e0a8d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..1db4d38
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..3a8710f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..c444ba0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..9d4a038
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..a79c43b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..3018c0f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..da04125
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..2b1d335
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..65a4fcf
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..d56b661
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..0a3d08a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..ca78e2e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..85fa663
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..f13fc52
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..833ac5f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..b6f6c2f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..cc99361
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..02f6fe6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..6f63d22
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..81a43ef
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..8a94368
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..145914a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..db57819
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..7b93de2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..7e113a0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..b855e5e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..5c7fcf5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..8aee73c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..34eb250
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..e3f5c4d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..cc7a064
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..bf8d789
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..65b19b0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..cb4a102
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..34993f6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..736d632
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..9de5f31
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..202b672
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..1596f52
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..b212b18
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..12f9532
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..348f5fe
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..1f8ec0c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..745343e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..3a2e565
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..048553f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..651322b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..0923a67
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..1bf8607
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..dbcc16b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..536dfe2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..2f55dad
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..fe04667
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..26d16ab
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..22e2543
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..4fddc2f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..d363819
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..2b4858e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..20ee963
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..9b6fc4e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..a2794e3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..f27718e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..f9fcf83
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..13a4b9d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..7a6579f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..64704a4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..d4a2c14
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..9d5ad49
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..f5b5973
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..218df8e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..6448483
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..9f166e3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..bfef455
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..3efef71
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..87e8453
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..7ee736f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..de4b48b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..54aad1f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..c045c66
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..b62a08b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..5ee1010
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..8187d1d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..afd1e15
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..11004c1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..24aed43
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..b5b81c0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..fe8e4d1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..fdb5257
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..e1f3265
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..475d72d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..705e5f2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..240d4eb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..a9ae2de
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..eeaadfd
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..d02fe60
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..f1b70f0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..94556ff
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..a185a34
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..2cf4d60
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..791082b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..cd1a268
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..bfd8171
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..6ba0ca8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..1cb0194
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..856d088
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..d1652af
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..5ed8f21
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..256f3cf
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..7b82d9c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..6945f23
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
-- 
2.43.0

