// Seed: 1684575360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge 1) begin
    #1;
    id_1 <= "" == id_2[1 : 1'b0];
  end
endmodule
