Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:48:22 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uC_timing_summary.txt
| Design            : FB1_uC
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16541)
5. checking no_input_delay (2)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (76)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16541)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 32 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (66)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (76)
-------------------------------------
 There are 76 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.820        0.000                      0                89341        0.229        0.000                       0                 36302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                ------------           ----------      --------------
System_FB1_uC                                        {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                                       {0.000 500.000}        1000.000        1.000           
clk                                                  {0.000 250.000}        500.000         2.000           
gt1_refclk                                           {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                               {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                     {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                            {0.000 5.000}          10.000          100.000         
hstdm_rxclk_1200_bank36_block6                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank36_block6_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank36_block6_div4              {0.000 3.334}          6.668           149.970         
ref_clk_p                                            {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                 {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                                  {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                                 {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1200_bank36_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank60_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank69_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank71_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclkdiv2_local                            {0.000 1.667}          3.333           300.000         
    hstdm_txclkdiv2_local_1                          {0.000 1.667}          3.333           300.000         
    hstdm_txclkdiv2_local_2                          {0.000 1.667}          3.333           300.000         
    hstdm_txclkdiv2_local_3                          {0.000 1.667}          3.333           300.000         
  haps_infra_clk_160                                 {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                                 {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                           {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                                {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                                   {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                           998.915        0.000                      0                    4      499.427        0.000                       0                    34  
clk                                                      238.167        0.000                      0                  132      249.725        0.000                       0                   141  
gt1_refclk                                                 9.406        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                           4.144        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                           4.071        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                           4.231        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                           3.973        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                        2.849        0.000                      0                 5391        0.514        0.000                       0                  2830  
    txoutclk_out[2]                                        1.538        0.000                      0                11045        0.512        0.000                       0                  5128  
hstdm_rxclk_1200_bank36_block6                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank36_block6_div2                      0.820        0.000                      0                 3444        0.890        0.000                       0                  2690  
    hstdm_rxclk_1200_bank36_block6_div4                    2.578        0.000                      0                 1144        1.896        0.000                       0                   959  
ref_clk_p                                                                                                                        2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                             8.501        0.000                       0                     3  
  haps_infra_clk_10                                       94.610        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                       2.921        0.000                      0                 9251        1.500        0.000                       0                  4636  
    hstdm_txclk_1200_bank36_clkoutphy_net                                                                                        0.229        0.000                       0                     9  
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     3  
    hstdm_txclk_1200_bank60_clkoutphy_net                                                                                        0.229        0.000                       0                     4  
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     6  
    hstdm_txclk_1200_bank69_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     5  
    hstdm_txclk_1200_bank71_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     5  
    hstdm_txclkdiv2_local                                  2.126        0.000                      0                  132        1.392        0.000                       0                   138  
    hstdm_txclkdiv2_local_1                                2.119        0.000                      0                  330        1.392        0.000                       0                   342  
    hstdm_txclkdiv2_local_2                                1.877        0.000                      0                  264        1.392        0.000                       0                   274  
    hstdm_txclkdiv2_local_3                                2.128        0.000                      0                  264        1.392        0.000                       0                   274  
  haps_infra_clk_160                                                                                                             4.751        0.000                       0                     2  
  haps_infra_clk_200                                       3.286        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                                17.359        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                      3.370        0.000                      0                38845        3.427        0.000                       0                 16075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------  
input port clock                               System_FB1_uC                                      335.698        0.000                      0                    2  
clk                                            System_FB1_uC                                      471.188        0.000                      0                    2  
hstdm_rxclk_1200_bank36_block6_div2            System_FB1_uC                                      334.752        0.000                      0                    2  
input port clock                               clk                                                 71.714        0.000                      0                  133  
hstdm_rxclk_1200_bank36_block6_div2            clk                                                228.921        0.000                      0                  131  
hstdm_rxclk_1200_bank36_block6_div4            hstdm_rxclk_1200_bank36_block6_div2                  1.666        0.000                      0                  168  
hstdm_rxclk_1200_bank36_block6_div2            hstdm_rxclk_1200_bank36_block6_div4                  1.476        0.000                      0                  378  
haps_infra_clk_100                             ref_clk_p                                            5.144        0.000                      0                    1  
ref_clk_p                                      haps_infra_clk_100                                   4.642        0.000                      0                    1  
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV        4.434        0.000                      0                    8  
hstdm_txclkdiv2_local_1                        hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV        4.106        0.000                      0                   20  
hstdm_txclkdiv2_local_2                        hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV        4.054        0.000                      0                   16  
hstdm_txclkdiv2_local_3                        hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV        4.121        0.000                      0                   16  
input port clock                               hstdm_txclkdiv2_local                              182.273        0.000                      0                    2  
clk                                            hstdm_txclkdiv2_local                              129.904        0.000                      0                    8  
hstdm_rxclk_1200_bank36_block6_div2            hstdm_txclkdiv2_local                              151.542        0.000                      0                    4  
clk                                            hstdm_txclkdiv2_local_1                            228.329        0.000                      0                   20  
clk                                            hstdm_txclkdiv2_local_2                            234.570        0.000                      0                   16  
clk                                            hstdm_txclkdiv2_local_3                            235.081        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------  
**async_default**                    clk                                  clk                                      487.216        0.000                      0                  136  
**async_default**                    haps_infra_clk_10                    haps_infra_clk_10                         99.057        0.000                      0                   69  
**async_default**                    haps_infra_clk_100                   haps_infra_clk_100                         4.939        0.000                      0                  738  
**async_default**                    haps_infra_clk_50_2_sync             haps_infra_clk_50_2_sync                  17.569        0.000                      0                  118  
**async_default**                    haps_infra_clk_umr3                  haps_infra_clk_umr3                        5.011        0.000                      0                11352  
**async_default**                    hstdm_rxclk_1200_bank36_block6_div4  hstdm_rxclk_1200_bank36_block6_div4        4.187        0.000                      0                  449  
**async_default**                    rxoutclk_out[2]                      rxoutclk_out[2]                            4.355        0.000                      0                    8  
**async_default**                    txoutclk_out[2]                      txoutclk_out[2]                            2.215        0.000                      0                  603  
**default**                          clk                                                                            51.599        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.915ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.915ns  (required time - arrival time)
  Source:                 dut_inst/alu1/un1_in1_3_0_cry_43_RNIIP3R4_88713_cfg16/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.352ns (35.448%)  route 0.641ns (64.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 1007.063 - 1000.000 ) 
    Source Clock Delay      (SCD):    9.802ns
    Clock Pessimism Removal (CPR):    2.696ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.299ns (routing 3.342ns, distribution 0.957ns)
  Clock Net Delay (Destination): 3.853ns (routing 3.046ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.790     5.475    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.503 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, routed)          4.299     9.802    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y760        SRLC32E                                      r  dut_inst/alu1/un1_in1_3_0_cry_43_RNIIP3R4_88713_cfg16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y760        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352    10.154 r  dut_inst/alu1/un1_in1_3_0_cry_43_RNIIP3R4_88713_cfg16/Q31
                         net (fo=1, routed)           0.641    10.795    dut_inst/alu1/CDO_15
    SLICE_X30Y759        SRLC32E                                      r  dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.769  1003.186    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.210 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, routed)          3.853  1007.063    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y759        SRLC32E                                      r  dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17/CLK
                         clock pessimism              2.696  1009.759    
                         clock uncertainty           -0.035  1009.724    
    SLICE_X30Y759        SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1009.711    dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17
  -------------------------------------------------------------------
                         required time                       1009.711    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                998.915    

Slack (MET) :             998.915ns  (required time - arrival time)
  Source:                 dut_inst/alu1/un1_in1_3_0_cry_43_RNIIP3R4_88713_cfg16/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.352ns (35.448%)  route 0.641ns (64.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 1007.063 - 1000.000 ) 
    Source Clock Delay      (SCD):    9.802ns
    Clock Pessimism Removal (CPR):    2.696ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.299ns (routing 3.342ns, distribution 0.957ns)
  Clock Net Delay (Destination): 3.853ns (routing 3.046ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.790     5.475    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.503 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, routed)          4.299     9.802    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y760        SRLC32E                                      r  dut_inst/alu1/un1_in1_3_0_cry_43_RNIIP3R4_88713_cfg16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y760        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352    10.154 f  dut_inst/alu1/un1_in1_3_0_cry_43_RNIIP3R4_88713_cfg16/Q31
                         net (fo=1, routed)           0.641    10.795    dut_inst/alu1/CDO_15
    SLICE_X30Y759        SRLC32E                                      f  dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.769  1003.186    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.210 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, routed)          3.853  1007.063    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y759        SRLC32E                                      r  dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17/CLK
                         clock pessimism              2.696  1009.759    
                         clock uncertainty           -0.035  1009.724    
    SLICE_X30Y759        SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1009.711    dut_inst/alu1/un1_in1_3_0_cry_43_RNICJ3R4_97597_cfg17
  -------------------------------------------------------------------
                         required time                       1009.711    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                998.915    

Slack (MET) :             999.147ns  (required time - arrival time)
  Source:                 dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.352ns (49.300%)  route 0.362ns (50.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 1007.067 - 1000.000 ) 
    Source Clock Delay      (SCD):    9.790ns
    Clock Pessimism Removal (CPR):    2.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 3.342ns, distribution 0.945ns)
  Clock Net Delay (Destination): 3.857ns (routing 3.046ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.790     5.475    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.503 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, routed)          4.287     9.790    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X36Y761        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352    10.142 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q31
                         net (fo=1, routed)           0.362    10.504    dut_inst/alu1/CDO
    SLICE_X30Y763        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.769  1003.186    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.210 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, routed)          3.857  1007.067    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y763        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/CLK
                         clock pessimism              2.633  1009.700    
                         clock uncertainty           -0.035  1009.665    
    SLICE_X30Y763        SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1009.652    dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1
  -------------------------------------------------------------------
                         required time                       1009.652    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                999.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y164  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI3V7H4_54464_cfg5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI3V7H4_54464_cfg5/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI3V7H4_54464_cfg5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      238.167ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      249.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             238.167ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            247.400ns  (MaxDelay Path 247.400ns)
  Data Path Delay:        3.260ns  (logic 0.761ns (23.342%)  route 2.499ns (76.658%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 247.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    B57                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    B57                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.761     6.761 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.761    rst_n_ibuf/OUT
    B57                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.761 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.499     9.260    dut_inst/rst_n
    SLR Crossing[3->2]   
    SLICE_X9Y876         FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                  247.400   247.400    
    SLICE_X9Y876         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   247.427    dut_inst/aptn_reset_sync_rst_n_2
  -------------------------------------------------------------------
                         required time                        247.427    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                238.167    

Slack (MET) :             238.167ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            247.400ns  (MaxDelay Path 247.400ns)
  Data Path Delay:        3.260ns  (logic 0.761ns (23.342%)  route 2.499ns (76.658%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 247.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    B57                                               0.000     6.000 f  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    B57                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.761     6.761 f  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.761    rst_n_ibuf/OUT
    B57                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.761 f  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.499     9.260    dut_inst/rst_n
    SLR Crossing[3->2]   
    SLICE_X9Y876         FDRE                                         f  dut_inst/aptn_reset_sync_rst_n_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                  247.400   247.400    
    SLICE_X9Y876         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   247.427    dut_inst/aptn_reset_sync_rst_n_2
  -------------------------------------------------------------------
                         required time                        247.427    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                238.167    

Slack (MET) :             239.189ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            247.400ns  (MaxDelay Path 247.400ns)
  Data Path Delay:        1.943ns  (logic 0.479ns (24.651%)  route 1.464ns (75.349%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Inter-SLR Compensation: 0.291ns  (DPD * DF)
    Data Path Delay         (DPD):    1.943ns
    Derating Factor          (DF):    0.150
  Timing Exception:       MaxDelay Path -high_priority 247.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    B57                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    B57                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     6.479 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.479    rst_n_ibuf/OUT
    B57                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.479 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.464     7.943    dut_inst/rst_n
    SLR Crossing[3->2]   
    SLICE_X9Y876         FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                  247.400   247.400    
                         inter-SLR compensation      -0.291   247.109    
    SLICE_X9Y876         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023   247.132    dut_inst/aptn_reset_sync_rst_n_2
  -------------------------------------------------------------------
                         required time                        247.132    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                239.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         500.000     498.501    BUFGCE_X1Y255  clk_bufg/I
Min Period        n/a     FDRE/C    n/a            0.550         500.000     499.450    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
Min Period        n/a     FDRE/C    n/a            0.550         500.000     499.450    SLICE_X10Y872  dut_inst/aptn_reset_sync_rst_n_0/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X10Y872  dut_inst/aptn_reset_sync_rst_n_0/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X10Y872  dut_inst/aptn_reset_sync_rst_n_0/C



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.406ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.271ns (47.130%)  route 0.304ns (52.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.002ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.614     1.352    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y525       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.278     1.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X430Y525       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.901 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.519    10.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.454    11.341    
                         clock uncertainty           -0.035    11.306    
    SLICE_X430Y525       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.333    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.271ns (47.130%)  route 0.304ns (52.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.002ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.614     1.352    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y525       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.450 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.278     1.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X430Y525       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.901 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.519    10.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.454    11.341    
                         clock uncertainty           -0.035    11.306    
    SLICE_X430Y525       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.333    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.271ns (47.130%)  route 0.304ns (52.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.002ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.614     1.352    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y525       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.278     1.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X430Y525       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.901 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X430Y525       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.519    10.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.454    11.341    
                         clock uncertainty           -0.035    11.306    
    SLICE_X430Y525       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.333    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  9.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.199ns (20.306%)  route 0.781ns (79.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns = ( 5.675 - 5.333 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.519     0.519    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y482       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.618 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.287     0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y482       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.005 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.494     1.499    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y483       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.342     5.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y483       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.732    
                         clock uncertainty           -0.046     5.685    
    SLICE_X430Y483       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.199ns (20.306%)  route 0.781ns (79.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns = ( 5.675 - 5.333 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.519     0.519    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y482       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.618 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.287     0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y482       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.005 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.494     1.499    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y483       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.342     5.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y483       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.732    
                         clock uncertainty           -0.046     5.685    
    SLICE_X430Y483       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.195ns (22.648%)  route 0.666ns (77.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 5.687 - 5.333 ) 
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.457     0.457    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y482       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.554 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.135     0.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y482       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     0.787 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.531     1.318    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X430Y484       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.354     5.687    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y484       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.056     5.744    
                         clock uncertainty           -0.046     5.697    
    SLICE_X430Y484       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.655    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                  4.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        4.071ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.226ns (20.527%)  route 0.875ns (79.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.423ns = ( 5.756 - 5.333 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.552     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.649 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.444     1.093    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y508       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     1.222 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.431     1.653    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.423     5.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.056     5.812    
                         clock uncertainty           -0.046     5.766    
    SLICE_X430Y510       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.724    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.226ns (20.527%)  route 0.875ns (79.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.423ns = ( 5.756 - 5.333 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.552     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.649 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.444     1.093    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y508       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     1.222 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.431     1.653    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y510       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.423     5.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.056     5.812    
                         clock uncertainty           -0.046     5.766    
    SLICE_X430Y510       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.724    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.226ns (20.527%)  route 0.875ns (79.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.423ns = ( 5.756 - 5.333 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.552     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.649 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.444     1.093    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y508       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     1.222 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.431     1.653    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.423     5.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.056     5.812    
                         clock uncertainty           -0.046     5.766    
    SLICE_X430Y510       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042     5.724    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                  4.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.231ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.277ns (32.247%)  route 0.582ns (67.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.361ns = ( 5.694 - 5.333 ) 
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.642     0.642    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y516       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.740 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.263     1.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y513       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.182 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1/O
                         net (fo=1, routed)           0.319     1.501    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.361     5.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.057     5.751    
                         clock uncertainty           -0.046     5.705    
    SLICE_X430Y513       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     5.732    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.277ns (32.247%)  route 0.582ns (67.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.361ns = ( 5.694 - 5.333 ) 
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.642     0.642    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y516       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.740 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.263     1.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y513       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.182 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1/O
                         net (fo=1, routed)           0.319     1.501    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0
    SLICE_X430Y513       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.361     5.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.057     5.751    
                         clock uncertainty           -0.046     5.705    
    SLICE_X430Y513       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     5.732    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.094ns (9.438%)  route 0.902ns (90.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 5.681 - 5.333 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.585     0.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y514       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.679 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.902     1.581    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X431Y514       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.348     5.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.226     5.907    
                         clock uncertainty           -0.046     5.861    
    SLICE_X431Y514       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     5.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  4.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        3.973ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.215ns (20.753%)  route 0.821ns (79.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 5.745 - 5.333 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.704     0.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y519       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y519       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.802 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.581     1.383    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y520       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.500 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.240     1.740    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.412     5.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.801    
                         clock uncertainty           -0.046     5.755    
    SLICE_X431Y520       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.713    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.215ns (20.753%)  route 0.821ns (79.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 5.745 - 5.333 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.704     0.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y519       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y519       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.802 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.581     1.383    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y520       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.500 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.240     1.740    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y520       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.412     5.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.801    
                         clock uncertainty           -0.046     5.755    
    SLICE_X431Y520       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.713    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.163ns (18.931%)  route 0.698ns (81.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 5.745 - 5.333 ) 
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.695     0.695    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.792 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.458     1.250    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y520       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     1.316 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.240     1.556    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.412     5.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.801    
                         clock uncertainty           -0.046     5.755    
    SLICE_X431Y520       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.713    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                  4.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.897ns (38.432%)  route 1.437ns (61.568%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.829 - 5.333 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.355ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.312ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.521     1.750    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y519       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.843 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[42]/Q
                         net (fo=4, routed)           0.261     2.104    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/Q[42]
    SLICE_X423Y519       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.184 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_49__1/O
                         net (fo=1, routed)           0.288     2.472    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_49__1_n_0
    SLICE_X423Y519       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.620 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_33__1/O
                         net (fo=1, routed)           0.246     2.866    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_33__1_n_0
    SLICE_X422Y519       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.045 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_14__1/O
                         net (fo=6, routed)           0.412     3.457    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[3]_0
    SLICE_X424Y516       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     3.652 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[3]_i_5__1/O
                         net (fo=3, routed)           0.204     3.856    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[3]_i_5__1_n_0
    SLICE_X424Y516       LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     4.058 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[2]_i_1__1/O
                         net (fo=1, routed)           0.026     4.084    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/p_0_in[2]
    SLICE_X424Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.291     6.829    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X424Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]/C
                         clock pessimism              0.123     6.953    
                         clock uncertainty           -0.046     6.906    
    SLICE_X424Y516       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     6.933    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.897ns (38.432%)  route 1.437ns (61.568%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.829 - 5.333 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.355ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.312ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.521     1.750    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y519       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.843 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[42]/Q
                         net (fo=4, routed)           0.261     2.104    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/Q[42]
    SLICE_X423Y519       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.184 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_49__1/O
                         net (fo=1, routed)           0.288     2.472    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_49__1_n_0
    SLICE_X423Y519       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.620 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_33__1/O
                         net (fo=1, routed)           0.246     2.866    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_33__1_n_0
    SLICE_X422Y519       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.045 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_14__1/O
                         net (fo=6, routed)           0.412     3.457    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[3]_0
    SLICE_X424Y516       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     3.652 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[3]_i_5__1/O
                         net (fo=3, routed)           0.204     3.856    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[3]_i_5__1_n_0
    SLICE_X424Y516       LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     4.058 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[2]_i_1__1/O
                         net (fo=1, routed)           0.026     4.084    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/p_0_in[2]
    SLICE_X424Y516       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.291     6.829    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X424Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]/C
                         clock pessimism              0.123     6.953    
                         clock uncertainty           -0.046     6.906    
    SLICE_X424Y516       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     6.933    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.926ns (39.845%)  route 1.398ns (60.155%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.813 - 5.333 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.355ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.312ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.507     1.736    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X425Y518       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X425Y518       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.832 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/unscrambled_data_i_reg[31]/Q
                         net (fo=4, routed)           0.191     2.023    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/Q[31]
    SLICE_X423Y519       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     2.216 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_49__1/O
                         net (fo=1, routed)           0.288     2.504    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_49__1_n_0
    SLICE_X423Y519       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.652 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_33__1/O
                         net (fo=1, routed)           0.246     2.898    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_33__1_n_0
    SLICE_X422Y519       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.077 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane2_i/pol_state[3]_i_14__1/O
                         net (fo=6, routed)           0.412     3.489    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[3]_0
    SLICE_X424Y516       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     3.684 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[3]_i_5__1/O
                         net (fo=3, routed)           0.203     3.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[3]_i_5__1_n_0
    SLICE_X423Y516       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.002 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state[0]_i_1__1/O
                         net (fo=1, routed)           0.058     4.060    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/p_0_in[0]
    SLICE_X423Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.275     6.813    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[0]/C
                         clock pessimism              0.124     6.937    
                         clock uncertainty           -0.046     6.891    
    SLICE_X423Y516       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.918    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane2_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                  2.858    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.096ns (2.726%)  route 3.426ns (97.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.744 - 5.333 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.214ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.194ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.382     1.611    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/user_clk
    SLICE_X409Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y515       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.707 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/Q
                         net (fo=302, routed)         3.426     5.133    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/reset2fc_r_reg_0
    SLICE_X426Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.207     6.744    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/user_clk
    SLICE_X426Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]/C
                         clock pessimism              0.045     6.789    
                         clock uncertainty           -0.046     6.743    
    SLICE_X426Y550       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.671    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.096ns (2.726%)  route 3.426ns (97.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.744 - 5.333 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.214ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.194ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.382     1.611    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/user_clk
    SLICE_X409Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y515       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.707 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/Q
                         net (fo=302, routed)         3.426     5.133    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/reset2fc_r_reg_0
    SLICE_X426Y550       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.207     6.744    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/user_clk
    SLICE_X426Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]/C
                         clock pessimism              0.045     6.789    
                         clock uncertainty           -0.046     6.743    
    SLICE_X426Y550       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.671    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.096ns (2.726%)  route 3.426ns (97.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.744 - 5.333 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.214ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.194ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.382     1.611    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/user_clk
    SLICE_X409Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y515       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.707 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/core_reset_logic_i/RX_SYSTEM_RESET_reg/Q
                         net (fo=302, routed)         3.426     5.133    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/reset2fc_r_reg_0
    SLICE_X426Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.207     6.744    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/user_clk
    SLICE_X426Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[22]/C
                         clock pessimism              0.045     6.789    
                         clock uncertainty           -0.046     6.743    
    SLICE_X426Y550       FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     6.671    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  1.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.117       0.512      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.117       0.512      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.113       0.516      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6
  To Clock:  hstdm_rxclk_1200_bank36_block6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block6
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_M48 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  hstdm_rxclk_1200_bank36_block6_div2

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div2 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.883ns (39.019%)  route 1.380ns (60.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 5.747 - 3.334 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    1.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.014ns (routing 0.001ns, distribution 1.013ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        1.014     3.805    cpm_rcv_HSTDM_4_FB1_B2_D_1/fifo_rd_clk
    BITSLICE_RX_TX_X0Y926
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y926
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.509 r  cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.618     5.127    cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.Q_odata[3]
    SLICE_X1Y1068        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179     5.306 r  cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, routed)           0.762     6.068    cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X12Y1049       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.747     5.747    cpm_rcv_HSTDM_4_FB1_B2_D_1/rxclkdiv2
    SLICE_X12Y1049       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]/C
                         clock pessimism              1.149     6.897    
                         clock uncertainty           -0.035     6.861    
    SLICE_X12Y1049       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.888    cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div2 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.883ns (39.019%)  route 1.380ns (60.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 5.747 - 3.334 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    1.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.014ns (routing 0.001ns, distribution 1.013ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        1.014     3.805    cpm_rcv_HSTDM_4_FB1_B2_D_1/fifo_rd_clk
    BITSLICE_RX_TX_X0Y926
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y926
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.509 f  cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.618     5.127    cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.Q_odata[3]
    SLICE_X1Y1068        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179     5.306 f  cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, routed)           0.762     6.068    cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X12Y1049       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.747     5.747    cpm_rcv_HSTDM_4_FB1_B2_D_1/rxclkdiv2
    SLICE_X12Y1049       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]/C
                         clock pessimism              1.149     6.897    
                         clock uncertainty           -0.035     6.861    
    SLICE_X12Y1049       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.888    cpm_rcv_HSTDM_4_FB1_B2_D_1/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_11/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div2 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.882ns (39.235%)  route 1.366ns (60.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 5.750 - 3.334 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    1.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.021ns (routing 0.001ns, distribution 1.020ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        1.021     3.812    cpm_rcv_HSTDM_4_FB1_B2_A_11/fifo_rd_clk
    BITSLICE_RX_TX_X0Y887
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y887
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.516 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.674     5.190    cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.Q_odata[3]
    SLICE_X1Y1023        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.368 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, routed)           0.692     6.060    cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X10Y1041       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_11/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.750     5.750    cpm_rcv_HSTDM_4_FB1_B2_A_11/rxclkdiv2
    SLICE_X10Y1041       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_11/data_to_decoder[2]/C
                         clock pessimism              1.149     6.900    
                         clock uncertainty           -0.035     6.864    
    SLICE_X10Y1041       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.891    cpm_rcv_HSTDM_4_FB1_B2_A_11/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block6_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y905  cpm_rcv_HSTDM_4_FB1_B2_A_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div4
  To Clock:  hstdm_rxclk_1200_bank36_block6_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.578ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/state[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/state[1]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.402ns (10.136%)  route 3.564ns (89.864%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 9.204 - 6.668 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.010ns, distribution 0.892ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.009ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.902     3.816    hstdm_trainer_6/rxclkdiv4
    SLICE_X11Y1057       FDCE                                         r  hstdm_trainer_6/state[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1057       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.914 f  hstdm_trainer_6/state[3]/Q
                         net (fo=151, routed)         1.526     5.440    hstdm_trainer_6/state[3]
    SLICE_X10Y1033       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.589 r  hstdm_trainer_6/next_state98/O
                         net (fo=49, routed)          1.627     7.216    hstdm_trainer_6/next_state98
    SLICE_X11Y1057       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.255 r  hstdm_trainer_6/un1_next_bitslip_cnt_0_sqmuxa/O
                         net (fo=3, routed)           0.217     7.472    hstdm_trainer_6/un1_next_bitslip_cnt_0_sqmuxa
    SLICE_X8Y1057        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     7.588 r  hstdm_trainer_6/state_e[1]/O
                         net (fo=1, routed)           0.194     7.782    hstdm_trainer_6/stateZ
    SLICE_X8Y1057        FDCE                                         r  hstdm_trainer_6/state[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.762     9.204    hstdm_trainer_6/rxclkdiv4
    SLICE_X8Y1057        FDCE                                         r  hstdm_trainer_6/state[1]/C
                         clock pessimism              1.165    10.369    
                         clock uncertainty           -0.035    10.333    
    SLICE_X8Y1057        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.360    hstdm_trainer_6/state[1]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/state[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/state[1]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.402ns (10.136%)  route 3.564ns (89.864%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 9.204 - 6.668 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.010ns, distribution 0.892ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.009ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.902     3.816    hstdm_trainer_6/rxclkdiv4
    SLICE_X11Y1057       FDCE                                         r  hstdm_trainer_6/state[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1057       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.914 r  hstdm_trainer_6/state[3]/Q
                         net (fo=151, routed)         1.526     5.440    hstdm_trainer_6/state[3]
    SLICE_X10Y1033       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.589 f  hstdm_trainer_6/next_state98/O
                         net (fo=49, routed)          1.627     7.216    hstdm_trainer_6/next_state98
    SLICE_X11Y1057       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.255 f  hstdm_trainer_6/un1_next_bitslip_cnt_0_sqmuxa/O
                         net (fo=3, routed)           0.217     7.472    hstdm_trainer_6/un1_next_bitslip_cnt_0_sqmuxa
    SLICE_X8Y1057        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     7.588 r  hstdm_trainer_6/state_e[1]/O
                         net (fo=1, routed)           0.194     7.782    hstdm_trainer_6/stateZ
    SLICE_X8Y1057        FDCE                                         r  hstdm_trainer_6/state[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.762     9.204    hstdm_trainer_6/rxclkdiv4
    SLICE_X8Y1057        FDCE                                         r  hstdm_trainer_6/state[1]/C
                         clock pessimism              1.165    10.369    
                         clock uncertainty           -0.035    10.333    
    SLICE_X8Y1057        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.360    hstdm_trainer_6/state[1]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/state[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/state[1]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.402ns (10.136%)  route 3.564ns (89.864%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 9.204 - 6.668 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.010ns, distribution 0.892ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.009ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.902     3.816    hstdm_trainer_6/rxclkdiv4
    SLICE_X11Y1057       FDCE                                         r  hstdm_trainer_6/state[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1057       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.914 f  hstdm_trainer_6/state[3]/Q
                         net (fo=151, routed)         1.526     5.440    hstdm_trainer_6/state[3]
    SLICE_X10Y1033       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.589 r  hstdm_trainer_6/next_state98/O
                         net (fo=49, routed)          1.627     7.216    hstdm_trainer_6/next_state98
    SLICE_X11Y1057       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.255 r  hstdm_trainer_6/un1_next_bitslip_cnt_0_sqmuxa/O
                         net (fo=3, routed)           0.217     7.472    hstdm_trainer_6/un1_next_bitslip_cnt_0_sqmuxa
    SLICE_X8Y1057        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     7.588 f  hstdm_trainer_6/state_e[1]/O
                         net (fo=1, routed)           0.194     7.782    hstdm_trainer_6/stateZ
    SLICE_X8Y1057        FDCE                                         f  hstdm_trainer_6/state[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.762     9.204    hstdm_trainer_6/rxclkdiv4
    SLICE_X8Y1057        FDCE                                         r  hstdm_trainer_6/state[1]/C
                         clock pessimism              1.165    10.369    
                         clock uncertainty           -0.035    10.333    
    SLICE_X8Y1057        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.360    hstdm_trainer_6/state[1]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  2.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block6_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y905  cpm_rcv_HSTDM_4_FB1_B2_A_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y205  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y150  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       94.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.446ns (8.484%)  route 4.811ns (91.516%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 98.947 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 1.059ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.959ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.747    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.719 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.980    -0.739    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y532       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.643 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/Q
                         net (fo=78, routed)          2.134     1.491    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]_0
    SLICE_X424Y530       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.530 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[17]_i_6/O
                         net (fo=24, routed)          0.345     1.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[17]_i_6_n_0
    SLICE_X424Y535       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.975 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_5/O
                         net (fo=1, routed)           0.236     2.211    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[9]_0
    SLICE_X424Y532       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.360 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[9]_i_2/O
                         net (fo=1, routed)           0.440     2.800    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[4]
    SLICE_X430Y522       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.862 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_1/O
                         net (fo=2, routed)           1.656     4.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[9]
    SLICE_X418Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.041    96.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.200    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.224 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.723    98.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X418Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/C
                         clock pessimism              0.260    99.207    
                         clock uncertainty           -0.106    99.101    
    SLICE_X418Y513       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    99.128    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.446ns (8.484%)  route 4.811ns (91.516%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 98.947 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 1.059ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.959ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.747    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.719 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.980    -0.739    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y532       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.643 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/Q
                         net (fo=78, routed)          2.134     1.491    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]_0
    SLICE_X424Y530       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.530 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[17]_i_6/O
                         net (fo=24, routed)          0.345     1.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[17]_i_6_n_0
    SLICE_X424Y535       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.975 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_5/O
                         net (fo=1, routed)           0.236     2.211    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[9]_0
    SLICE_X424Y532       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.360 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[9]_i_2/O
                         net (fo=1, routed)           0.440     2.800    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[4]
    SLICE_X430Y522       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.862 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_1/O
                         net (fo=2, routed)           1.656     4.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[9]
    SLICE_X418Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.041    96.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.200    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.224 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.723    98.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X418Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/C
                         clock pessimism              0.260    99.207    
                         clock uncertainty           -0.106    99.101    
    SLICE_X418Y513       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    99.128    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.446ns (8.484%)  route 4.811ns (91.516%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 98.947 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 1.059ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.959ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.747    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.719 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.980    -0.739    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y532       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.643 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/Q
                         net (fo=78, routed)          2.134     1.491    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]_0
    SLICE_X424Y530       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.530 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[17]_i_6/O
                         net (fo=24, routed)          0.345     1.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[17]_i_6_n_0
    SLICE_X424Y535       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.975 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_5/O
                         net (fo=1, routed)           0.236     2.211    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[9]_0
    SLICE_X424Y532       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.360 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[9]_i_2/O
                         net (fo=1, routed)           0.440     2.800    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[4]
    SLICE_X430Y522       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.862 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_1/O
                         net (fo=2, routed)           1.656     4.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[9]
    SLICE_X418Y513       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.041    96.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.200    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.224 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.723    98.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X418Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]/C
                         clock pessimism              0.260    99.207    
                         clock uncertainty           -0.106    99.101    
    SLICE_X418Y513       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    99.128    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[9]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                 94.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y110  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y109  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y110  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y110  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.921ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_controller_infopipe_data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.099ns (1.416%)  route 6.891ns (98.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.802ns = ( 10.802 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.424ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.802ns
    Common Clock Delay      (CCD):   -2.028ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.286ns (routing 0.838ns, distribution 2.448ns)
  Clock Net Delay (Destination): 3.588ns (routing 0.758ns, distribution 2.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.286     0.552    umr2_clk
    SLICE_X324Y506       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y506       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.651 r  pipelineReg_hstdm_controller_infopipe_data_out[3]/Q
                         net (fo=1, routed)           6.891     7.542    pipe_hstdm_controller_infopipe_data_out[3]
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.588    10.802    umr2_clk
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/C
                         clock pessimism              0.132    10.934    
                         inter-SLR compensation      -0.424    10.510    
                         clock uncertainty           -0.074    10.436    
    SLICE_X143Y967       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.463    pipelineReg_hstdm_controller_infopipe_data_out_0[3]
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_controller_infopipe_data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.099ns (1.416%)  route 6.891ns (98.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.802ns = ( 10.802 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.424ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.802ns
    Common Clock Delay      (CCD):   -2.028ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.286ns (routing 0.838ns, distribution 2.448ns)
  Clock Net Delay (Destination): 3.588ns (routing 0.758ns, distribution 2.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.286     0.552    umr2_clk
    SLICE_X324Y506       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y506       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.651 f  pipelineReg_hstdm_controller_infopipe_data_out[3]/Q
                         net (fo=1, routed)           6.891     7.542    pipe_hstdm_controller_infopipe_data_out[3]
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         f  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.588    10.802    umr2_clk
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/C
                         clock pessimism              0.132    10.934    
                         inter-SLR compensation      -0.424    10.510    
                         clock uncertainty           -0.074    10.436    
    SLICE_X143Y967       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.463    pipelineReg_hstdm_controller_infopipe_data_out_0[3]
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_controller_infopipe_data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_controller_infopipe_data_out_0[0]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.096ns (1.373%)  route 6.895ns (98.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.801ns = ( 10.801 - 10.000 ) 
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.424ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.801ns
    Common Clock Delay      (CCD):   -2.028ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.276ns (routing 0.838ns, distribution 2.438ns)
  Clock Net Delay (Destination): 3.587ns (routing 0.758ns, distribution 2.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.276     0.542    umr2_clk
    SLICE_X324Y510       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y510       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.638 r  pipelineReg_hstdm_controller_infopipe_data_out[0]/Q
                         net (fo=1, routed)           6.895     7.533    pipe_hstdm_controller_infopipe_data_out[0]
    SLR Crossing[1->3]   
    SLICE_X142Y977       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.587    10.801    umr2_clk
    SLR Crossing[1->3]   
    SLICE_X142Y977       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[0]/C
                         clock pessimism              0.132    10.933    
                         inter-SLR compensation      -0.424    10.509    
                         clock uncertainty           -0.074    10.436    
    SLICE_X142Y977       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.463    pipelineReg_hstdm_controller_infopipe_data_out_0[0]
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  2.929    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y2             hstdm_clkgen_1200_bank60/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y20            hstdm_clkgen_1200_bank69/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y2             hstdm_clkgen_1200_bank60/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y2             hstdm_clkgen_1200_bank60/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y137  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y138  hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y137  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y137  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X0Y893  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X0Y903  hstdm_clkgen_1200_tx_bank36_block7/bitslice_tx_clock/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y893  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y893  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y11  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y76  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y67  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y76  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y76  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y86  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y20               hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y86  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y86  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y557  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y554  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y557  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y557  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y101  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y24                hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y101  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y101  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y659  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y660  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y659  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y659  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack        2.126ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.319ns (30.094%)  route 0.741ns (69.906%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.001ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.851     2.022    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X3Y1027        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1027        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.120 f  cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.112     2.232    cpm_snd_HSTDM_4_FB1_B2_A_1/txctrl_sync[1]
    SLICE_X5Y1027        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.353 r  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.201     2.554    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[3]
    SLICE_X5Y1027        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     2.654 r  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.428     3.082    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[3]
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.943     4.491    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     4.101 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     4.352    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.376 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.714     5.090    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]/C
                         clock pessimism              0.150     5.240    
                         clock uncertainty           -0.059     5.181    
    SLICE_X0Y1030        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.208    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.319ns (30.094%)  route 0.741ns (69.906%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.001ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.851     2.022    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X3Y1027        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1027        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.120 r  cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.112     2.232    cpm_snd_HSTDM_4_FB1_B2_A_1/txctrl_sync[1]
    SLICE_X5Y1027        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.353 f  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.201     2.554    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[3]
    SLICE_X5Y1027        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     2.654 f  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.428     3.082    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[3]
    SLICE_X0Y1030        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.943     4.491    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     4.101 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     4.352    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.376 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.714     5.090    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]/C
                         clock pessimism              0.150     5.240    
                         clock uncertainty           -0.059     5.181    
    SLICE_X0Y1030        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.208    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.339ns (32.913%)  route 0.691ns (67.087%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.001ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.851     2.022    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X3Y1027        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1027        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.120 r  cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.166     2.286    cpm_snd_HSTDM_4_FB1_B2_A_1/txctrl_sync[1]
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     2.348 r  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.127     2.475    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.654 r  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.398     3.052    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.943     4.491    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     4.101 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     4.352    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.376 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.714     5.090    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
                         clock pessimism              0.150     5.240    
                         clock uncertainty           -0.059     5.181    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     5.208    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  2.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X0Y416  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X0Y34      hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_1
  To Clock:  hstdm_txclkdiv2_local_1

Setup :            0  Failing Endpoints,  Worst Slack        2.119ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_1 rise@3.333ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.357ns (33.679%)  route 0.703ns (66.321%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 3.907 - 3.333 ) 
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.853     0.734    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X352Y76        FDCE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y76        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.832 f  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.159     0.991    cpm_snd_HSTDM_4_FB1_C2_C_6/txctrl_sync[1]
    SLICE_X352Y76        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.071 r  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.156     1.227    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[2]
    SLICE_X352Y77        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.406 r  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.388     1.794    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[2]
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.764     3.312    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.922 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.173    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.197 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.710     3.907    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/C
                         clock pessimism              0.038     3.945    
                         clock uncertainty           -0.059     3.886    
    SLICE_X349Y77        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     3.913    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          3.913    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_1 rise@3.333ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.357ns (33.679%)  route 0.703ns (66.321%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 3.907 - 3.333 ) 
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.853     0.734    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X352Y76        FDCE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y76        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.832 r  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.159     0.991    cpm_snd_HSTDM_4_FB1_C2_C_6/txctrl_sync[1]
    SLICE_X352Y76        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.071 f  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.156     1.227    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[2]
    SLICE_X352Y77        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.406 f  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.388     1.794    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[2]
    SLICE_X349Y77        FDRE                                         f  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.764     3.312    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.922 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.173    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.197 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.710     3.907    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/C
                         clock pessimism              0.038     3.945    
                         clock uncertainty           -0.059     3.886    
    SLICE_X349Y77        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     3.913    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          3.913    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_1 rise@3.333ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.366ns (35.847%)  route 0.655ns (64.153%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 3.907 - 3.333 ) 
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.853     0.734    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X352Y76        FDCE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y76        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.832 f  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.158     0.990    cpm_snd_HSTDM_4_FB1_C2_C_6/txctrl_sync[1]
    SLICE_X352Y76        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     1.111 r  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.145     1.256    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[3]
    SLICE_X352Y77        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     1.403 r  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.352     1.755    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[3]
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.764     3.312    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.922 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.173    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.197 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.710     3.907    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[3]/C
                         clock pessimism              0.038     3.945    
                         clock uncertainty           -0.059     3.886    
    SLICE_X349Y77        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.913    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.913    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  2.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y26   hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y2       hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_2
  To Clock:  hstdm_txclkdiv2_local_2

Setup :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_2 rise@3.333ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.340ns (26.357%)  route 0.950ns (73.643%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 3.827 - 3.333 ) 
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.855ns (routing 0.001ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.855     0.643    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X354Y659       FDCE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y659       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.741 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.122     0.863    cpm_snd_HSTDM_4_FB1_CI1_N_17/txctrl_sync[1]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     1.039 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.200     1.239    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.305 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.628     1.933    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.693     3.241    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.851 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.102    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.126 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.701     3.827    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/C
                         clock pessimism              0.015     3.842    
                         clock uncertainty           -0.059     3.783    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.810    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_2 rise@3.333ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.340ns (26.357%)  route 0.950ns (73.643%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 3.827 - 3.333 ) 
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.855ns (routing 0.001ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.855     0.643    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X354Y659       FDCE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y659       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.741 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.122     0.863    cpm_snd_HSTDM_4_FB1_CI1_N_17/txctrl_sync[1]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     1.039 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.200     1.239    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.305 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.628     1.933    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.693     3.241    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.851 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.102    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.126 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.701     3.827    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/C
                         clock pessimism              0.015     3.842    
                         clock uncertainty           -0.059     3.783    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.810    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_2 rise@3.333ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.310ns (25.020%)  route 0.929ns (74.980%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 3.826 - 3.333 ) 
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.855ns (routing 0.001ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.855     0.643    cpm_snd_HSTDM_4_FB1_CI1_P_17/txclkdiv2
    SLICE_X353Y659       FDCE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y659       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.741 f  cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.179     0.920    cpm_snd_HSTDM_4_FB1_CI1_P_17/txctrl_sync[1]
    SLICE_X353Y657       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     1.093 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.206     1.299    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_in_mux[3]
    SLICE_X353Y657       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.338 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.544     1.882    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_to_serdes[3]
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.693     3.241    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.851 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.102    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.126 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.700     3.826    cpm_snd_HSTDM_4_FB1_CI1_P_17/txclkdiv2
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/C
                         clock pessimism              0.015     3.841    
                         clock uncertainty           -0.059     3.782    
    SLICE_X349Y639       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.809    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                  1.927    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y254   hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y20       hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_3
  To Clock:  hstdm_txclkdiv2_local_3

Setup :            0  Failing Endpoints,  Worst Slack        2.128ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_3 rise@3.333ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.171%)  route 0.685ns (66.829%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.534ns = ( 3.867 - 3.333 ) 
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.872     0.706    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X353Y759       FDCE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y759       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.805 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.163     0.968    cpm_snd_HSTDM_4_FB1_DI3_N_8/txctrl_sync[1]
    SLICE_X353Y760       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.031 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.083     1.114    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in_mux[1]
    SLICE_X353Y760       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     1.292 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.439     1.731    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_to_serdes[1]
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.731     3.279    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.889 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.140    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.164 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.703     3.867    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/C
                         clock pessimism              0.024     3.891    
                         clock uncertainty           -0.059     3.832    
    SLICE_X349Y760       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     3.859    cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_3 rise@3.333ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.171%)  route 0.685ns (66.829%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.534ns = ( 3.867 - 3.333 ) 
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.872     0.706    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X353Y759       FDCE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y759       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.805 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.163     0.968    cpm_snd_HSTDM_4_FB1_DI3_N_8/txctrl_sync[1]
    SLICE_X353Y760       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.031 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.083     1.114    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in_mux[1]
    SLICE_X353Y760       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     1.292 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.439     1.731    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_to_serdes[1]
    SLICE_X349Y760       FDRE                                         f  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.731     3.279    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.889 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.140    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.164 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.703     3.867    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/C
                         clock pessimism              0.024     3.891    
                         clock uncertainty           -0.059     3.832    
    SLICE_X349Y760       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     3.859    cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_3 rise@3.333ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.218ns (21.331%)  route 0.804ns (78.669%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.534ns = ( 3.867 - 3.333 ) 
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.872     0.706    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X353Y759       FDCE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y759       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.805 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.163     0.968    cpm_snd_HSTDM_4_FB1_DI3_N_8/txctrl_sync[1]
    SLICE_X353Y760       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.048 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.253     1.301    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in_mux[3]
    SLICE_X353Y760       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.340 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.388     1.728    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_to_serdes[3]
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     0.294 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.731     3.279    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.889 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.140    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.164 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.703     3.867    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/C
                         clock pessimism              0.024     3.891    
                         clock uncertainty           -0.059     3.832    
    SLICE_X349Y760       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.859    cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  2.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local_3
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y296   hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y24       hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y145  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.286ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.539ns (34.485%)  route 1.024ns (65.515%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 4.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 1.049ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.956ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.753    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.725 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.031    -0.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X430Y528       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y528       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.598 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/Q
                         net (fo=7, routed)           0.404    -0.194    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[1]
    SLICE_X429Y528       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    -0.078 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__0/O
                         net (fo=6, routed)           0.187     0.109    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__0_n_0
    SLICE_X429Y529       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     0.260 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__0/O
                         net (fo=5, routed)           0.399     0.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__0_n_0
    SLICE_X426Y527       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     0.835 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.034     0.869    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[13]_i_1__0_n_0
    SLICE_X426Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     7.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.041     1.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.198    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.222 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.786     4.008    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X426Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/C
                         clock pessimism              0.186     4.195    
                         clock uncertainty           -0.067     4.128    
    SLICE_X426Y527       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     4.155    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.539ns (34.485%)  route 1.024ns (65.515%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 4.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 1.049ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.956ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.753    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.725 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.031    -0.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X430Y528       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y528       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.598 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/Q
                         net (fo=7, routed)           0.404    -0.194    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[1]
    SLICE_X429Y528       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    -0.078 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__0/O
                         net (fo=6, routed)           0.187     0.109    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__0_n_0
    SLICE_X429Y529       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     0.260 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__0/O
                         net (fo=5, routed)           0.399     0.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__0_n_0
    SLICE_X426Y527       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     0.835 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.034     0.869    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[13]_i_1__0_n_0
    SLICE_X426Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     7.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.041     1.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.198    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.222 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.786     4.008    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X426Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/C
                         clock pessimism              0.186     4.195    
                         clock uncertainty           -0.067     4.128    
    SLICE_X426Y527       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     4.155    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.539ns (34.485%)  route 1.024ns (65.515%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 4.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 1.049ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.956ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.753    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.725 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.031    -0.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X430Y528       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y528       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.598 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/Q
                         net (fo=7, routed)           0.404    -0.194    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[1]
    SLICE_X429Y528       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    -0.078 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__0/O
                         net (fo=6, routed)           0.187     0.109    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__0_n_0
    SLICE_X429Y529       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     0.260 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__0/O
                         net (fo=5, routed)           0.399     0.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__0_n_0
    SLICE_X426Y527       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     0.835 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.034     0.869    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[13]_i_1__0_n_0
    SLICE_X426Y527       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     7.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.041     1.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.198    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.222 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.786     4.008    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X426Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]/C
                         clock pessimism              0.186     4.195    
                         clock uncertainty           -0.067     4.128    
    SLICE_X426Y527       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     4.155    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  3.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y148   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y541  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y541  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.407ns (17.209%)  route 1.958ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 19.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.927ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.840ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.200    -0.521    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/init_clk
    SLICE_X427Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y508       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.425 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/Q
                         net (fo=3, routed)           0.915     0.490    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/link_reset_0_c
    SLICE_X421Y512       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     0.552 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_2/O
                         net (fo=1, routed)           0.051     0.603    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_2_n_0
    SLICE_X421Y512       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     0.704 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=7, routed)           0.482     1.186    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLICE_X421Y512       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.334 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.510     1.844    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X422Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.041    16.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.926    19.149    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLICE_X422Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/C
                         clock pessimism              0.207    19.357    
                         clock uncertainty           -0.082    19.275    
    SLICE_X422Y509       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    19.203    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]
  -------------------------------------------------------------------
                         required time                         19.203    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.407ns (17.209%)  route 1.958ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 19.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.927ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.840ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.200    -0.521    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/init_clk
    SLICE_X427Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y508       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.425 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/Q
                         net (fo=3, routed)           0.915     0.490    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/link_reset_0_c
    SLICE_X421Y512       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     0.552 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_2/O
                         net (fo=1, routed)           0.051     0.603    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_2_n_0
    SLICE_X421Y512       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     0.704 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=7, routed)           0.482     1.186    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLICE_X421Y512       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.334 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.510     1.844    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X422Y509       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.041    16.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.926    19.149    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLICE_X422Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/C
                         clock pessimism              0.207    19.357    
                         clock uncertainty           -0.082    19.275    
    SLICE_X422Y509       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    19.203    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]
  -------------------------------------------------------------------
                         required time                         19.203    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.407ns (17.209%)  route 1.958ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 19.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.927ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.840ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.200    -0.521    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/init_clk
    SLICE_X427Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y508       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.425 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/Q
                         net (fo=3, routed)           0.915     0.490    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/link_reset_0_c
    SLICE_X421Y512       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     0.552 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_2/O
                         net (fo=1, routed)           0.051     0.603    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_2_n_0
    SLICE_X421Y512       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     0.704 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=7, routed)           0.482     1.186    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLICE_X421Y512       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.334 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.510     1.844    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X422Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.041    16.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.926    19.149    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLICE_X422Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]/C
                         clock pessimism              0.207    19.357    
                         clock uncertainty           -0.082    19.275    
    SLICE_X422Y509       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    19.203    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]
  -------------------------------------------------------------------
                         required time                         19.203    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                 17.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        3.370ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.940ns (21.456%)  route 3.441ns (78.544%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.149ns = ( 6.851 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.733ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.664ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.900    -0.831    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X392Y524       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y524       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097    -0.734 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/Q
                         net (fo=141, routed)         0.605    -0.129    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/p_1_in6_in
    SLICE_X382Y523       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    -0.065 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_data_d0[63]_i_2/O
                         net (fo=116, routed)         0.733     0.668    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_data_d0[63]_i_2_n_0
    SLICE_X390Y517       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     0.783 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_13/O
                         net (fo=1, routed)           0.162     0.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_13_n_0
    SLICE_X389Y519       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.059 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7/O
                         net (fo=2, routed)           0.103     1.162    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7_n_0
    SLICE_X388Y519       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.260 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, routed)           0.378     1.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X382Y524       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.702 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, routed)           0.160     1.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X383Y524       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.962 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, routed)          0.288     2.250    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X377Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     2.424 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__0/O
                         net (fo=6, routed)           0.185     2.609    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/
    SLICE_X376Y524       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     2.723 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0/O
                         net (fo=134, routed)         0.827     3.550    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0_n_0
    SLICE_X392Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.041     4.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.634     6.851    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X392Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]/C
                         clock pessimism              0.182     7.033    
                         clock uncertainty           -0.071     6.962    
    SLICE_X392Y509       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.920    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.940ns (21.456%)  route 3.441ns (78.544%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.149ns = ( 6.851 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.733ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.664ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.900    -0.831    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X392Y524       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y524       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097    -0.734 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/Q
                         net (fo=141, routed)         0.605    -0.129    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/p_1_in6_in
    SLICE_X382Y523       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    -0.065 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_data_d0[63]_i_2/O
                         net (fo=116, routed)         0.733     0.668    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_data_d0[63]_i_2_n_0
    SLICE_X390Y517       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     0.783 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_13/O
                         net (fo=1, routed)           0.162     0.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_13_n_0
    SLICE_X389Y519       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.059 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7/O
                         net (fo=2, routed)           0.103     1.162    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7_n_0
    SLICE_X388Y519       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.260 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, routed)           0.378     1.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X382Y524       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.702 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, routed)           0.160     1.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X383Y524       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.962 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, routed)          0.288     2.250    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X377Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     2.424 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__0/O
                         net (fo=6, routed)           0.185     2.609    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/
    SLICE_X376Y524       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     2.723 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0/O
                         net (fo=134, routed)         0.827     3.550    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0_n_0
    SLICE_X392Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.041     4.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.634     6.851    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X392Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]/C
                         clock pessimism              0.182     7.033    
                         clock uncertainty           -0.071     6.962    
    SLICE_X392Y509       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.920    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[85]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[91]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.940ns (21.456%)  route 3.441ns (78.544%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.149ns = ( 6.851 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.733ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.664ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.900    -0.831    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X392Y524       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y524       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097    -0.734 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/Q
                         net (fo=141, routed)         0.605    -0.129    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/p_1_in6_in
    SLICE_X382Y523       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    -0.065 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_data_d0[63]_i_2/O
                         net (fo=116, routed)         0.733     0.668    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_data_d0[63]_i_2_n_0
    SLICE_X390Y517       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     0.783 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_13/O
                         net (fo=1, routed)           0.162     0.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_13_n_0
    SLICE_X389Y519       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.059 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7/O
                         net (fo=2, routed)           0.103     1.162    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7_n_0
    SLICE_X388Y519       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.260 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, routed)           0.378     1.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X382Y524       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.702 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, routed)           0.160     1.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X383Y524       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.962 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, routed)          0.288     2.250    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X377Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     2.424 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__0/O
                         net (fo=6, routed)           0.185     2.609    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/
    SLICE_X376Y524       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     2.723 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0/O
                         net (fo=134, routed)         0.827     3.550    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0_n_0
    SLICE_X392Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.041     4.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.634     6.851    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X392Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[91]/C
                         clock pessimism              0.182     7.033    
                         clock uncertainty           -0.071     6.962    
    SLICE_X392Y509       FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042     6.920    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[91]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  3.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y188   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y188   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y166   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  System_FB1_uC

Setup :            0  Failing Endpoints,  Worst Slack      335.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             335.698ns  (required time - arrival time)
  Source:                 WRITEDATAWB[63]
                            (input port)
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            357.700ns  (MaxDelay Path 357.700ns)
  Data Path Delay:        22.002ns  (logic 2.168ns (9.854%)  route 19.834ns (90.146%))
  Logic Levels:           9  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 357.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL17                                              0.000     0.000 r  WRITEDATAWB[63] (IN)
                         net (fo=0)                   0.000     0.000    WRITEDATAWB_ibuf[63]/I
    BL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.601     0.601 r  WRITEDATAWB_ibuf[63]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.601    WRITEDATAWB_ibuf[63]/OUT
    BL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  WRITEDATAWB_ibuf[63]/IBUFCTRL_INST/O
                         net (fo=2, routed)          10.954    11.555    dut_inst/mux3_1_3/WRITEDATAWB[63]
    SLR Crossing[0->2]   
    SLICE_X27Y762        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064    11.619 r  dut_inst/mux3_1_3/out_0[63]/O
                         net (fo=3, routed)           0.312    11.931    dut_inst/alu1/N_960_0
    SLICE_X31Y762        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    12.031 r  dut_inst/alu1/un1_in1_2_1_axb_15/O
                         net (fo=1, routed)           0.011    12.042    dut_inst/alu1/un1_in1_2_1_axb_15
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.070    12.112 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[7]
                         net (fo=1, routed)           0.358    12.470    dut_inst/alu1/un1_in1_2_1_cry_11_O[7]
    SLICE_X28Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    12.508 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNI1A2H3/O
                         net (fo=1, routed)           0.056    12.564    dut_inst/alu1/result_1_axb_15
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    12.713 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, routed)           0.122    12.835    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.174    13.009 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, routed)           8.021    21.030    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    22.002 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    22.002    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  357.700   357.700    
                         output delay                -0.000   357.700    
  -------------------------------------------------------------------
                         required time                        357.700    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                335.698    

Slack (MET) :             335.698ns  (required time - arrival time)
  Source:                 WRITEDATAWB[63]
                            (input port)
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            357.700ns  (MaxDelay Path 357.700ns)
  Data Path Delay:        22.002ns  (logic 2.168ns (9.854%)  route 19.834ns (90.146%))
  Logic Levels:           9  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 357.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL17                                              0.000     0.000 f  WRITEDATAWB[63] (IN)
                         net (fo=0)                   0.000     0.000    WRITEDATAWB_ibuf[63]/I
    BL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.601     0.601 f  WRITEDATAWB_ibuf[63]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.601    WRITEDATAWB_ibuf[63]/OUT
    BL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  WRITEDATAWB_ibuf[63]/IBUFCTRL_INST/O
                         net (fo=2, routed)          10.954    11.555    dut_inst/mux3_1_3/WRITEDATAWB[63]
    SLR Crossing[0->2]   
    SLICE_X27Y762        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064    11.619 f  dut_inst/mux3_1_3/out_0[63]/O
                         net (fo=3, routed)           0.312    11.931    dut_inst/alu1/N_960_0
    SLICE_X31Y762        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    12.031 r  dut_inst/alu1/un1_in1_2_1_axb_15/O
                         net (fo=1, routed)           0.011    12.042    dut_inst/alu1/un1_in1_2_1_axb_15
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.070    12.112 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[7]
                         net (fo=1, routed)           0.358    12.470    dut_inst/alu1/un1_in1_2_1_cry_11_O[7]
    SLICE_X28Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    12.508 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNI1A2H3/O
                         net (fo=1, routed)           0.056    12.564    dut_inst/alu1/result_1_axb_15
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    12.713 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, routed)           0.122    12.835    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.174    13.009 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, routed)           8.021    21.030    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    22.002 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    22.002    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  357.700   357.700    
                         output delay                -0.000   357.700    
  -------------------------------------------------------------------
                         required time                        357.700    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                335.698    

Slack (MET) :             335.698ns  (required time - arrival time)
  Source:                 WRITEDATAWB[63]
                            (input port)
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            357.700ns  (MaxDelay Path 357.700ns)
  Data Path Delay:        22.002ns  (logic 2.168ns (9.854%)  route 19.834ns (90.146%))
  Logic Levels:           9  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 357.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL17                                              0.000     0.000 r  WRITEDATAWB[63] (IN)
                         net (fo=0)                   0.000     0.000    WRITEDATAWB_ibuf[63]/I
    BL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.601     0.601 r  WRITEDATAWB_ibuf[63]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.601    WRITEDATAWB_ibuf[63]/OUT
    BL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  WRITEDATAWB_ibuf[63]/IBUFCTRL_INST/O
                         net (fo=2, routed)          10.954    11.555    dut_inst/mux3_1_3/WRITEDATAWB[63]
    SLR Crossing[0->2]   
    SLICE_X27Y762        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064    11.619 r  dut_inst/mux3_1_3/out_0[63]/O
                         net (fo=3, routed)           0.312    11.931    dut_inst/alu1/N_960_0
    SLICE_X31Y762        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    12.031 r  dut_inst/alu1/un1_in1_2_1_axb_15/O
                         net (fo=1, routed)           0.011    12.042    dut_inst/alu1/un1_in1_2_1_axb_15
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.070    12.112 f  dut_inst/alu1/un1_in1_2_1_cry_11/O[7]
                         net (fo=1, routed)           0.358    12.470    dut_inst/alu1/un1_in1_2_1_cry_11_O[7]
    SLICE_X28Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    12.508 f  dut_inst/alu1/un1_in1_2_1_cry_11_RNI1A2H3/O
                         net (fo=1, routed)           0.056    12.564    dut_inst/alu1/result_1_axb_15
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    12.713 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, routed)           0.122    12.835    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.174    13.009 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, routed)           8.021    21.030    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    22.002 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    22.002    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  357.700   357.700    
                         output delay                -0.000   357.700    
  -------------------------------------------------------------------
                         required time                        357.700    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                335.698    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  System_FB1_uC

Setup :            0  Failing Endpoints,  Worst Slack      471.188ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             471.188ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/writeregister_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uC rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        23.536ns  (logic 2.792ns (11.861%)  route 20.744ns (88.139%))
  Logic Levels:           18  (CARRY8=9 LUT4=1 LUT5=2 LUT6=4 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 505.251 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.049ns (routing 1.410ns, distribution 2.639ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335   501.174    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         4.049   505.251    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y268       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093   505.344 f  dut_inst/exmem1/writeregister_out[3]/Q
                         net (fo=4, routed)           9.517   514.861    dut_inst/forward1/WRMEM[3]
    SLR Crossing[0->2]   
    SLICE_X35Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149   515.010 f  dut_inst/forward1/un1_regwrite_mem_0/O
                         net (fo=3, routed)           0.185   515.195    dut_inst/forward1/un1_regwrite_mem_0_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176   515.371 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, routed)         0.177   515.548    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100   515.648 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118   515.766    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149   515.915 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         0.810   516.725    dut_inst/mux3_1_3/forwardA[1]
    SLICE_X27Y762        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114   516.839 r  dut_inst/mux3_1_3/out_0_1[2]/O
                         net (fo=5, routed)           0.608   517.447    dut_inst/alu1/N_3
    SLICE_X31Y755        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083   517.530 r  dut_inst/alu1/un1_in1_2_0_axb_2_lut6_2_o5/O
                         net (fo=1, routed)           0.395   517.925    dut_inst/alu1/un1_in1_3_0_axb_2
    SLICE_X29Y755        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196   518.121 r  dut_inst/alu1/un1_in1_3_0_cry_3/CO[7]
                         net (fo=1, routed)           0.028   518.149    dut_inst/alu1/un1_in1_3_0_cry_7
    SLICE_X29Y756        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.172 r  dut_inst/alu1/un1_in1_3_0_cry_11/CO[7]
                         net (fo=1, routed)           0.028   518.200    dut_inst/alu1/un1_in1_3_0_cry_15
    SLICE_X29Y757        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.223 r  dut_inst/alu1/un1_in1_3_0_cry_19/CO[7]
                         net (fo=1, routed)           0.028   518.251    dut_inst/alu1/un1_in1_3_0_cry_23
    SLICE_X29Y758        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.274 r  dut_inst/alu1/un1_in1_3_0_cry_27/CO[7]
                         net (fo=1, routed)           0.028   518.302    dut_inst/alu1/un1_in1_3_0_cry_31
    SLICE_X29Y759        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.325 r  dut_inst/alu1/un1_in1_3_0_cry_35/CO[7]
                         net (fo=1, routed)           0.028   518.353    dut_inst/alu1/un1_in1_3_0_cry_39
    SLICE_X29Y760        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.376 r  dut_inst/alu1/un1_in1_3_0_cry_43/CO[7]
                         net (fo=1, routed)           0.028   518.404    dut_inst/alu1/un1_in1_3_0_cry_47_0
    SLICE_X29Y761        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068   518.472 r  dut_inst/alu1/un1_in1_3_0_cry_47_outext/CO[0]
                         net (fo=1, routed)           0.159   518.631    dut_inst/alu1/un1_in1_3_0_cry_47
    SLICE_X30Y761        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150   518.781 r  dut_inst/alu1/result_1_cry_2_RNO_6/O
                         net (fo=1, routed)           0.014   518.795    dut_inst/alu1/result_1_cry_2_RNO_6
    SLICE_X30Y761        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241   519.036 r  dut_inst/alu1/result_1_cry_2/CO[7]
                         net (fo=1, routed)           0.028   519.065    dut_inst/alu1/result_1_cry_6
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146   519.211 r  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, routed)           0.432   519.643    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040   519.682 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, routed)           8.133   527.815    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972   528.787 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000   528.787    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uC rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -528.787    
  -------------------------------------------------------------------
                         slack                                471.188    

Slack (MET) :             471.188ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/writeregister_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uC rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        23.536ns  (logic 2.792ns (11.861%)  route 20.744ns (88.139%))
  Logic Levels:           18  (CARRY8=9 LUT4=1 LUT5=2 LUT6=4 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 505.251 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.049ns (routing 1.410ns, distribution 2.639ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335   501.174    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         4.049   505.251    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y268       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093   505.344 f  dut_inst/exmem1/writeregister_out[3]/Q
                         net (fo=4, routed)           9.517   514.861    dut_inst/forward1/WRMEM[3]
    SLR Crossing[0->2]   
    SLICE_X35Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149   515.010 f  dut_inst/forward1/un1_regwrite_mem_0/O
                         net (fo=3, routed)           0.185   515.195    dut_inst/forward1/un1_regwrite_mem_0_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176   515.371 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, routed)         0.177   515.548    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100   515.648 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118   515.766    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149   515.915 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         0.810   516.725    dut_inst/mux3_1_3/forwardA[1]
    SLICE_X27Y762        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114   516.839 r  dut_inst/mux3_1_3/out_0_1[2]/O
                         net (fo=5, routed)           0.608   517.447    dut_inst/alu1/N_3
    SLICE_X31Y755        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083   517.530 r  dut_inst/alu1/un1_in1_2_0_axb_2_lut6_2_o5/O
                         net (fo=1, routed)           0.395   517.925    dut_inst/alu1/un1_in1_3_0_axb_2
    SLICE_X29Y755        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196   518.121 r  dut_inst/alu1/un1_in1_3_0_cry_3/CO[7]
                         net (fo=1, routed)           0.028   518.149    dut_inst/alu1/un1_in1_3_0_cry_7
    SLICE_X29Y756        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.172 r  dut_inst/alu1/un1_in1_3_0_cry_11/CO[7]
                         net (fo=1, routed)           0.028   518.200    dut_inst/alu1/un1_in1_3_0_cry_15
    SLICE_X29Y757        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.223 r  dut_inst/alu1/un1_in1_3_0_cry_19/CO[7]
                         net (fo=1, routed)           0.028   518.251    dut_inst/alu1/un1_in1_3_0_cry_23
    SLICE_X29Y758        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.274 r  dut_inst/alu1/un1_in1_3_0_cry_27/CO[7]
                         net (fo=1, routed)           0.028   518.302    dut_inst/alu1/un1_in1_3_0_cry_31
    SLICE_X29Y759        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.325 r  dut_inst/alu1/un1_in1_3_0_cry_35/CO[7]
                         net (fo=1, routed)           0.028   518.353    dut_inst/alu1/un1_in1_3_0_cry_39
    SLICE_X29Y760        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.376 r  dut_inst/alu1/un1_in1_3_0_cry_43/CO[7]
                         net (fo=1, routed)           0.028   518.404    dut_inst/alu1/un1_in1_3_0_cry_47_0
    SLICE_X29Y761        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068   518.472 r  dut_inst/alu1/un1_in1_3_0_cry_47_outext/CO[0]
                         net (fo=1, routed)           0.159   518.631    dut_inst/alu1/un1_in1_3_0_cry_47
    SLICE_X30Y761        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150   518.781 r  dut_inst/alu1/result_1_cry_2_RNO_6/O
                         net (fo=1, routed)           0.014   518.795    dut_inst/alu1/result_1_cry_2_RNO_6
    SLICE_X30Y761        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241   519.036 f  dut_inst/alu1/result_1_cry_2/CO[7]
                         net (fo=1, routed)           0.028   519.065    dut_inst/alu1/result_1_cry_6
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146   519.211 r  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, routed)           0.432   519.643    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040   519.682 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, routed)           8.133   527.815    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972   528.787 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000   528.787    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uC rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -528.787    
  -------------------------------------------------------------------
                         slack                                471.188    

Slack (MET) :             471.188ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/writeregister_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uC rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        23.536ns  (logic 2.792ns (11.861%)  route 20.744ns (88.139%))
  Logic Levels:           18  (CARRY8=9 LUT4=1 LUT5=2 LUT6=4 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 505.251 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.049ns (routing 1.410ns, distribution 2.639ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335   501.174    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         4.049   505.251    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y268       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093   505.344 f  dut_inst/exmem1/writeregister_out[3]/Q
                         net (fo=4, routed)           9.517   514.861    dut_inst/forward1/WRMEM[3]
    SLR Crossing[0->2]   
    SLICE_X35Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149   515.010 f  dut_inst/forward1/un1_regwrite_mem_0/O
                         net (fo=3, routed)           0.185   515.195    dut_inst/forward1/un1_regwrite_mem_0_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176   515.371 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, routed)         0.177   515.548    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100   515.648 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118   515.766    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149   515.915 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         0.810   516.725    dut_inst/mux3_1_3/forwardA[1]
    SLICE_X27Y762        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114   516.839 r  dut_inst/mux3_1_3/out_0_1[2]/O
                         net (fo=5, routed)           0.608   517.447    dut_inst/alu1/N_3
    SLICE_X31Y755        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083   517.530 r  dut_inst/alu1/un1_in1_2_0_axb_2_lut6_2_o5/O
                         net (fo=1, routed)           0.395   517.925    dut_inst/alu1/un1_in1_3_0_axb_2
    SLICE_X29Y755        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196   518.121 r  dut_inst/alu1/un1_in1_3_0_cry_3/CO[7]
                         net (fo=1, routed)           0.028   518.149    dut_inst/alu1/un1_in1_3_0_cry_7
    SLICE_X29Y756        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.172 r  dut_inst/alu1/un1_in1_3_0_cry_11/CO[7]
                         net (fo=1, routed)           0.028   518.200    dut_inst/alu1/un1_in1_3_0_cry_15
    SLICE_X29Y757        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.223 r  dut_inst/alu1/un1_in1_3_0_cry_19/CO[7]
                         net (fo=1, routed)           0.028   518.251    dut_inst/alu1/un1_in1_3_0_cry_23
    SLICE_X29Y758        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.274 r  dut_inst/alu1/un1_in1_3_0_cry_27/CO[7]
                         net (fo=1, routed)           0.028   518.302    dut_inst/alu1/un1_in1_3_0_cry_31
    SLICE_X29Y759        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.325 r  dut_inst/alu1/un1_in1_3_0_cry_35/CO[7]
                         net (fo=1, routed)           0.028   518.353    dut_inst/alu1/un1_in1_3_0_cry_39
    SLICE_X29Y760        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   518.376 r  dut_inst/alu1/un1_in1_3_0_cry_43/CO[7]
                         net (fo=1, routed)           0.028   518.404    dut_inst/alu1/un1_in1_3_0_cry_47_0
    SLICE_X29Y761        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068   518.472 r  dut_inst/alu1/un1_in1_3_0_cry_47_outext/CO[0]
                         net (fo=1, routed)           0.159   518.631    dut_inst/alu1/un1_in1_3_0_cry_47
    SLICE_X30Y761        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150   518.781 r  dut_inst/alu1/result_1_cry_2_RNO_6/O
                         net (fo=1, routed)           0.014   518.795    dut_inst/alu1/result_1_cry_2_RNO_6
    SLICE_X30Y761        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241   519.036 r  dut_inst/alu1/result_1_cry_2/CO[7]
                         net (fo=1, routed)           0.028   519.065    dut_inst/alu1/result_1_cry_6
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146   519.211 f  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, routed)           0.432   519.643    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040   519.682 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, routed)           8.133   527.815    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972   528.787 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000   528.787    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uC rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -528.787    
  -------------------------------------------------------------------
                         slack                                471.188    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  System_FB1_uC

Setup :            0  Failing Endpoints,  Worst Slack      334.752ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             334.752ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            349.400ns  (MaxDelay Path 349.400ns)
  Data Path Delay:        14.648ns  (logic 2.024ns (13.818%)  route 12.624ns (86.182%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 349.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1055                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1055        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/Q
                         net (fo=2, routed)           3.803     3.899    dut_inst/mux3_1_4/RD2EX[60]
    SLR Crossing[3->2]   
    SLICE_X32Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     4.077 r  dut_inst/mux3_1_4/out[60]/O
                         net (fo=2, routed)           0.117     4.194    dut_inst/alu1/muxin1[60]
    SLICE_X31Y762        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.310 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNO_3/O
                         net (fo=1, routed)           0.008     4.318    dut_inst/alu1/un1_in1_2_1_axb_12
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.116     4.434 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[5]
                         net (fo=1, routed)           0.360     4.794    dut_inst/alu1/un1_in1_2_1_cry_11_O[5]
    SLICE_X30Y762        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.894 r  dut_inst/alu1/result_1_cry_10_RNO_13/O
                         net (fo=1, routed)           0.017     4.911    dut_inst/alu1/result_1_axb_13
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.157     5.068 r  dut_inst/alu1/result_1_cry_10/CO[7]
                         net (fo=1, routed)           0.176     5.244    dut_inst/alu1/result_1_cry_14
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.359 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, routed)           0.122     5.481    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.174     5.655 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, routed)           8.021    13.676    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    14.648 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    14.648    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  349.400   349.400    
                         output delay                -0.000   349.400    
  -------------------------------------------------------------------
                         required time                        349.400    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                334.752    

Slack (MET) :             334.752ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            349.400ns  (MaxDelay Path 349.400ns)
  Data Path Delay:        14.648ns  (logic 2.024ns (13.818%)  route 12.624ns (86.182%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 349.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1055                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1055        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/Q
                         net (fo=2, routed)           3.803     3.899    dut_inst/mux3_1_4/RD2EX[60]
    SLR Crossing[3->2]   
    SLICE_X32Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     4.077 r  dut_inst/mux3_1_4/out[60]/O
                         net (fo=2, routed)           0.117     4.194    dut_inst/alu1/muxin1[60]
    SLICE_X31Y762        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.310 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNO_3/O
                         net (fo=1, routed)           0.008     4.318    dut_inst/alu1/un1_in1_2_1_axb_12
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.116     4.434 f  dut_inst/alu1/un1_in1_2_1_cry_11/O[5]
                         net (fo=1, routed)           0.360     4.794    dut_inst/alu1/un1_in1_2_1_cry_11_O[5]
    SLICE_X30Y762        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.894 f  dut_inst/alu1/result_1_cry_10_RNO_13/O
                         net (fo=1, routed)           0.017     4.911    dut_inst/alu1/result_1_axb_13
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.157     5.068 r  dut_inst/alu1/result_1_cry_10/CO[7]
                         net (fo=1, routed)           0.176     5.244    dut_inst/alu1/result_1_cry_14
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.359 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, routed)           0.122     5.481    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.174     5.655 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, routed)           8.021    13.676    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    14.648 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    14.648    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  349.400   349.400    
                         output delay                -0.000   349.400    
  -------------------------------------------------------------------
                         required time                        349.400    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                334.752    

Slack (MET) :             334.752ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            349.400ns  (MaxDelay Path 349.400ns)
  Data Path Delay:        14.648ns  (logic 2.024ns (13.818%)  route 12.624ns (86.182%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 349.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1055                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1055        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[0]/Q
                         net (fo=2, routed)           3.803     3.899    dut_inst/mux3_1_4/RD2EX[60]
    SLR Crossing[3->2]   
    SLICE_X32Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     4.077 r  dut_inst/mux3_1_4/out[60]/O
                         net (fo=2, routed)           0.117     4.194    dut_inst/alu1/muxin1[60]
    SLICE_X31Y762        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.310 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNO_3/O
                         net (fo=1, routed)           0.008     4.318    dut_inst/alu1/un1_in1_2_1_axb_12
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.116     4.434 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[5]
                         net (fo=1, routed)           0.360     4.794    dut_inst/alu1/un1_in1_2_1_cry_11_O[5]
    SLICE_X30Y762        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.894 r  dut_inst/alu1/result_1_cry_10_RNO_13/O
                         net (fo=1, routed)           0.017     4.911    dut_inst/alu1/result_1_axb_13
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.157     5.068 f  dut_inst/alu1/result_1_cry_10/CO[7]
                         net (fo=1, routed)           0.176     5.244    dut_inst/alu1/result_1_cry_14
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.359 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, routed)           0.122     5.481    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.174     5.655 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, routed)           8.021    13.676    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    14.648 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    14.648    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  349.400   349.400    
                         output delay                -0.000   349.400    
  -------------------------------------------------------------------
                         required time                        349.400    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                334.752    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       71.714ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.714ns  (required time - arrival time)
  Source:                 MEMREADEX
                            (input port)
  Destination:            dut_inst/exmem1/memread_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.500ns  (MaxDelay Path 78.500ns)
  Data Path Delay:        6.813ns  (logic 0.794ns (11.652%)  route 6.019ns (88.348%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 78.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L39                                               0.000     0.000 r  MEMREADEX (IN)
                         net (fo=0)                   0.000     0.000    MEMREADEX_ibuf/I
    L39                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.794     0.794 r  MEMREADEX_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.794    MEMREADEX_ibuf/OUT
    L39                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.794 r  MEMREADEX_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           6.019     6.813    dut_inst/exmem1/MEMREADEX
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         r  dut_inst/exmem1/memread_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                   78.500    78.500    
    SLICE_X358Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    78.527    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                         78.527    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 71.714    

Slack (MET) :             71.714ns  (required time - arrival time)
  Source:                 MEMREADEX
                            (input port)
  Destination:            dut_inst/exmem1/memread_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.500ns  (MaxDelay Path 78.500ns)
  Data Path Delay:        6.813ns  (logic 0.794ns (11.652%)  route 6.019ns (88.348%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 78.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L39                                               0.000     0.000 r  MEMREADEX (IN)
                         net (fo=0)                   0.000     0.000    MEMREADEX_ibuf/I
    L39                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.794     0.794 r  MEMREADEX_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.794    MEMREADEX_ibuf/OUT
    L39                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.794 r  MEMREADEX_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           6.019     6.813    dut_inst/exmem1/MEMREADEX
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         r  dut_inst/exmem1/memread_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                   78.500    78.500    
    SLICE_X358Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    78.527    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                         78.527    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 71.714    

Slack (MET) :             71.714ns  (required time - arrival time)
  Source:                 MEMREADEX
                            (input port)
  Destination:            dut_inst/exmem1/memread_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.500ns  (MaxDelay Path 78.500ns)
  Data Path Delay:        6.813ns  (logic 0.794ns (11.652%)  route 6.019ns (88.348%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 78.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L39                                               0.000     0.000 f  MEMREADEX (IN)
                         net (fo=0)                   0.000     0.000    MEMREADEX_ibuf/I
    L39                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.794     0.794 f  MEMREADEX_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.794    MEMREADEX_ibuf/OUT
    L39                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.794 f  MEMREADEX_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           6.019     6.813    dut_inst/exmem1/MEMREADEX
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         f  dut_inst/exmem1/memread_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                   78.500    78.500    
    SLICE_X358Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    78.527    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                         78.527    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 71.714    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      228.921ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             228.921ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/exmem1/memwrite_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.600ns  (MaxDelay Path 237.600ns)
  Data Path Delay:        8.706ns  (logic 0.093ns (1.068%)  route 8.613ns (98.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1023                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1023        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/Q
                         net (fo=1, routed)           8.613     8.706    dut_inst/exmem1/MEMWRITEEX
    SLR Crossing[3->0]   
    SLICE_X79Y289        FDCE                                         r  dut_inst/exmem1/memwrite_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.600   237.600    
    SLICE_X79Y289        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027   237.627    dut_inst/exmem1/memwrite_out
  -------------------------------------------------------------------
                         required time                        237.627    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                228.921    

Slack (MET) :             228.921ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/exmem1/memwrite_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.600ns  (MaxDelay Path 237.600ns)
  Data Path Delay:        8.706ns  (logic 0.093ns (1.068%)  route 8.613ns (98.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1023                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1023        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 f  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/Q
                         net (fo=1, routed)           8.613     8.706    dut_inst/exmem1/MEMWRITEEX
    SLR Crossing[3->0]   
    SLICE_X79Y289        FDCE                                         f  dut_inst/exmem1/memwrite_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.600   237.600    
    SLICE_X79Y289        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027   237.627    dut_inst/exmem1/memwrite_out
  -------------------------------------------------------------------
                         required time                        237.627    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                228.921    

Slack (MET) :             231.423ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/exmem1/memwrite_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            237.600ns  (MaxDelay Path 237.600ns)
  Data Path Delay:        5.391ns  (logic 0.050ns (0.927%)  route 5.341ns (99.073%))
  Logic Levels:           0  
  Inter-SLR Compensation: 0.809ns  (DPD * DF)
    Data Path Delay         (DPD):    5.391ns
    Derating Factor          (DF):    0.150
  Timing Exception:       MaxDelay Path -high_priority 237.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1023                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1023        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.050     0.050 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/Q
                         net (fo=1, routed)           5.341     5.391    dut_inst/exmem1/MEMWRITEEX
    SLR Crossing[3->0]   
    SLICE_X79Y289        FDCE                                         r  dut_inst/exmem1/memwrite_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.600   237.600    
                         inter-SLR compensation      -0.809   236.791    
    SLICE_X79Y289        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.023   236.814    dut_inst/exmem1/memwrite_out
  -------------------------------------------------------------------
                         required time                        236.814    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                231.423    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div4
  To Clock:  hstdm_rxclk_1200_bank36_block6_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.097ns (7.343%)  route 1.224ns (92.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.741 - 3.334 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.897     3.811    hstdm_trainer_6/rxclkdiv4
    SLICE_X9Y1032        FDRE                                         r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1032        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.908 r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=42, routed)          1.224     5.132    cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_in
    SLICE_X7Y1034        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.741     5.741    cpm_rcv_HSTDM_4_FB1_B2_B_10/rxclkdiv2
    SLICE_X7Y1034        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local/C
                         clock pessimism              1.065     6.806    
                         clock uncertainty           -0.035     6.771    
    SLICE_X7Y1034        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.798    cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.097ns (7.343%)  route 1.224ns (92.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.741 - 3.334 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.897     3.811    hstdm_trainer_6/rxclkdiv4
    SLICE_X9Y1032        FDRE                                         r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1032        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.908 f  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=42, routed)          1.224     5.132    cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_in
    SLICE_X7Y1034        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.741     5.741    cpm_rcv_HSTDM_4_FB1_B2_B_10/rxclkdiv2
    SLICE_X7Y1034        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local/C
                         clock pessimism              1.065     6.806    
                         clock uncertainty           -0.035     6.771    
    SLICE_X7Y1034        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.798    cpm_rcv_HSTDM_4_FB1_B2_B_10/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_6/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.097ns (7.873%)  route 1.135ns (92.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 5.752 - 3.334 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.897     3.811    hstdm_trainer_6/rxclkdiv4
    SLICE_X9Y1032        FDRE                                         r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1032        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.908 r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=42, routed)          1.135     5.043    cpm_rcv_HSTDM_4_FB1_B2_A_6/train_pulse_in
    SLICE_X9Y1036        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_6/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.752     5.752    cpm_rcv_HSTDM_4_FB1_B2_A_6/rxclkdiv2
    SLICE_X9Y1036        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_6/train_pulse_local/C
                         clock pessimism              1.065     6.817    
                         clock uncertainty           -0.035     6.782    
    SLICE_X9Y1036        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.809    cpm_rcv_HSTDM_4_FB1_B2_A_6/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  1.766    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  hstdm_rxclk_1200_bank36_block6_div4

Setup :            0  Failing Endpoints,  Worst Slack        1.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_6/channel_rdy_local[34]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns)
  Data Path Delay:        1.830ns  (logic 0.295ns (16.120%)  route 1.535ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 9.219 - 6.668 ) 
    Source Clock Delay      (SCD):    3.636ns = ( 6.970 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.009ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.922    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.713    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.097    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.125 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.845     6.970    cpm_rcv_HSTDM_4_FB1_B2_A_7/rxclkdiv2
    SLICE_X3Y1033        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1033        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.066 r  cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.863     7.929    hstdm_trainer_6/channel_rdy_in[34]
    SLICE_X3Y1047        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     8.128 r  hstdm_trainer_6/channel_rdy_out_hier_hold_fix_16/O
                         net (fo=1, routed)           0.672     8.800    hstdm_trainer_6/channel_rdy_out_hier_hold_fix_16_1
    SLICE_X4Y1033        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.777     9.219    hstdm_trainer_6/rxclkdiv4
    SLICE_X4Y1033        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[34]/C
                         clock pessimism              1.065    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X4Y1033        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.276    hstdm_trainer_6/channel_rdy_local[34]
  -------------------------------------------------------------------
                         required time                         10.276    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_6/channel_rdy_local[34]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns)
  Data Path Delay:        1.830ns  (logic 0.295ns (16.120%)  route 1.535ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 9.219 - 6.668 ) 
    Source Clock Delay      (SCD):    3.636ns = ( 6.970 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.009ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.922    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.713    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.097    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.125 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.845     6.970    cpm_rcv_HSTDM_4_FB1_B2_A_7/rxclkdiv2
    SLICE_X3Y1033        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1033        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.066 f  cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.863     7.929    hstdm_trainer_6/channel_rdy_in[34]
    SLICE_X3Y1047        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     8.128 f  hstdm_trainer_6/channel_rdy_out_hier_hold_fix_16/O
                         net (fo=1, routed)           0.672     8.800    hstdm_trainer_6/channel_rdy_out_hier_hold_fix_16_1
    SLICE_X4Y1033        FDRE                                         f  hstdm_trainer_6/channel_rdy_local[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.777     9.219    hstdm_trainer_6/rxclkdiv4
    SLICE_X4Y1033        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[34]/C
                         clock pessimism              1.065    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X4Y1033        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.276    hstdm_trainer_6/channel_rdy_local[34]
  -------------------------------------------------------------------
                         required time                         10.276    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_5/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_6/channel_rdy_local[36]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns)
  Data Path Delay:        1.789ns  (logic 0.295ns (16.490%)  route 1.494ns (83.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 9.195 - 6.668 ) 
    Source Clock Delay      (SCD):    3.636ns = ( 6.970 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.009ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.922    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.713    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.097    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.125 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, routed)        0.845     6.970    cpm_rcv_HSTDM_4_FB1_B2_A_5/rxclkdiv2
    SLICE_X3Y1033        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_5/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1033        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     7.066 r  cpm_rcv_HSTDM_4_FB1_B2_A_5/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.730     7.796    hstdm_trainer_6/channel_rdy_in[36]
    SLICE_X3Y1050        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     7.995 r  hstdm_trainer_6/channel_rdy_out_hier_hold_fix_38/O
                         net (fo=1, routed)           0.764     8.759    hstdm_trainer_6/channel_rdy_out_hier_hold_fix_38_1
    SLICE_X3Y1038        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.753     9.195    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1038        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[36]/C
                         clock pessimism              1.065    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X3Y1038        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    10.252    hstdm_trainer_6/channel_rdy_local[36]
  -------------------------------------------------------------------
                         required time                         10.252    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  1.493    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.144ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.193ns (routing 0.838ns, distribution 2.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.193     0.459    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.901 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.171    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.254 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.254    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.193ns (routing 0.838ns, distribution 2.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.193     0.459    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.901 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.171    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.254 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.254    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.859ns (routing 0.478ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.048     1.486    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.620    -3.134 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        1.859    -1.089    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.844 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.170    -0.674    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.035 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.035    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  7.363    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.580ns (routing 0.431ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           0.939    11.206    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.260     6.946 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.093    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.110 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        1.580     8.690    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.690    
                         clock uncertainty           -0.172     8.518    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.477    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.580ns (routing 0.431ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           0.939    11.206    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.260     6.946 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.093    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.110 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        1.580     8.690    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.690    
                         clock uncertainty           -0.172     8.518    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.477    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.022ns = ( 9.978 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.764ns (routing 0.758ns, distribution 2.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        2.764     9.978    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     9.978    
                         clock uncertainty           -0.172     9.806    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.693    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.524    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        4.434ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.260ns (12.155%)  route 1.879ns (87.845%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.832     2.003    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1030        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.099 r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.664     2.763    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
    SLICE_X0Y1043        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     2.927 r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.215     4.142    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.943     7.824    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     8.068 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.104     8.172    hstdm_bitslice_ctrl_bank36/PLL_CLK
    BITSLICE_CONTROL_X0Y137
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[25])
                                                      0.260     8.432 f  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25]
                         net (fo=1, routed)           0.000     8.432    cpm_snd_HSTDM_4_FB1_B2_A_1/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.476     8.908    
                         clock uncertainty           -0.178     8.730    
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.154     8.576    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.260ns (12.155%)  route 1.879ns (87.845%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.832     2.003    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1030        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.099 f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.664     2.763    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
    SLICE_X0Y1043        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     2.927 f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.215     4.142    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.943     7.824    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     8.068 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.104     8.172    hstdm_bitslice_ctrl_bank36/PLL_CLK
    BITSLICE_CONTROL_X0Y137
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[25])
                                                      0.260     8.432 f  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25]
                         net (fo=1, routed)           0.000     8.432    cpm_snd_HSTDM_4_FB1_B2_A_1/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.476     8.908    
                         clock uncertainty           -0.178     8.730    
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.154     8.576    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.217ns (10.937%)  route 1.767ns (89.062%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, routed)         0.832     2.003    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1029        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.099 r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.556     2.655    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[0]
    SLICE_X0Y1043        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     2.776 r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.211     3.987    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.943     7.824    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     8.068 f  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.104     8.172    hstdm_bitslice_ctrl_bank36/PLL_CLK
    BITSLICE_CONTROL_X0Y137
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     8.432 f  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, routed)           0.000     8.432    cpm_snd_HSTDM_4_FB1_B2_A_0/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.476     8.908    
                         clock uncertainty           -0.178     8.730    
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.206     8.524    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  4.537    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_1
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.295ns (11.914%)  route 2.181ns (88.086%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.581ns = ( 3.915 - 3.333 ) 
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.813     0.694    cpm_snd_HSTDM_4_FB1_C2_C_1/txclkdiv2
    SLICE_X349Y87        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y87        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.790 r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.961     1.751    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]
    SLICE_X336Y80        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     1.950 r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.220     3.170    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.764     6.645    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.889 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=3, routed)           0.099     6.988    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.260     7.248 f  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, routed)           0.000     7.248    cpm_snd_HSTDM_4_FB1_C2_C_1/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.365     7.613    
                         clock uncertainty           -0.178     7.435    
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.159     7.276    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.276    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.295ns (11.914%)  route 2.181ns (88.086%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.581ns = ( 3.915 - 3.333 ) 
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.813     0.694    cpm_snd_HSTDM_4_FB1_C2_C_1/txclkdiv2
    SLICE_X349Y87        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y87        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.790 f  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.961     1.751    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]
    SLICE_X336Y80        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     1.950 f  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.220     3.170    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.764     6.645    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.889 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=3, routed)           0.099     6.988    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.260     7.248 f  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, routed)           0.000     7.248    cpm_snd_HSTDM_4_FB1_C2_C_1/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.365     7.613    
                         clock uncertainty           -0.178     7.435    
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.159     7.276    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.276    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.179ns (7.333%)  route 2.262ns (92.667%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 3.920 - 3.333 ) 
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, routed)         0.832     0.713    cpm_snd_HSTDM_4_FB1_C2_D_3/txclkdiv2
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y70        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.809 r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.875     1.684    cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[0]
    SLICE_X338Y64        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     1.767 r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.387     3.154    cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y61 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.764     6.645    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.889 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=3, routed)           0.104     6.993    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[25])
                                                      0.260     7.253 f  hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25]
                         net (fo=1, routed)           0.000     7.253    cpm_snd_HSTDM_4_FB1_C2_D_3/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y61 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.365     7.618    
                         clock uncertainty           -0.178     7.440    
    BITSLICE_RX_TX_X1Y61 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.154     7.286    cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  4.132    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_2
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        4.054ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.269ns (10.603%)  route 2.268ns (89.397%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.849 - 3.333 ) 
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.814     0.602    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y640       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.698 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.885     1.583    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]
    SLICE_X338Y634       LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.756 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.383     3.139    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y555
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.693     6.574    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.818 f  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=2, routed)           0.104     6.922    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[25])
                                                      0.260     7.182 f  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25]
                         net (fo=1, routed)           0.000     7.182    cpm_snd_HSTDM_4_FB1_CI1_N_17/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y555
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.343     7.525    
                         clock uncertainty           -0.178     7.347    
    BITSLICE_RX_TX_X1Y555
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.154     7.193    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.269ns (10.603%)  route 2.268ns (89.397%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.849 - 3.333 ) 
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.814     0.602    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y640       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.698 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.885     1.583    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]
    SLICE_X338Y634       LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.756 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.383     3.139    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y555
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.693     6.574    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.818 f  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=2, routed)           0.104     6.922    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[25])
                                                      0.260     7.182 f  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25]
                         net (fo=1, routed)           0.000     7.182    cpm_snd_HSTDM_4_FB1_CI1_N_17/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y555
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.343     7.525    
                         clock uncertainty           -0.178     7.347    
    BITSLICE_RX_TX_X1Y555
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.154     7.193    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.295ns (11.982%)  route 2.167ns (88.018%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.849 - 3.333 ) 
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.816ns (routing 0.001ns, distribution 0.815ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, routed)         0.816     0.604    cpm_snd_HSTDM_4_FB1_CI1_N_18/txclkdiv2
    SLICE_X349Y642       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y642       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.700 r  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.964     1.664    cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[0]
    SLICE_X336Y635       LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     1.863 r  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.203     3.066    cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y557
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.693     6.574    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.818 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=2, routed)           0.104     6.922    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.260     7.182 f  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, routed)           0.000     7.182    cpm_snd_HSTDM_4_FB1_CI1_N_18/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y557
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.343     7.525    
                         clock uncertainty           -0.178     7.347    
    BITSLICE_RX_TX_X1Y557
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.159     7.188    cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  4.122    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_3
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        4.121ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.295ns (11.997%)  route 2.164ns (88.003%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 3.887 - 3.333 ) 
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.820     0.654    cpm_snd_HSTDM_4_FB1_DI3_N_7/txclkdiv2
    SLICE_X349Y762       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y762       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.750 r  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.961     1.711    cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]
    SLICE_X336Y755       LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     1.910 r  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.203     3.113    cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.731     6.612    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.856 f  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=2, routed)           0.104     6.960    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.260     7.220 f  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, routed)           0.000     7.220    cpm_snd_HSTDM_4_FB1_DI3_N_7/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.351     7.571    
                         clock uncertainty           -0.178     7.393    
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.159     7.234    cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.295ns (11.997%)  route 2.164ns (88.003%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 3.887 - 3.333 ) 
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.820     0.654    cpm_snd_HSTDM_4_FB1_DI3_N_7/txclkdiv2
    SLICE_X349Y762       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y762       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.750 f  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.961     1.711    cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]
    SLICE_X336Y755       LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     1.910 f  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]_hold_fix/O
                         net (fo=1, routed)           1.203     3.113    cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[0]_hold_fix_1
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.731     6.612    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.856 f  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=2, routed)           0.104     6.960    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.260     7.220 f  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, routed)           0.000     7.220    cpm_snd_HSTDM_4_FB1_DI3_N_7/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.351     7.571    
                         clock uncertainty           -0.178     7.393    
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.159     7.234    cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/D[3]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.185ns (7.508%)  route 2.279ns (92.492%))
  Logic Levels:           1  (LUT1=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 3.887 - 3.333 ) 
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.817ns (routing 0.001ns, distribution 0.816ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, routed)         0.817     0.651    cpm_snd_HSTDM_4_FB1_DI3_P_8/txclkdiv2
    SLICE_X349Y759       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y759       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.747 r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[3]/Q
                         net (fo=1, routed)           0.940     1.687    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[3]
    SLICE_X339Y754       LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     1.776 r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[3]_hold_fix/O
                         net (fo=1, routed)           1.339     3.115    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[3]_hold_fix_1
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     3.627 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, routed)        2.731     6.612    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.856 f  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=2, routed)           0.104     6.960    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.220 f  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, routed)           0.000     7.220    cpm_snd_HSTDM_4_FB1_DI3_P_8/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.351     7.571    
                         clock uncertainty           -0.178     7.393    
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[3])
                                                     -0.130     7.263    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.263    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  4.148    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack      182.273ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.273ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            195.400ns  (MaxDelay Path 195.400ns)
  Data Path Delay:        13.154ns  (logic 1.469ns (11.168%)  route 11.685ns (88.832%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 195.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC13                                              0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    BC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.129     1.129 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.129    REGWRITEWB_0_ibuf/OUT
    BC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.129 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           7.220     8.349    dut_inst/forward1/REGWRITEWB
    SLR Crossing[1->2]   
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     8.389 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118     8.507    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.656 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         3.789    12.445    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    12.558 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.108    12.666    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038    12.704 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.450    13.154    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  195.400   195.400    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   195.427    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        195.427    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                182.273    

Slack (MET) :             182.273ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            195.400ns  (MaxDelay Path 195.400ns)
  Data Path Delay:        13.154ns  (logic 1.469ns (11.168%)  route 11.685ns (88.832%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 195.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC13                                              0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    BC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.129     1.129 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.129    REGWRITEWB_0_ibuf/OUT
    BC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.129 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           7.220     8.349    dut_inst/forward1/REGWRITEWB
    SLR Crossing[1->2]   
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     8.389 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118     8.507    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.656 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         3.789    12.445    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    12.558 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.108    12.666    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038    12.704 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.450    13.154    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  195.400   195.400    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   195.427    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        195.427    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                182.273    

Slack (MET) :             182.273ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            195.400ns  (MaxDelay Path 195.400ns)
  Data Path Delay:        13.154ns  (logic 1.469ns (11.168%)  route 11.685ns (88.832%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 195.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC13                                              0.000     0.000 f  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    BC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.129     1.129 f  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.129    REGWRITEWB_0_ibuf/OUT
    BC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.129 f  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           7.220     8.349    dut_inst/forward1/REGWRITEWB
    SLR Crossing[1->2]   
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     8.389 f  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118     8.507    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.656 f  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         3.789    12.445    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    12.558 f  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.108    12.666    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038    12.704 f  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.450    13.154    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  195.400   195.400    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   195.427    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        195.427    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                182.273    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack      129.904ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             129.904ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.100ns  (MaxDelay Path 139.100ns)
  Data Path Delay:        9.223ns  (logic 0.373ns (4.044%)  route 8.850ns (95.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 139.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y294                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[60]/C
    SLICE_X37Y294        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/aluout_out[60]/Q
                         net (fo=6, routed)           8.325     8.421    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in[0]
    SLR Crossing[0->3]   
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     8.519 r  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.127     8.646    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     8.825 r  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.398     9.223    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  139.100   139.100    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027   139.127    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        139.127    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                129.904    

Slack (MET) :             129.904ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.100ns  (MaxDelay Path 139.100ns)
  Data Path Delay:        9.223ns  (logic 0.373ns (4.044%)  route 8.850ns (95.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 139.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y294                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[60]/C
    SLICE_X37Y294        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/aluout_out[60]/Q
                         net (fo=6, routed)           8.325     8.421    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in[0]
    SLR Crossing[0->3]   
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     8.519 f  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.127     8.646    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     8.825 f  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.398     9.223    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  139.100   139.100    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027   139.127    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        139.127    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                129.904    

Slack (MET) :             132.553ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            139.100ns  (MaxDelay Path 139.100ns)
  Data Path Delay:        5.713ns  (logic 0.197ns (3.448%)  route 5.516ns (96.552%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Inter-SLR Compensation: 0.857ns  (DPD * DF)
    Data Path Delay         (DPD):    5.713ns
    Derating Factor          (DF):    0.150
  Timing Exception:       MaxDelay Path -high_priority 139.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y294                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[60]/C
    SLICE_X37Y294        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     0.052 r  dut_inst/exmem1/aluout_out[60]/Q
                         net (fo=6, routed)           5.211     5.263    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in[0]
    SLR Crossing[0->3]   
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.052     5.315 r  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.078     5.393    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.093     5.486 r  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.227     5.713    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  139.100   139.100    
                         inter-SLR compensation      -0.857   138.243    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023   138.266    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        138.266    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                132.553    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack      151.542ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             151.542ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.700ns  (MaxDelay Path 160.700ns)
  Data Path Delay:        9.185ns  (logic 0.682ns (7.425%)  route 8.503ns (92.575%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 160.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1054                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/C
    SLICE_X1Y1054        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           3.752     3.847    dut_inst/forward1/REGRS1_EX[1]
    SLR Crossing[3->2]   
    SLICE_X34Y758        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     3.995 f  dut_inst/forward1/un1_regwrite_mem_1_0/O
                         net (fo=2, routed)           0.109     4.104    dut_inst/forward1/un1_regwrite_mem_1_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.143 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, routed)         0.177     4.320    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     4.420 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118     4.538    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.687 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         3.789     8.476    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.589 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.108     8.697    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.735 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.450     9.185    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  160.700   160.700    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   160.727    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        160.727    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                151.542    

Slack (MET) :             151.542ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.700ns  (MaxDelay Path 160.700ns)
  Data Path Delay:        9.185ns  (logic 0.682ns (7.425%)  route 8.503ns (92.575%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 160.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1054                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/C
    SLICE_X1Y1054        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           3.752     3.847    dut_inst/forward1/REGRS1_EX[1]
    SLR Crossing[3->2]   
    SLICE_X34Y758        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     3.995 f  dut_inst/forward1/un1_regwrite_mem_1_0/O
                         net (fo=2, routed)           0.109     4.104    dut_inst/forward1/un1_regwrite_mem_1_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.143 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, routed)         0.177     4.320    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     4.420 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118     4.538    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.687 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         3.789     8.476    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.589 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.108     8.697    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.735 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.450     9.185    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  160.700   160.700    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   160.727    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        160.727    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                151.542    

Slack (MET) :             151.542ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.700ns  (MaxDelay Path 160.700ns)
  Data Path Delay:        9.185ns  (logic 0.682ns (7.425%)  route 8.503ns (92.575%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 160.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1054                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/C
    SLICE_X1Y1054        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           3.752     3.847    dut_inst/forward1/REGRS1_EX[1]
    SLR Crossing[3->2]   
    SLICE_X34Y758        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     3.995 r  dut_inst/forward1/un1_regwrite_mem_1_0/O
                         net (fo=2, routed)           0.109     4.104    dut_inst/forward1/un1_regwrite_mem_1_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.143 r  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, routed)         0.177     4.320    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     4.420 f  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, routed)           0.118     4.538    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.687 f  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, routed)         3.789     8.476    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.589 f  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.108     8.697    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.735 f  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.450     9.185    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  160.700   160.700    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   160.727    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        160.727    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                151.542    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local_1

Setup :            0  Failing Endpoints,  Worst Slack      228.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             228.329ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.800ns  (MaxDelay Path 239.800ns)
  Data Path Delay:        11.498ns  (logic 0.309ns (2.687%)  route 11.189ns (97.313%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y753                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[44]/C
    SLICE_X31Y753        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/readdata2_out[44]/Q
                         net (fo=1, routed)          10.702    10.798    cpm_snd_HSTDM_4_FB1_C2_C_1/data_in[0]
    SLR Crossing[2->0]   
    SLICE_X352Y87        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    10.897 r  cpm_snd_HSTDM_4_FB1_C2_C_1/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.050    10.947    cpm_snd_HSTDM_4_FB1_C2_C_1/data_in_mux[0]
    SLICE_X352Y87        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114    11.061 r  cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.437    11.498    cpm_snd_HSTDM_4_FB1_C2_C_1/data_to_serdes[0]
    SLICE_X349Y87        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.800   239.800    
    SLICE_X349Y87        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027   239.827    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        239.827    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                228.329    

Slack (MET) :             228.329ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.800ns  (MaxDelay Path 239.800ns)
  Data Path Delay:        11.498ns  (logic 0.309ns (2.687%)  route 11.189ns (97.313%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y753                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[44]/C
    SLICE_X31Y753        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/readdata2_out[44]/Q
                         net (fo=1, routed)          10.702    10.798    cpm_snd_HSTDM_4_FB1_C2_C_1/data_in[0]
    SLR Crossing[2->0]   
    SLICE_X352Y87        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    10.897 f  cpm_snd_HSTDM_4_FB1_C2_C_1/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.050    10.947    cpm_snd_HSTDM_4_FB1_C2_C_1/data_in_mux[0]
    SLICE_X352Y87        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114    11.061 f  cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.437    11.498    cpm_snd_HSTDM_4_FB1_C2_C_1/data_to_serdes[0]
    SLICE_X349Y87        FDRE                                         f  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.800   239.800    
    SLICE_X349Y87        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027   239.827    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        239.827    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                228.329    

Slack (MET) :             228.548ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.800ns  (MaxDelay Path 239.800ns)
  Data Path Delay:        11.279ns  (logic 0.414ns (3.671%)  route 10.865ns (96.329%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y759                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[42]/C
    SLICE_X32Y759        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/readdata2_out[42]/Q
                         net (fo=1, routed)          10.321    10.420    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in[2]
    SLR Crossing[2->0]   
    SLICE_X352Y76        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    10.556 r  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.156    10.712    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[2]
    SLICE_X352Y77        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179    10.891 r  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.388    11.279    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[2]
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.800   239.800    
    SLICE_X349Y77        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027   239.827    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                        239.827    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                228.548    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local_2

Setup :            0  Failing Endpoints,  Worst Slack      234.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             234.570ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.400ns  (MaxDelay Path 240.400ns)
  Data Path Delay:        5.857ns  (logic 0.391ns (6.676%)  route 5.466ns (93.324%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 240.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y752                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[22]/C
    SLICE_X31Y752        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/readdata2_out[22]/Q
                         net (fo=1, routed)           4.719     4.815    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in[2]
    SLICE_X355Y659       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.993 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.109     5.102    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[2]
    SLICE_X355Y658       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.219 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.638     5.857    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[2]
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  240.400   240.400    
    SLICE_X349Y640       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027   240.427    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                        240.427    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                234.570    

Slack (MET) :             234.570ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.400ns  (MaxDelay Path 240.400ns)
  Data Path Delay:        5.857ns  (logic 0.391ns (6.676%)  route 5.466ns (93.324%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 240.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y752                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[22]/C
    SLICE_X31Y752        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/readdata2_out[22]/Q
                         net (fo=1, routed)           4.719     4.815    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in[2]
    SLICE_X355Y659       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.993 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.109     5.102    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[2]
    SLICE_X355Y658       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.219 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.638     5.857    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[2]
    SLICE_X349Y640       FDRE                                         f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  240.400   240.400    
    SLICE_X349Y640       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027   240.427    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                        240.427    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                234.570    

Slack (MET) :             234.742ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.400ns  (MaxDelay Path 240.400ns)
  Data Path Delay:        5.685ns  (logic 0.254ns (4.468%)  route 5.431ns (95.532%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 240.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y752                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[23]/C
    SLICE_X31Y752        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/readdata2_out[23]/Q
                         net (fo=1, routed)           4.603     4.702    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in[3]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     4.791 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.200     4.991    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     5.057 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.628     5.685    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  240.400   240.400    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   240.427    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        240.427    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                234.742    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local_3

Setup :            0  Failing Endpoints,  Worst Slack      235.081ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.081ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.900ns  (MaxDelay Path 239.900ns)
  Data Path Delay:        4.846ns  (logic 0.293ns (6.046%)  route 4.553ns (93.954%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y757                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[19]/C
    SLICE_X33Y757        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/readdata2_out[19]/Q
                         net (fo=1, routed)           3.953     4.049    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in[3]
    SLICE_X354Y761       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.184 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.179     4.363    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in_mux[3]
    SLICE_X354Y761       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     4.425 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.421     4.846    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_to_serdes[3]
    SLICE_X349Y761       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.900   239.900    
    SLICE_X349Y761       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   239.927    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        239.927    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                235.081    

Slack (MET) :             235.081ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.900ns  (MaxDelay Path 239.900ns)
  Data Path Delay:        4.846ns  (logic 0.293ns (6.046%)  route 4.553ns (93.954%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y757                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[19]/C
    SLICE_X33Y757        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/readdata2_out[19]/Q
                         net (fo=1, routed)           3.953     4.049    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in[3]
    SLICE_X354Y761       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.184 f  cpm_snd_HSTDM_4_FB1_DI3_P_7/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.179     4.363    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in_mux[3]
    SLICE_X354Y761       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     4.425 f  cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.421     4.846    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_to_serdes[3]
    SLICE_X349Y761       FDRE                                         f  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.900   239.900    
    SLICE_X349Y761       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   239.927    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        239.927    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                235.081    

Slack (MET) :             235.085ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.900ns  (MaxDelay Path 239.900ns)
  Data Path Delay:        4.842ns  (logic 0.419ns (8.653%)  route 4.423ns (91.347%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y760                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[1]/C
    SLICE_X36Y760        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dut_inst/exmem1/readdata2_out[1]/Q
                         net (fo=1, routed)           3.901     3.994    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in[1]
    SLICE_X353Y760       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     4.142 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.083     4.225    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in_mux[1]
    SLICE_X353Y760       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.403 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.439     4.842    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_to_serdes[1]
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.900   239.900    
    SLICE_X349Y760       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   239.927    cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        239.927    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                235.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      487.216ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             487.216ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/exmem1/writeregister_out[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        12.067ns  (logic 0.096ns (0.796%)  route 11.971ns (99.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 504.697 - 500.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.352ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.697ns
    Common Clock Delay      (CCD):    2.350ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.015ns (routing 1.410ns, distribution 2.605ns)
  Clock Net Delay (Destination): 3.635ns (routing 1.288ns, distribution 2.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         4.015     5.217    dut_inst/clk
    SLICE_X11Y870        FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.313 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=136, routed)        11.971    17.284    dut_inst/exmem1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         f  dut_inst/exmem1/writeregister_out[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296   501.038    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.062 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         3.635   504.697    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
                         clock pessimism              0.263   504.959    
                         inter-SLR compensation      -0.352   504.607    
                         clock uncertainty           -0.035   504.572    
    SLICE_X419Y268       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.500    dut_inst/exmem1/writeregister_out[3]
  -------------------------------------------------------------------
                         required time                        504.500    
                         arrival time                         -17.284    
  -------------------------------------------------------------------
                         slack                                487.216    

Slack (MET) :             487.265ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/exmem1/writeregister_out[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        12.011ns  (logic 0.096ns (0.799%)  route 11.915ns (99.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 504.689 - 500.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.351ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.689ns
    Common Clock Delay      (CCD):    2.350ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.015ns (routing 1.410ns, distribution 2.605ns)
  Clock Net Delay (Destination): 3.627ns (routing 1.288ns, distribution 2.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         4.015     5.217    dut_inst/clk
    SLICE_X11Y870        FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.313 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=136, routed)        11.915    17.228    dut_inst/exmem1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X419Y271       FDCE                                         f  dut_inst/exmem1/writeregister_out[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296   501.038    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.062 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         3.627   504.689    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y271       FDCE                                         r  dut_inst/exmem1/writeregister_out[2]/C
                         clock pessimism              0.263   504.951    
                         inter-SLR compensation      -0.351   504.601    
                         clock uncertainty           -0.035   504.565    
    SLICE_X419Y271       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.493    dut_inst/exmem1/writeregister_out[2]
  -------------------------------------------------------------------
                         required time                        504.493    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                487.265    

Slack (MET) :             488.024ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/exmem1/memread_out/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 0.096ns (0.862%)  route 11.038ns (99.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 504.551 - 500.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.330ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.551ns
    Common Clock Delay      (CCD):    2.350ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.015ns (routing 1.410ns, distribution 2.605ns)
  Clock Net Delay (Destination): 3.489ns (routing 1.288ns, distribution 2.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         4.015     5.217    dut_inst/clk
    SLICE_X11Y870        FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.313 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=136, routed)        11.038    16.351    dut_inst/exmem1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         f  dut_inst/exmem1/memread_out/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296   501.038    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.062 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, routed)         3.489   504.551    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         r  dut_inst/exmem1/memread_out/C
                         clock pessimism              0.263   504.813    
                         inter-SLR compensation      -0.330   504.483    
                         clock uncertainty           -0.035   504.448    
    SLICE_X358Y288       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072   504.376    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                        504.376    
                         arrival time                         -16.351    
  -------------------------------------------------------------------
                         slack                                488.024    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       99.057ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.057ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.098ns (14.715%)  route 0.568ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.059ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.959ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.747    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.719 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.030    -0.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X419Y564       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y564       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.591 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.568    -0.023    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X418Y563       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.041    96.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.200    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.224 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.786    99.010    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X418Y563       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.202    99.212    
                         clock uncertainty           -0.106    99.106    
    SLICE_X418Y563       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    99.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 99.057    

Slack (MET) :             99.057ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.098ns (14.715%)  route 0.568ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.059ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.959ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.747    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.719 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.030    -0.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X419Y564       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y564       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.591 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.568    -0.023    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X418Y563       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.041    96.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.200    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.224 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.786    99.010    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X418Y563       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.202    99.212    
                         clock uncertainty           -0.106    99.106    
    SLICE_X418Y563       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    99.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 99.057    

Slack (MET) :             99.057ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.098ns (14.715%)  route 0.568ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.059ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.959ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.747    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.719 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.030    -0.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X419Y564       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y564       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.591 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.568    -0.023    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X418Y563       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.041    96.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.200    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.224 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.786    99.010    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X418Y563       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.202    99.212    
                         clock uncertainty           -0.106    99.106    
    SLICE_X418Y563       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    99.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 99.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.939ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[27]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.093ns (2.010%)  route 4.535ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.002ns = ( 9.998 - 10.000 ) 
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.155ns (routing 0.838ns, distribution 2.317ns)
  Clock Net Delay (Destination): 2.784ns (routing 0.758ns, distribution 2.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.155     0.421    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y397       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y397       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.514 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        4.535     5.049    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X379Y536       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        2.784     9.998    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X379Y536       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[27]/C
                         clock pessimism              0.136    10.134    
                         clock uncertainty           -0.074    10.061    
    SLICE_X379Y536       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     9.989    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[27]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[28]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.093ns (2.010%)  route 4.535ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.002ns = ( 9.998 - 10.000 ) 
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.155ns (routing 0.838ns, distribution 2.317ns)
  Clock Net Delay (Destination): 2.784ns (routing 0.758ns, distribution 2.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.155     0.421    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y397       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y397       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.514 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        4.535     5.049    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X379Y536       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        2.784     9.998    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X379Y536       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[28]/C
                         clock pessimism              0.136    10.134    
                         clock uncertainty           -0.074    10.061    
    SLICE_X379Y536       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     9.989    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[28]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[29]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.093ns (2.010%)  route 4.535ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.002ns = ( 9.998 - 10.000 ) 
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.155ns (routing 0.838ns, distribution 2.317ns)
  Clock Net Delay (Destination): 2.784ns (routing 0.758ns, distribution 2.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        3.155     0.421    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y397       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y397       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.514 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        4.535     5.049    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X379Y536       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.041     6.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, routed)        2.784     9.998    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X379Y536       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[29]/C
                         clock pessimism              0.136    10.134    
                         clock uncertainty           -0.074    10.061    
    SLICE_X379Y536       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     9.989    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[29]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  4.939    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.569ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.096ns (4.916%)  route 1.857ns (95.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.139ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.917ns
    Common Clock Delay      (CCD):   -1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.141ns (routing 0.927ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.840ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.141    -0.580    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y600       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y600       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.484 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.857     1.373    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y549       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.041    16.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.860    19.083    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y549       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]/C
                         clock pessimism              0.151    19.234    
                         inter-SLR compensation      -0.139    19.096    
                         clock uncertainty           -0.082    19.014    
    SLICE_X352Y549       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    18.942    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.096ns (4.916%)  route 1.857ns (95.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.139ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.917ns
    Common Clock Delay      (CCD):   -1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.141ns (routing 0.927ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.840ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.141    -0.580    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y600       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y600       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.484 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.857     1.373    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y549       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.041    16.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.860    19.083    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y549       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]/C
                         clock pessimism              0.151    19.234    
                         inter-SLR compensation      -0.139    19.096    
                         clock uncertainty           -0.082    19.014    
    SLICE_X352Y549       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    18.942    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.096ns (4.916%)  route 1.857ns (95.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.139ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.917ns
    Common Clock Delay      (CCD):   -1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.141ns (routing 0.927ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.840ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.141    -0.580    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y600       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y600       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.484 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.857     1.373    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y549       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.041    16.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.860    19.083    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y549       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]/C
                         clock pessimism              0.151    19.234    
                         inter-SLR compensation      -0.139    19.096    
                         clock uncertainty           -0.082    19.014    
    SLICE_X352Y549       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    18.942    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 17.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        5.011ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[57]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.121ns (4.386%)  route 2.638ns (95.614%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.733ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.664ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.942    -0.789    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y410       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y410       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.696 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.829     0.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.161 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, routed)       1.809     1.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/umr3_sib_reset_o
    SLICE_X414Y559       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.041     4.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.786     7.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/haps_infra_clk2
    SLICE_X414Y559       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[57]/C
                         clock pessimism              0.121     7.124    
                         clock uncertainty           -0.071     7.053    
    SLICE_X414Y559       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     6.981    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[57]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[246]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.121ns (4.386%)  route 2.638ns (95.614%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.733ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.664ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.942    -0.789    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y410       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y410       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.696 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.829     0.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.161 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, routed)       1.809     1.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_sib_reset_o
    SLICE_X414Y559       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.041     4.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.786     7.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X414Y559       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[246]/C
                         clock pessimism              0.121     7.124    
                         clock uncertainty           -0.071     7.053    
    SLICE_X414Y559       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.981    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[246]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[253]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.121ns (4.386%)  route 2.638ns (95.614%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.733ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.664ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.562    -3.021 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.942    -0.789    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y410       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y410       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.696 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.829     0.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.161 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, routed)       1.809     1.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_sib_reset_o
    SLICE_X414Y559       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.041     4.960 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.786     7.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X414Y559       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[253]/C
                         clock pessimism              0.121     7.124    
                         clock uncertainty           -0.071     7.053    
    SLICE_X414Y559       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.981    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[253]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  5.011    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank36_block6_div4
  To Clock:  hstdm_rxclk_1200_bank36_block6_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.187ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/idelay_pulse[5]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.275ns (12.184%)  route 1.982ns (87.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 9.198 - 6.668 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.009ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.897     3.811    hstdm_trainer_6/rxclkdiv4
    SLICE_X17Y1055       FDCE                                         r  hstdm_trainer_6/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1055       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.910 r  hstdm_trainer_6/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.393     4.303    hstdm_trainer_6/train_latched
    SLICE_X10Y1050       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     4.479 f  hstdm_trainer_6/ar_train_latched.train_latched_i.O/O
                         net (fo=449, routed)         1.589     6.068    hstdm_trainer_6/train_latched_i
    SLICE_X3Y1071        FDCE                                         f  hstdm_trainer_6/idelay_pulse[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.756     9.198    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1071        FDCE                                         r  hstdm_trainer_6/idelay_pulse[5]/C
                         clock pessimism              1.165    10.363    
                         clock uncertainty           -0.035    10.327    
    SLICE_X3Y1071        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    10.255    hstdm_trainer_6/idelay_pulse[5]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/idelay_reset[5]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.275ns (12.184%)  route 1.982ns (87.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 9.198 - 6.668 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.009ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.897     3.811    hstdm_trainer_6/rxclkdiv4
    SLICE_X17Y1055       FDCE                                         r  hstdm_trainer_6/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1055       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.910 r  hstdm_trainer_6/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.393     4.303    hstdm_trainer_6/train_latched
    SLICE_X10Y1050       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     4.479 f  hstdm_trainer_6/ar_train_latched.train_latched_i.O/O
                         net (fo=449, routed)         1.589     6.068    hstdm_trainer_6/train_latched_i
    SLICE_X3Y1071        FDCE                                         f  hstdm_trainer_6/idelay_reset[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.756     9.198    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1071        FDCE                                         r  hstdm_trainer_6/idelay_reset[5]/C
                         clock pessimism              1.165    10.363    
                         clock uncertainty           -0.035    10.327    
    SLICE_X3Y1071        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    10.255    hstdm_trainer_6/idelay_reset[5]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/bitslip_reset[7]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.275ns (12.517%)  route 1.922ns (87.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 9.214 - 6.668 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.009ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.897     3.811    hstdm_trainer_6/rxclkdiv4
    SLICE_X17Y1055       FDCE                                         r  hstdm_trainer_6/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1055       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.910 r  hstdm_trainer_6/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.393     4.303    hstdm_trainer_6/train_latched
    SLICE_X10Y1050       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     4.479 f  hstdm_trainer_6/ar_train_latched.train_latched_i.O/O
                         net (fo=449, routed)         1.529     6.008    hstdm_trainer_6/train_latched_i
    SLICE_X6Y1070        FDCE                                         f  hstdm_trainer_6/bitslip_reset[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, routed)         0.772     9.214    hstdm_trainer_6/rxclkdiv4
    SLICE_X6Y1070        FDCE                                         r  hstdm_trainer_6/bitslip_reset[7]/C
                         clock pessimism              1.165    10.379    
                         clock uncertainty           -0.035    10.343    
    SLICE_X6Y1070        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    10.271    hstdm_trainer_6/bitslip_reset[7]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  4.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.093ns (12.881%)  route 0.629ns (87.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 6.862 - 5.333 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.355ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.312ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.510     1.739    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y495       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y495       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.832 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.629     2.461    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y475       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.324     6.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y475       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.072     6.934    
                         clock uncertainty           -0.046     6.888    
    SLICE_X429Y475       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072     6.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.093ns (12.881%)  route 0.629ns (87.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 6.862 - 5.333 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.355ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.312ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.510     1.739    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y495       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y495       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.832 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.629     2.461    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y475       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.324     6.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y475       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.072     6.934    
                         clock uncertainty           -0.046     6.888    
    SLICE_X429Y475       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.093ns (12.881%)  route 0.629ns (87.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 6.862 - 5.333 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.355ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.312ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.510     1.739    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y495       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y495       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.832 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.629     2.461    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y475       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.324     6.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y475       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.072     6.934    
                         clock uncertainty           -0.046     6.888    
    SLICE_X429Y475       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     6.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  4.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.215ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[169]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.158ns (5.443%)  route 2.745ns (94.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 6.721 - 5.333 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.357ns (routing 0.214ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.194ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.357     1.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y526       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.681 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.888     2.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X423Y537       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.632 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.857     4.489    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X419Y517       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[169]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.184     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X419Y517       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[169]/C
                         clock pessimism              0.101     6.823    
                         clock uncertainty           -0.046     6.776    
    SLICE_X419Y517       FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.072     6.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[169]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[170]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.158ns (5.443%)  route 2.745ns (94.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 6.721 - 5.333 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.357ns (routing 0.214ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.194ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.357     1.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y526       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.681 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.888     2.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X423Y537       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.632 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.857     4.489    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X419Y517       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[170]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.184     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X419Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[170]/C
                         clock pessimism              0.101     6.823    
                         clock uncertainty           -0.046     6.776    
    SLICE_X419Y517       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072     6.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[170]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[177]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.158ns (5.443%)  route 2.745ns (94.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 6.721 - 5.333 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.357ns (routing 0.214ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.194ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.357     1.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y526       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.681 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.888     2.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X423Y537       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.632 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.857     4.489    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X419Y517       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[177]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.184     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X419Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[177]/C
                         clock pessimism              0.101     6.823    
                         clock uncertainty           -0.046     6.776    
    SLICE_X419Y517       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     6.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[177]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  2.215    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       51.599ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.599ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTMEM[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            62.000ns  (MaxDelay Path 62.000ns)
  Data Path Delay:        10.401ns  (logic 2.649ns (25.471%)  route 7.752ns (74.529%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 62.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y751                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[7]/C
    SLICE_X30Y751        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dut_inst/exmem1/aluout_out[7]/Q
                         net (fo=3, routed)           7.752     7.845    ALUOUTMEM_c[7]
    SLR Crossing[2->1]   
    BB14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.556    10.401 r  ALUOUTMEM_obuf[7]/O
                         net (fo=0)                   0.000    10.401    ALUOUTMEM[7]
    BB14                                                              r  ALUOUTMEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   62.000    62.000    
                         output delay                -0.000    62.000    
  -------------------------------------------------------------------
                         required time                         62.000    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                 51.599    

Slack (MET) :             51.599ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTMEM[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            62.000ns  (MaxDelay Path 62.000ns)
  Data Path Delay:        10.401ns  (logic 2.649ns (25.471%)  route 7.752ns (74.529%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 62.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y751                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[7]/C
    SLICE_X30Y751        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 f  dut_inst/exmem1/aluout_out[7]/Q
                         net (fo=3, routed)           7.752     7.845    ALUOUTMEM_c[7]
    SLR Crossing[2->1]   
    BB14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.556    10.401 f  ALUOUTMEM_obuf[7]/O
                         net (fo=0)                   0.000    10.401    ALUOUTMEM[7]
    BB14                                                              f  ALUOUTMEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   62.000    62.000    
                         output delay                -0.000    62.000    
  -------------------------------------------------------------------
                         required time                         62.000    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                 51.599    

Slack (MET) :             51.692ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTMEM[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            62.000ns  (MaxDelay Path 62.000ns)
  Data Path Delay:        10.308ns  (logic 2.654ns (25.750%)  route 7.654ns (74.250%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 62.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y750                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[8]/C
    SLICE_X28Y750        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/aluout_out[8]/Q
                         net (fo=3, routed)           7.654     7.753    ALUOUTMEM_c[8]
    SLR Crossing[2->1]   
    BA14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.555    10.308 r  ALUOUTMEM_obuf[8]/O
                         net (fo=0)                   0.000    10.308    ALUOUTMEM[8]
    BA14                                                              r  ALUOUTMEM[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   62.000    62.000    
                         output delay                -0.000    62.000    
  -------------------------------------------------------------------
                         required time                         62.000    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 51.692    





