# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sources/shifter16_tb.vhd" \

# Do not sort compile order
nosort
