#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x127e60190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127e730f0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x127eaa700 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x118040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127eb3980_0 .net "in", 31 0, o0x118040010;  0 drivers
v0x127ebd740_0 .var "out", 31 0;
S_0x127ea9490 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1180400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ebd800_0 .net "clk", 0 0, o0x1180400d0;  0 drivers
o0x118040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127ebd8a0_0 .net "data_address", 31 0, o0x118040100;  0 drivers
o0x118040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ebd950_0 .net "data_read", 0 0, o0x118040130;  0 drivers
v0x127ebda00_0 .var "data_readdata", 31 0;
o0x118040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ebdab0_0 .net "data_write", 0 0, o0x118040190;  0 drivers
o0x1180401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127ebdb90_0 .net "data_writedata", 31 0, o0x1180401c0;  0 drivers
S_0x127ea7990 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x118040310 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ebdcd0_0 .net "clk", 0 0, o0x118040310;  0 drivers
v0x127ebdd80_0 .var "curr_addr", 31 0;
o0x118040370 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ebde30_0 .net "enable", 0 0, o0x118040370;  0 drivers
o0x1180403a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127ebdee0_0 .net "next_addr", 31 0, o0x1180403a0;  0 drivers
o0x1180403d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ebdf90_0 .net "reset", 0 0, o0x1180403d0;  0 drivers
E_0x127e8e820 .event posedge, v0x127ebdcd0_0;
S_0x127e94370 .scope module, "subu" "subu" 7 1;
 .timescale 0 0;
v0x127ecab60_0 .net "active", 0 0, L_0x127ed3450;  1 drivers
v0x127ecac10_0 .var "clk", 0 0;
v0x127ecad20_0 .var "clk_enable", 0 0;
v0x127ecadb0_0 .net "data_address", 31 0, v0x127ec8b40_0;  1 drivers
v0x127ecae40_0 .net "data_read", 0 0, L_0x127ed2a90;  1 drivers
v0x127ecaed0_0 .var "data_readdata", 31 0;
v0x127ecaf60_0 .net "data_write", 0 0, L_0x127ed2520;  1 drivers
v0x127ecaff0_0 .net "data_writedata", 31 0, v0x127ec1950_0;  1 drivers
v0x127ecb0c0_0 .net "instr_address", 31 0, L_0x127ed3580;  1 drivers
v0x127ecb1d0_0 .var "instr_readdata", 31 0;
v0x127ecb260_0 .net "register_v0", 31 0, L_0x127ed0dd0;  1 drivers
v0x127ecb330_0 .var "reset", 0 0;
S_0x127ebe0f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x127e94370;
 .timescale 0 0;
v0x127ebe2c0_0 .var "expected", 31 0;
v0x127ebe380_0 .var "funct", 5 0;
v0x127ebe430_0 .var "i", 4 0;
v0x127ebe4f0_0 .var "imm", 15 0;
v0x127ebe5a0_0 .var "imm_instr", 31 0;
v0x127ebe690_0 .var "opcode", 5 0;
v0x127ebe740_0 .var "r_instr", 31 0;
v0x127ebe7f0_0 .var "rd", 4 0;
v0x127ebe8a0_0 .var "rs", 4 0;
v0x127ebe9b0_0 .var "rt", 4 0;
v0x127ebea60_0 .var "shamt", 4 0;
v0x127ebeb10_0 .var "test", 31 0;
E_0x127ea7ed0 .event posedge, v0x127ec1c60_0;
S_0x127ebebc0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x127e94370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x127ecbf90 .functor OR 1, L_0x127ecbc40, L_0x127ecbe50, C4<0>, C4<0>;
L_0x127ecc080 .functor BUFZ 1, L_0x127ecb730, C4<0>, C4<0>, C4<0>;
L_0x127ecc4b0 .functor AND 1, L_0x127ecb730, L_0x127ecc600, C4<1>, C4<1>;
L_0x127ecc780 .functor OR 1, L_0x127ecc4b0, L_0x127ecc520, C4<0>, C4<0>;
L_0x127ecc8b0 .functor OR 1, L_0x127ecc780, L_0x127ecc330, C4<0>, C4<0>;
L_0x127ecc9d0 .functor OR 1, L_0x127ecc8b0, L_0x127ecdc70, C4<0>, C4<0>;
L_0x127ecca80 .functor OR 1, L_0x127ecc9d0, L_0x127ecd700, C4<0>, C4<0>;
L_0x127ecd610 .functor AND 1, L_0x127ecd120, L_0x127ecd240, C4<1>, C4<1>;
L_0x127ecd700 .functor OR 1, L_0x127eccec0, L_0x127ecd610, C4<0>, C4<0>;
L_0x127ecdc70 .functor AND 1, L_0x127ecd3f0, L_0x127ecd920, C4<1>, C4<1>;
L_0x127ece1d0 .functor OR 1, L_0x127ecdb10, L_0x127ecde40, C4<0>, C4<0>;
L_0x127ecc250 .functor OR 1, L_0x127ece5c0, L_0x127ece870, C4<0>, C4<0>;
L_0x127eceba0 .functor AND 1, L_0x127ece090, L_0x127ecc250, C4<1>, C4<1>;
L_0x127eceda0 .functor OR 1, L_0x127ecea30, L_0x127eceee0, C4<0>, C4<0>;
L_0x127ecf230 .functor OR 1, L_0x127eceda0, L_0x127ecf110, C4<0>, C4<0>;
L_0x127ecec90 .functor AND 1, L_0x127ecb730, L_0x127ecf230, C4<1>, C4<1>;
L_0x127ecefc0 .functor AND 1, L_0x127ecb730, L_0x127ecf420, C4<1>, C4<1>;
L_0x127ecf2e0 .functor AND 1, L_0x127ecb730, L_0x127ecd4f0, C4<1>, C4<1>;
L_0x127ecfee0 .functor AND 1, v0x127ec8a20_0, v0x127eca860_0, C4<1>, C4<1>;
L_0x127ecff50 .functor AND 1, L_0x127ecfee0, L_0x127ecca80, C4<1>, C4<1>;
L_0x127ed0080 .functor OR 1, L_0x127ecd700, L_0x127ecdc70, C4<0>, C4<0>;
L_0x127ed0e40 .functor BUFZ 32, L_0x127ed0a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127ed0f30 .functor BUFZ 32, L_0x127ed0ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127ed1ea0 .functor AND 1, v0x127ecad20_0, L_0x127ecec90, C4<1>, C4<1>;
L_0x127ed1f10 .functor AND 1, L_0x127ed1ea0, v0x127ec8a20_0, C4<1>, C4<1>;
L_0x127ed0750 .functor AND 1, L_0x127ed1f10, L_0x127ed20f0, C4<1>, C4<1>;
L_0x127ed23d0 .functor AND 1, v0x127ec8a20_0, v0x127eca860_0, C4<1>, C4<1>;
L_0x127ed2520 .functor AND 1, L_0x127ed23d0, L_0x127eccc50, C4<1>, C4<1>;
L_0x127ed2190 .functor OR 1, L_0x127ed25d0, L_0x127ed2670, C4<0>, C4<0>;
L_0x127ed2a20 .functor AND 1, L_0x127ed2190, L_0x127ed2280, C4<1>, C4<1>;
L_0x127ed2a90 .functor OR 1, L_0x127ecc330, L_0x127ed2a20, C4<0>, C4<0>;
L_0x127ed3450 .functor BUFZ 1, v0x127ec8a20_0, C4<0>, C4<0>, C4<0>;
L_0x127ed3580 .functor BUFZ 32, v0x127ec8ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ec3cf0_0 .net *"_ivl_100", 31 0, L_0x127ecd880;  1 drivers
L_0x1180784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec3d80_0 .net *"_ivl_103", 25 0, L_0x1180784d8;  1 drivers
L_0x118078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec3e10_0 .net/2u *"_ivl_104", 31 0, L_0x118078520;  1 drivers
v0x127ec3ea0_0 .net *"_ivl_106", 0 0, L_0x127ecd3f0;  1 drivers
v0x127ec3f30_0 .net *"_ivl_109", 5 0, L_0x127ecda70;  1 drivers
L_0x118078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x127ec3fd0_0 .net/2u *"_ivl_110", 5 0, L_0x118078568;  1 drivers
v0x127ec4080_0 .net *"_ivl_112", 0 0, L_0x127ecd920;  1 drivers
v0x127ec4120_0 .net *"_ivl_116", 31 0, L_0x127ecdda0;  1 drivers
L_0x1180785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec41d0_0 .net *"_ivl_119", 25 0, L_0x1180785b0;  1 drivers
L_0x1180780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x127ec42e0_0 .net/2u *"_ivl_12", 5 0, L_0x1180780a0;  1 drivers
L_0x1180785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x127ec4390_0 .net/2u *"_ivl_120", 31 0, L_0x1180785f8;  1 drivers
v0x127ec4440_0 .net *"_ivl_122", 0 0, L_0x127ecdb10;  1 drivers
v0x127ec44e0_0 .net *"_ivl_124", 31 0, L_0x127ecdfb0;  1 drivers
L_0x118078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec4590_0 .net *"_ivl_127", 25 0, L_0x118078640;  1 drivers
L_0x118078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x127ec4640_0 .net/2u *"_ivl_128", 31 0, L_0x118078688;  1 drivers
v0x127ec46f0_0 .net *"_ivl_130", 0 0, L_0x127ecde40;  1 drivers
v0x127ec4790_0 .net *"_ivl_134", 31 0, L_0x127ece320;  1 drivers
L_0x1180786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec4920_0 .net *"_ivl_137", 25 0, L_0x1180786d0;  1 drivers
L_0x118078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec49b0_0 .net/2u *"_ivl_138", 31 0, L_0x118078718;  1 drivers
v0x127ec4a60_0 .net *"_ivl_140", 0 0, L_0x127ece090;  1 drivers
v0x127ec4b00_0 .net *"_ivl_143", 5 0, L_0x127ece6d0;  1 drivers
L_0x118078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x127ec4bb0_0 .net/2u *"_ivl_144", 5 0, L_0x118078760;  1 drivers
v0x127ec4c60_0 .net *"_ivl_146", 0 0, L_0x127ece5c0;  1 drivers
v0x127ec4d00_0 .net *"_ivl_149", 5 0, L_0x127ece990;  1 drivers
L_0x1180787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x127ec4db0_0 .net/2u *"_ivl_150", 5 0, L_0x1180787a8;  1 drivers
v0x127ec4e60_0 .net *"_ivl_152", 0 0, L_0x127ece870;  1 drivers
v0x127ec4f00_0 .net *"_ivl_155", 0 0, L_0x127ecc250;  1 drivers
v0x127ec4fa0_0 .net *"_ivl_159", 1 0, L_0x127eced00;  1 drivers
L_0x1180780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x127ec5050_0 .net/2u *"_ivl_16", 5 0, L_0x1180780e8;  1 drivers
L_0x1180787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x127ec5100_0 .net/2u *"_ivl_160", 1 0, L_0x1180787f0;  1 drivers
v0x127ec51b0_0 .net *"_ivl_162", 0 0, L_0x127ecea30;  1 drivers
L_0x118078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x127ec5250_0 .net/2u *"_ivl_164", 5 0, L_0x118078838;  1 drivers
v0x127ec5300_0 .net *"_ivl_166", 0 0, L_0x127eceee0;  1 drivers
v0x127ec4830_0 .net *"_ivl_169", 0 0, L_0x127eceda0;  1 drivers
L_0x118078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x127ec5590_0 .net/2u *"_ivl_170", 5 0, L_0x118078880;  1 drivers
v0x127ec5620_0 .net *"_ivl_172", 0 0, L_0x127ecf110;  1 drivers
v0x127ec56b0_0 .net *"_ivl_175", 0 0, L_0x127ecf230;  1 drivers
L_0x1180788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x127ec5740_0 .net/2u *"_ivl_178", 5 0, L_0x1180788c8;  1 drivers
v0x127ec57e0_0 .net *"_ivl_180", 0 0, L_0x127ecf420;  1 drivers
L_0x118078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x127ec5880_0 .net/2u *"_ivl_184", 5 0, L_0x118078910;  1 drivers
v0x127ec5930_0 .net *"_ivl_186", 0 0, L_0x127ecd4f0;  1 drivers
L_0x118078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x127ec59d0_0 .net/2u *"_ivl_194", 4 0, L_0x118078958;  1 drivers
v0x127ec5a80_0 .net *"_ivl_197", 4 0, L_0x127ecfb10;  1 drivers
v0x127ec5b30_0 .net *"_ivl_199", 4 0, L_0x127ecf9a0;  1 drivers
v0x127ec5be0_0 .net *"_ivl_20", 31 0, L_0x127ecbaa0;  1 drivers
v0x127ec5c90_0 .net *"_ivl_200", 4 0, L_0x127ecfa40;  1 drivers
v0x127ec5d40_0 .net *"_ivl_205", 0 0, L_0x127ecfee0;  1 drivers
v0x127ec5de0_0 .net *"_ivl_209", 0 0, L_0x127ed0080;  1 drivers
L_0x1180789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x127ec5e80_0 .net/2u *"_ivl_210", 31 0, L_0x1180789a0;  1 drivers
v0x127ec5f30_0 .net *"_ivl_212", 31 0, L_0x127ecf070;  1 drivers
v0x127ec5fe0_0 .net *"_ivl_214", 31 0, L_0x127ecfbb0;  1 drivers
v0x127ec6090_0 .net *"_ivl_216", 31 0, L_0x127ed0420;  1 drivers
v0x127ec6140_0 .net *"_ivl_218", 31 0, L_0x127ed02e0;  1 drivers
v0x127ec61f0_0 .net *"_ivl_227", 0 0, L_0x127ed1ea0;  1 drivers
v0x127ec6290_0 .net *"_ivl_229", 0 0, L_0x127ed1f10;  1 drivers
L_0x118078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec6330_0 .net *"_ivl_23", 25 0, L_0x118078130;  1 drivers
v0x127ec63e0_0 .net *"_ivl_230", 31 0, L_0x127ed2050;  1 drivers
L_0x118078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec6490_0 .net *"_ivl_233", 30 0, L_0x118078ac0;  1 drivers
L_0x118078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x127ec6540_0 .net/2u *"_ivl_234", 31 0, L_0x118078b08;  1 drivers
v0x127ec65f0_0 .net *"_ivl_236", 0 0, L_0x127ed20f0;  1 drivers
L_0x118078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x127ec6690_0 .net/2u *"_ivl_24", 31 0, L_0x118078178;  1 drivers
v0x127ec6740_0 .net *"_ivl_241", 0 0, L_0x127ed23d0;  1 drivers
L_0x118078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x127ec67e0_0 .net/2u *"_ivl_244", 5 0, L_0x118078b50;  1 drivers
L_0x118078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x127ec6890_0 .net/2u *"_ivl_248", 5 0, L_0x118078b98;  1 drivers
v0x127ec6940_0 .net *"_ivl_255", 0 0, L_0x127ed2280;  1 drivers
v0x127ec53a0_0 .net *"_ivl_257", 0 0, L_0x127ed2a20;  1 drivers
v0x127ec5440_0 .net *"_ivl_26", 0 0, L_0x127ecbc40;  1 drivers
v0x127ec54e0_0 .net *"_ivl_261", 15 0, L_0x127ed2ec0;  1 drivers
v0x127ec69d0_0 .net *"_ivl_262", 17 0, L_0x127ed2750;  1 drivers
L_0x118078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ec6a80_0 .net *"_ivl_265", 1 0, L_0x118078c28;  1 drivers
v0x127ec6b30_0 .net *"_ivl_268", 15 0, L_0x127ed3170;  1 drivers
L_0x118078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ec6be0_0 .net *"_ivl_270", 1 0, L_0x118078c70;  1 drivers
v0x127ec6c90_0 .net *"_ivl_273", 0 0, L_0x127ed30a0;  1 drivers
L_0x118078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x127ec6d40_0 .net/2u *"_ivl_274", 13 0, L_0x118078cb8;  1 drivers
L_0x118078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec6df0_0 .net/2u *"_ivl_276", 13 0, L_0x118078d00;  1 drivers
v0x127ec6ea0_0 .net *"_ivl_278", 13 0, L_0x127ed3210;  1 drivers
v0x127ec6f50_0 .net *"_ivl_28", 31 0, L_0x127ecbd60;  1 drivers
L_0x1180781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec7000_0 .net *"_ivl_31", 25 0, L_0x1180781c0;  1 drivers
L_0x118078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x127ec70b0_0 .net/2u *"_ivl_32", 31 0, L_0x118078208;  1 drivers
v0x127ec7160_0 .net *"_ivl_34", 0 0, L_0x127ecbe50;  1 drivers
v0x127ec7200_0 .net *"_ivl_4", 31 0, L_0x127ecb600;  1 drivers
v0x127ec72b0_0 .net *"_ivl_41", 2 0, L_0x127ecc130;  1 drivers
L_0x118078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x127ec7360_0 .net/2u *"_ivl_42", 2 0, L_0x118078250;  1 drivers
v0x127ec7410_0 .net *"_ivl_47", 2 0, L_0x127ecc410;  1 drivers
L_0x118078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x127ec74c0_0 .net/2u *"_ivl_48", 2 0, L_0x118078298;  1 drivers
v0x127ec7570_0 .net *"_ivl_53", 0 0, L_0x127ecc600;  1 drivers
v0x127ec7610_0 .net *"_ivl_55", 0 0, L_0x127ecc4b0;  1 drivers
v0x127ec76b0_0 .net *"_ivl_57", 0 0, L_0x127ecc780;  1 drivers
v0x127ec7750_0 .net *"_ivl_59", 0 0, L_0x127ecc8b0;  1 drivers
v0x127ec77f0_0 .net *"_ivl_61", 0 0, L_0x127ecc9d0;  1 drivers
v0x127ec7890_0 .net *"_ivl_65", 2 0, L_0x127eccb90;  1 drivers
L_0x1180782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x127ec7940_0 .net/2u *"_ivl_66", 2 0, L_0x1180782e0;  1 drivers
L_0x118078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec79f0_0 .net *"_ivl_7", 25 0, L_0x118078010;  1 drivers
v0x127ec7aa0_0 .net *"_ivl_70", 31 0, L_0x127ecce20;  1 drivers
L_0x118078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec7b50_0 .net *"_ivl_73", 25 0, L_0x118078328;  1 drivers
L_0x118078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x127ec7c00_0 .net/2u *"_ivl_74", 31 0, L_0x118078370;  1 drivers
v0x127ec7cb0_0 .net *"_ivl_76", 0 0, L_0x127eccec0;  1 drivers
v0x127ec7d50_0 .net *"_ivl_78", 31 0, L_0x127ecd080;  1 drivers
L_0x118078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec7e00_0 .net/2u *"_ivl_8", 31 0, L_0x118078058;  1 drivers
L_0x1180783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec7eb0_0 .net *"_ivl_81", 25 0, L_0x1180783b8;  1 drivers
L_0x118078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x127ec7f60_0 .net/2u *"_ivl_82", 31 0, L_0x118078400;  1 drivers
v0x127ec8010_0 .net *"_ivl_84", 0 0, L_0x127ecd120;  1 drivers
v0x127ec80b0_0 .net *"_ivl_87", 0 0, L_0x127eccfe0;  1 drivers
v0x127ec8160_0 .net *"_ivl_88", 31 0, L_0x127ecd2f0;  1 drivers
L_0x118078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ec8210_0 .net *"_ivl_91", 30 0, L_0x118078448;  1 drivers
L_0x118078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x127ec82c0_0 .net/2u *"_ivl_92", 31 0, L_0x118078490;  1 drivers
v0x127ec8370_0 .net *"_ivl_94", 0 0, L_0x127ecd240;  1 drivers
v0x127ec8410_0 .net *"_ivl_97", 0 0, L_0x127ecd610;  1 drivers
v0x127ec84b0_0 .net "active", 0 0, L_0x127ed3450;  alias, 1 drivers
v0x127ec8550_0 .net "alu_op1", 31 0, L_0x127ed0e40;  1 drivers
v0x127ec85f0_0 .net "alu_op2", 31 0, L_0x127ed0f30;  1 drivers
v0x127ec8690_0 .net "alui_instr", 0 0, L_0x127ecc520;  1 drivers
v0x127ec8730_0 .net "b_flag", 0 0, v0x127ebf810_0;  1 drivers
v0x127ec87e0_0 .net "b_imm", 17 0, L_0x127ed2f80;  1 drivers
v0x127ec8870_0 .net "b_offset", 31 0, L_0x127ed3370;  1 drivers
v0x127ec8900_0 .net "clk", 0 0, v0x127ecac10_0;  1 drivers
v0x127ec8990_0 .net "clk_enable", 0 0, v0x127ecad20_0;  1 drivers
v0x127ec8a20_0 .var "cpu_active", 0 0;
v0x127ec8ab0_0 .var "curr_addr", 31 0;
v0x127ec8b40_0 .var "data_address", 31 0;
v0x127ec8be0_0 .net "data_read", 0 0, L_0x127ed2a90;  alias, 1 drivers
v0x127ec8c80_0 .net "data_readdata", 31 0, v0x127ecaed0_0;  1 drivers
v0x127ec8d60_0 .net "data_write", 0 0, L_0x127ed2520;  alias, 1 drivers
v0x127ec8e00_0 .net "data_writedata", 31 0, v0x127ec1950_0;  alias, 1 drivers
v0x127ec8ea0_0 .var "delay_slot", 31 0;
v0x127ec8f40_0 .net "effective_addr", 31 0, v0x127ebfbd0_0;  1 drivers
v0x127ec8fe0_0 .net "funct_code", 5 0, L_0x127ecb560;  1 drivers
v0x127ec9090_0 .net "hi_out", 31 0, v0x127ec1d10_0;  1 drivers
v0x127ec9150_0 .net "hl_reg_enable", 0 0, L_0x127ed0750;  1 drivers
v0x127ec9220_0 .net "instr_address", 31 0, L_0x127ed3580;  alias, 1 drivers
v0x127ec92c0_0 .net "instr_opcode", 5 0, L_0x127ecb440;  1 drivers
v0x127ec9360_0 .net "instr_readdata", 31 0, v0x127ecb1d0_0;  1 drivers
v0x127ec9430_0 .net "j_imm", 0 0, L_0x127ece1d0;  1 drivers
v0x127ec94d0_0 .net "j_reg", 0 0, L_0x127eceba0;  1 drivers
v0x127ec9570_0 .net "link_const", 0 0, L_0x127ecd700;  1 drivers
v0x127ec9610_0 .net "link_reg", 0 0, L_0x127ecdc70;  1 drivers
v0x127ec96b0_0 .net "lo_out", 31 0, v0x127ec2440_0;  1 drivers
v0x127ec9750_0 .net "load_data", 31 0, v0x127ec0cc0_0;  1 drivers
v0x127ec9800_0 .net "load_instr", 0 0, L_0x127ecc330;  1 drivers
v0x127ec9890_0 .net "lw", 0 0, L_0x127ecb850;  1 drivers
v0x127ec9930_0 .net "mfhi", 0 0, L_0x127ecefc0;  1 drivers
v0x127ec99d0_0 .net "mflo", 0 0, L_0x127ecf2e0;  1 drivers
v0x127ec9a70_0 .net "movefrom", 0 0, L_0x127ecbf90;  1 drivers
v0x127ec9b10_0 .net "muldiv", 0 0, L_0x127ecec90;  1 drivers
v0x127ec9bb0_0 .var "next_delay_slot", 31 0;
v0x127ec9c60_0 .net "partial_store", 0 0, L_0x127ed2190;  1 drivers
v0x127ec9d00_0 .net "r_format", 0 0, L_0x127ecb730;  1 drivers
v0x127ec9da0_0 .net "reg_a_read_data", 31 0, L_0x127ed0a30;  1 drivers
v0x127ec9e60_0 .net "reg_a_read_index", 4 0, L_0x127ecf8c0;  1 drivers
v0x127ec9f10_0 .net "reg_b_read_data", 31 0, L_0x127ed0ce0;  1 drivers
v0x127ec9fa0_0 .net "reg_b_read_index", 4 0, L_0x127ecf500;  1 drivers
v0x127eca060_0 .net "reg_dst", 0 0, L_0x127ecc080;  1 drivers
v0x127eca0f0_0 .net "reg_write", 0 0, L_0x127ecca80;  1 drivers
v0x127eca190_0 .net "reg_write_data", 31 0, L_0x127ed06b0;  1 drivers
v0x127eca250_0 .net "reg_write_enable", 0 0, L_0x127ecff50;  1 drivers
v0x127eca300_0 .net "reg_write_index", 4 0, L_0x127ecfd80;  1 drivers
v0x127eca3b0_0 .net "register_v0", 31 0, L_0x127ed0dd0;  alias, 1 drivers
v0x127eca460_0 .net "reset", 0 0, v0x127ecb330_0;  1 drivers
v0x127eca4f0_0 .net "result", 31 0, v0x127ec0020_0;  1 drivers
v0x127eca5a0_0 .net "result_hi", 31 0, v0x127ebf9c0_0;  1 drivers
v0x127eca670_0 .net "result_lo", 31 0, v0x127ebfb20_0;  1 drivers
v0x127eca740_0 .net "sb", 0 0, L_0x127ed25d0;  1 drivers
v0x127eca7d0_0 .net "sh", 0 0, L_0x127ed2670;  1 drivers
v0x127eca860_0 .var "state", 0 0;
v0x127eca900_0 .net "store_instr", 0 0, L_0x127eccc50;  1 drivers
v0x127eca9a0_0 .net "sw", 0 0, L_0x127ecb9c0;  1 drivers
E_0x127ebe630/0 .event edge, v0x127ebf810_0, v0x127ec8ea0_0, v0x127ec8870_0, v0x127ec9430_0;
E_0x127ebe630/1 .event edge, v0x127ebfa70_0, v0x127ec94d0_0, v0x127ec3100_0;
E_0x127ebe630 .event/or E_0x127ebe630/0, E_0x127ebe630/1;
E_0x127ebef50 .event edge, v0x127ec1630_0, v0x127ebfbd0_0;
L_0x127ecb440 .part v0x127ecb1d0_0, 26, 6;
L_0x127ecb560 .part v0x127ecb1d0_0, 0, 6;
L_0x127ecb600 .concat [ 6 26 0 0], L_0x127ecb440, L_0x118078010;
L_0x127ecb730 .cmp/eq 32, L_0x127ecb600, L_0x118078058;
L_0x127ecb850 .cmp/eq 6, L_0x127ecb440, L_0x1180780a0;
L_0x127ecb9c0 .cmp/eq 6, L_0x127ecb440, L_0x1180780e8;
L_0x127ecbaa0 .concat [ 6 26 0 0], L_0x127ecb440, L_0x118078130;
L_0x127ecbc40 .cmp/eq 32, L_0x127ecbaa0, L_0x118078178;
L_0x127ecbd60 .concat [ 6 26 0 0], L_0x127ecb440, L_0x1180781c0;
L_0x127ecbe50 .cmp/eq 32, L_0x127ecbd60, L_0x118078208;
L_0x127ecc130 .part L_0x127ecb440, 3, 3;
L_0x127ecc330 .cmp/eq 3, L_0x127ecc130, L_0x118078250;
L_0x127ecc410 .part L_0x127ecb440, 3, 3;
L_0x127ecc520 .cmp/eq 3, L_0x127ecc410, L_0x118078298;
L_0x127ecc600 .reduce/nor L_0x127ecec90;
L_0x127eccb90 .part L_0x127ecb440, 3, 3;
L_0x127eccc50 .cmp/eq 3, L_0x127eccb90, L_0x1180782e0;
L_0x127ecce20 .concat [ 6 26 0 0], L_0x127ecb440, L_0x118078328;
L_0x127eccec0 .cmp/eq 32, L_0x127ecce20, L_0x118078370;
L_0x127ecd080 .concat [ 6 26 0 0], L_0x127ecb440, L_0x1180783b8;
L_0x127ecd120 .cmp/eq 32, L_0x127ecd080, L_0x118078400;
L_0x127eccfe0 .part v0x127ecb1d0_0, 20, 1;
L_0x127ecd2f0 .concat [ 1 31 0 0], L_0x127eccfe0, L_0x118078448;
L_0x127ecd240 .cmp/eq 32, L_0x127ecd2f0, L_0x118078490;
L_0x127ecd880 .concat [ 6 26 0 0], L_0x127ecb440, L_0x1180784d8;
L_0x127ecd3f0 .cmp/eq 32, L_0x127ecd880, L_0x118078520;
L_0x127ecda70 .part v0x127ecb1d0_0, 0, 6;
L_0x127ecd920 .cmp/eq 6, L_0x127ecda70, L_0x118078568;
L_0x127ecdda0 .concat [ 6 26 0 0], L_0x127ecb440, L_0x1180785b0;
L_0x127ecdb10 .cmp/eq 32, L_0x127ecdda0, L_0x1180785f8;
L_0x127ecdfb0 .concat [ 6 26 0 0], L_0x127ecb440, L_0x118078640;
L_0x127ecde40 .cmp/eq 32, L_0x127ecdfb0, L_0x118078688;
L_0x127ece320 .concat [ 6 26 0 0], L_0x127ecb440, L_0x1180786d0;
L_0x127ece090 .cmp/eq 32, L_0x127ece320, L_0x118078718;
L_0x127ece6d0 .part v0x127ecb1d0_0, 0, 6;
L_0x127ece5c0 .cmp/eq 6, L_0x127ece6d0, L_0x118078760;
L_0x127ece990 .part v0x127ecb1d0_0, 0, 6;
L_0x127ece870 .cmp/eq 6, L_0x127ece990, L_0x1180787a8;
L_0x127eced00 .part L_0x127ecb560, 3, 2;
L_0x127ecea30 .cmp/eq 2, L_0x127eced00, L_0x1180787f0;
L_0x127eceee0 .cmp/eq 6, L_0x127ecb560, L_0x118078838;
L_0x127ecf110 .cmp/eq 6, L_0x127ecb560, L_0x118078880;
L_0x127ecf420 .cmp/eq 6, L_0x127ecb560, L_0x1180788c8;
L_0x127ecd4f0 .cmp/eq 6, L_0x127ecb560, L_0x118078910;
L_0x127ecf8c0 .part v0x127ecb1d0_0, 21, 5;
L_0x127ecf500 .part v0x127ecb1d0_0, 16, 5;
L_0x127ecfb10 .part v0x127ecb1d0_0, 11, 5;
L_0x127ecf9a0 .part v0x127ecb1d0_0, 16, 5;
L_0x127ecfa40 .functor MUXZ 5, L_0x127ecf9a0, L_0x127ecfb10, L_0x127ecc080, C4<>;
L_0x127ecfd80 .functor MUXZ 5, L_0x127ecfa40, L_0x118078958, L_0x127ecd700, C4<>;
L_0x127ecf070 .arith/sum 32, v0x127ec8ea0_0, L_0x1180789a0;
L_0x127ecfbb0 .functor MUXZ 32, v0x127ec0020_0, v0x127ec0cc0_0, L_0x127ecc330, C4<>;
L_0x127ed0420 .functor MUXZ 32, L_0x127ecfbb0, v0x127ec2440_0, L_0x127ecf2e0, C4<>;
L_0x127ed02e0 .functor MUXZ 32, L_0x127ed0420, v0x127ec1d10_0, L_0x127ecefc0, C4<>;
L_0x127ed06b0 .functor MUXZ 32, L_0x127ed02e0, L_0x127ecf070, L_0x127ed0080, C4<>;
L_0x127ed2050 .concat [ 1 31 0 0], v0x127eca860_0, L_0x118078ac0;
L_0x127ed20f0 .cmp/eq 32, L_0x127ed2050, L_0x118078b08;
L_0x127ed25d0 .cmp/eq 6, L_0x127ecb440, L_0x118078b50;
L_0x127ed2670 .cmp/eq 6, L_0x127ecb440, L_0x118078b98;
L_0x127ed2280 .reduce/nor v0x127eca860_0;
L_0x127ed2ec0 .part v0x127ecb1d0_0, 0, 16;
L_0x127ed2750 .concat [ 16 2 0 0], L_0x127ed2ec0, L_0x118078c28;
L_0x127ed3170 .part L_0x127ed2750, 0, 16;
L_0x127ed2f80 .concat [ 2 16 0 0], L_0x118078c70, L_0x127ed3170;
L_0x127ed30a0 .part L_0x127ed2f80, 17, 1;
L_0x127ed3210 .functor MUXZ 14, L_0x118078d00, L_0x118078cb8, L_0x127ed30a0, C4<>;
L_0x127ed3370 .concat [ 18 14 0 0], L_0x127ed2f80, L_0x127ed3210;
S_0x127ebef80 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x127ebebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x127ebf2e0_0 .net *"_ivl_10", 15 0, L_0x127ed1830;  1 drivers
L_0x118078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ebf3a0_0 .net/2u *"_ivl_14", 15 0, L_0x118078a78;  1 drivers
v0x127ebf450_0 .net *"_ivl_17", 15 0, L_0x127ed1970;  1 drivers
v0x127ebf510_0 .net *"_ivl_5", 0 0, L_0x127ed1180;  1 drivers
v0x127ebf5c0_0 .net *"_ivl_6", 15 0, L_0x127ece770;  1 drivers
v0x127ebf6b0_0 .net *"_ivl_9", 15 0, L_0x127ed1530;  1 drivers
v0x127ebf760_0 .net "addr_rt", 4 0, L_0x127ed1be0;  1 drivers
v0x127ebf810_0 .var "b_flag", 0 0;
v0x127ebf8b0_0 .net "funct", 5 0, L_0x127ed0170;  1 drivers
v0x127ebf9c0_0 .var "hi", 31 0;
v0x127ebfa70_0 .net "instructionword", 31 0, v0x127ecb1d0_0;  alias, 1 drivers
v0x127ebfb20_0 .var "lo", 31 0;
v0x127ebfbd0_0 .var "memaddroffset", 31 0;
v0x127ebfc80_0 .var "multresult", 63 0;
v0x127ebfd30_0 .net "op1", 31 0, L_0x127ed0e40;  alias, 1 drivers
v0x127ebfde0_0 .net "op2", 31 0, L_0x127ed0f30;  alias, 1 drivers
v0x127ebfe90_0 .net "opcode", 5 0, L_0x127ed10e0;  1 drivers
v0x127ec0020_0 .var "result", 31 0;
v0x127ec00b0_0 .net "shamt", 4 0, L_0x127ed1b40;  1 drivers
v0x127ec0160_0 .net/s "sign_op1", 31 0, L_0x127ed0e40;  alias, 1 drivers
v0x127ec0220_0 .net/s "sign_op2", 31 0, L_0x127ed0f30;  alias, 1 drivers
v0x127ec02b0_0 .net "simmediatedata", 31 0, L_0x127ed18d0;  1 drivers
v0x127ec0340_0 .net "simmediatedatas", 31 0, L_0x127ed18d0;  alias, 1 drivers
v0x127ec03d0_0 .net "uimmediatedata", 31 0, L_0x127ed1a10;  1 drivers
v0x127ec0460_0 .net "unsign_op1", 31 0, L_0x127ed0e40;  alias, 1 drivers
v0x127ec0530_0 .net "unsign_op2", 31 0, L_0x127ed0f30;  alias, 1 drivers
v0x127ec0610_0 .var "unsigned_result", 31 0;
E_0x127ebf250/0 .event edge, v0x127ebfe90_0, v0x127ebf8b0_0, v0x127ebfde0_0, v0x127ec00b0_0;
E_0x127ebf250/1 .event edge, v0x127ebfd30_0, v0x127ebfc80_0, v0x127ebf760_0, v0x127ec02b0_0;
E_0x127ebf250/2 .event edge, v0x127ec03d0_0, v0x127ec0610_0;
E_0x127ebf250 .event/or E_0x127ebf250/0, E_0x127ebf250/1, E_0x127ebf250/2;
L_0x127ed10e0 .part v0x127ecb1d0_0, 26, 6;
L_0x127ed0170 .part v0x127ecb1d0_0, 0, 6;
L_0x127ed1180 .part v0x127ecb1d0_0, 15, 1;
LS_0x127ece770_0_0 .concat [ 1 1 1 1], L_0x127ed1180, L_0x127ed1180, L_0x127ed1180, L_0x127ed1180;
LS_0x127ece770_0_4 .concat [ 1 1 1 1], L_0x127ed1180, L_0x127ed1180, L_0x127ed1180, L_0x127ed1180;
LS_0x127ece770_0_8 .concat [ 1 1 1 1], L_0x127ed1180, L_0x127ed1180, L_0x127ed1180, L_0x127ed1180;
LS_0x127ece770_0_12 .concat [ 1 1 1 1], L_0x127ed1180, L_0x127ed1180, L_0x127ed1180, L_0x127ed1180;
L_0x127ece770 .concat [ 4 4 4 4], LS_0x127ece770_0_0, LS_0x127ece770_0_4, LS_0x127ece770_0_8, LS_0x127ece770_0_12;
L_0x127ed1530 .part v0x127ecb1d0_0, 0, 16;
L_0x127ed1830 .concat [ 16 0 0 0], L_0x127ed1530;
L_0x127ed18d0 .concat [ 16 16 0 0], L_0x127ed1830, L_0x127ece770;
L_0x127ed1970 .part v0x127ecb1d0_0, 0, 16;
L_0x127ed1a10 .concat [ 16 16 0 0], L_0x127ed1970, L_0x118078a78;
L_0x127ed1b40 .part v0x127ecb1d0_0, 6, 5;
L_0x127ed1be0 .part v0x127ecb1d0_0, 16, 5;
S_0x127ec0760 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x127ebebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x127ec0a00_0 .net "address", 31 0, v0x127ebfbd0_0;  alias, 1 drivers
v0x127ec0ab0_0 .net "datafromMem", 31 0, v0x127ecaed0_0;  alias, 1 drivers
v0x127ec0b50_0 .net "instr_word", 31 0, v0x127ecb1d0_0;  alias, 1 drivers
v0x127ec0c20_0 .net "opcode", 5 0, L_0x127ed1ce0;  1 drivers
v0x127ec0cc0_0 .var "out_transformed", 31 0;
v0x127ec0db0_0 .net "regword", 31 0, L_0x127ed0ce0;  alias, 1 drivers
v0x127ec0e60_0 .net "whichbyte", 1 0, L_0x127ed1d80;  1 drivers
E_0x127ec09a0/0 .event edge, v0x127ec0c20_0, v0x127ec0ab0_0, v0x127ec0e60_0, v0x127ebfa70_0;
E_0x127ec09a0/1 .event edge, v0x127ec0db0_0;
E_0x127ec09a0 .event/or E_0x127ec09a0/0, E_0x127ec09a0/1;
L_0x127ed1ce0 .part v0x127ecb1d0_0, 26, 6;
L_0x127ed1d80 .part v0x127ebfbd0_0, 0, 2;
S_0x127ec0f90 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x127ebebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x127ec1230_0 .net *"_ivl_1", 1 0, L_0x127ed2c80;  1 drivers
L_0x118078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127ec12f0_0 .net *"_ivl_5", 0 0, L_0x118078be0;  1 drivers
v0x127ec13a0_0 .net "bytenum", 2 0, L_0x127ed2930;  1 drivers
v0x127ec1460_0 .net "dataword", 31 0, v0x127ecaed0_0;  alias, 1 drivers
v0x127ec1520_0 .net "eff_addr", 31 0, v0x127ebfbd0_0;  alias, 1 drivers
v0x127ec1630_0 .net "opcode", 5 0, L_0x127ecb440;  alias, 1 drivers
v0x127ec16c0_0 .net "regbyte", 7 0, L_0x127ed2d60;  1 drivers
v0x127ec1770_0 .net "reghalfword", 15 0, L_0x127ed2e00;  1 drivers
v0x127ec1820_0 .net "regword", 31 0, L_0x127ed0ce0;  alias, 1 drivers
v0x127ec1950_0 .var "storedata", 31 0;
E_0x127ec11d0/0 .event edge, v0x127ec1630_0, v0x127ec0db0_0, v0x127ec13a0_0, v0x127ec16c0_0;
E_0x127ec11d0/1 .event edge, v0x127ec0ab0_0, v0x127ec1770_0;
E_0x127ec11d0 .event/or E_0x127ec11d0/0, E_0x127ec11d0/1;
L_0x127ed2c80 .part v0x127ebfbd0_0, 0, 2;
L_0x127ed2930 .concat [ 2 1 0 0], L_0x127ed2c80, L_0x118078be0;
L_0x127ed2d60 .part L_0x127ed0ce0, 0, 8;
L_0x127ed2e00 .part L_0x127ed0ce0, 0, 16;
S_0x127ec1a20 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x127ebebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x127ec1c60_0 .net "clk", 0 0, v0x127ecac10_0;  alias, 1 drivers
v0x127ec1d10_0 .var "data", 31 0;
v0x127ec1dc0_0 .net "data_in", 31 0, v0x127ebf9c0_0;  alias, 1 drivers
v0x127ec1e90_0 .net "data_out", 31 0, v0x127ec1d10_0;  alias, 1 drivers
v0x127ec1f30_0 .net "enable", 0 0, L_0x127ed0750;  alias, 1 drivers
v0x127ec2010_0 .net "reset", 0 0, v0x127ecb330_0;  alias, 1 drivers
S_0x127ec2130 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x127ebebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x127ec23b0_0 .net "clk", 0 0, v0x127ecac10_0;  alias, 1 drivers
v0x127ec2440_0 .var "data", 31 0;
v0x127ec24d0_0 .net "data_in", 31 0, v0x127ebfb20_0;  alias, 1 drivers
v0x127ec25a0_0 .net "data_out", 31 0, v0x127ec2440_0;  alias, 1 drivers
v0x127ec2640_0 .net "enable", 0 0, L_0x127ed0750;  alias, 1 drivers
v0x127ec2710_0 .net "reset", 0 0, v0x127ecb330_0;  alias, 1 drivers
S_0x127ec2820 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x127ebebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x127ed0a30 .functor BUFZ 32, L_0x127ed05c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127ed0ce0 .functor BUFZ 32, L_0x127ed0b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ec34b0_2 .array/port v0x127ec34b0, 2;
L_0x127ed0dd0 .functor BUFZ 32, v0x127ec34b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ec2b50_0 .net *"_ivl_0", 31 0, L_0x127ed05c0;  1 drivers
v0x127ec2c10_0 .net *"_ivl_10", 6 0, L_0x127ed0bc0;  1 drivers
L_0x118078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ec2cb0_0 .net *"_ivl_13", 1 0, L_0x118078a30;  1 drivers
v0x127ec2d50_0 .net *"_ivl_2", 6 0, L_0x127ed0910;  1 drivers
L_0x1180789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ec2e00_0 .net *"_ivl_5", 1 0, L_0x1180789e8;  1 drivers
v0x127ec2ef0_0 .net *"_ivl_8", 31 0, L_0x127ed0b20;  1 drivers
v0x127ec2fa0_0 .net "r_clk", 0 0, v0x127ecac10_0;  alias, 1 drivers
v0x127ec3070_0 .net "r_clk_enable", 0 0, v0x127ecad20_0;  alias, 1 drivers
v0x127ec3100_0 .net "read_data1", 31 0, L_0x127ed0a30;  alias, 1 drivers
v0x127ec3210_0 .net "read_data2", 31 0, L_0x127ed0ce0;  alias, 1 drivers
v0x127ec32a0_0 .net "read_reg1", 4 0, L_0x127ecf8c0;  alias, 1 drivers
v0x127ec3350_0 .net "read_reg2", 4 0, L_0x127ecf500;  alias, 1 drivers
v0x127ec3400_0 .net "register_v0", 31 0, L_0x127ed0dd0;  alias, 1 drivers
v0x127ec34b0 .array "registers", 0 31, 31 0;
v0x127ec3850_0 .net "reset", 0 0, v0x127ecb330_0;  alias, 1 drivers
v0x127ec3920_0 .net "write_control", 0 0, L_0x127ecff50;  alias, 1 drivers
v0x127ec39b0_0 .net "write_data", 31 0, L_0x127ed06b0;  alias, 1 drivers
v0x127ec3b40_0 .net "write_reg", 4 0, L_0x127ecfd80;  alias, 1 drivers
L_0x127ed05c0 .array/port v0x127ec34b0, L_0x127ed0910;
L_0x127ed0910 .concat [ 5 2 0 0], L_0x127ecf8c0, L_0x1180789e8;
L_0x127ed0b20 .array/port v0x127ec34b0, L_0x127ed0bc0;
L_0x127ed0bc0 .concat [ 5 2 0 0], L_0x127ecf500, L_0x118078a30;
    .scope S_0x127ea7990;
T_0 ;
    %wait E_0x127e8e820;
    %load/vec4 v0x127ebdf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x127ebdd80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x127ebde30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x127ebdee0_0;
    %assign/vec4 v0x127ebdd80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127ec2820;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x127ec34b0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x127ec2820;
T_2 ;
    %wait E_0x127ea7ed0;
    %load/vec4 v0x127ec3850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127ec3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x127ec3920_0;
    %load/vec4 v0x127ec3b40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x127ec39b0_0;
    %load/vec4 v0x127ec3b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ec34b0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127ebef80;
T_3 ;
    %wait E_0x127ebf250;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %load/vec4 v0x127ebfe90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x127ebf8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x127ec0220_0;
    %ix/getv 4, v0x127ec00b0_0;
    %shiftl 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x127ec0220_0;
    %ix/getv 4, v0x127ec00b0_0;
    %shiftr 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x127ec0220_0;
    %ix/getv 4, v0x127ec00b0_0;
    %shiftr/s 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x127ec0220_0;
    %load/vec4 v0x127ec0460_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x127ec0220_0;
    %load/vec4 v0x127ec0460_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x127ec0220_0;
    %load/vec4 v0x127ec0460_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x127ec0160_0;
    %pad/s 64;
    %load/vec4 v0x127ec0220_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x127ebfc80_0, 0, 64;
    %load/vec4 v0x127ebfc80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x127ebf9c0_0, 0, 32;
    %load/vec4 v0x127ebfc80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x127ebfb20_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x127ec0460_0;
    %pad/u 64;
    %load/vec4 v0x127ec0530_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x127ebfc80_0, 0, 64;
    %load/vec4 v0x127ebfc80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x127ebf9c0_0, 0, 32;
    %load/vec4 v0x127ebfc80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x127ebfb20_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec0220_0;
    %mod/s;
    %store/vec4 v0x127ebf9c0_0, 0, 32;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec0220_0;
    %div/s;
    %store/vec4 v0x127ebfb20_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %mod;
    %store/vec4 v0x127ebf9c0_0, 0, 32;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %div;
    %store/vec4 v0x127ebfb20_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x127ebfd30_0;
    %store/vec4 v0x127ebf9c0_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x127ebfd30_0;
    %store/vec4 v0x127ebfb20_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec0220_0;
    %add;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %add;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %sub;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %and;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %or;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %xor;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %or;
    %inv;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec0220_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x127ebf760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x127ec0160_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x127ec0160_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x127ec0160_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x127ec0160_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec0220_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ebfde0_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x127ec0160_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x127ec0160_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ebf810_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec0340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec03d0_0;
    %and;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec03d0_0;
    %or;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x127ec0460_0;
    %load/vec4 v0x127ec03d0_0;
    %xor;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x127ec03d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127ec0610_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x127ec0160_0;
    %load/vec4 v0x127ec02b0_0;
    %add;
    %store/vec4 v0x127ebfbd0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x127ec0610_0;
    %store/vec4 v0x127ec0020_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x127ec0760;
T_4 ;
    %wait E_0x127ec09a0;
    %load/vec4 v0x127ec0c20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x127ec0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x127ec0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x127ec0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x127ec0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x127ec0b50_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x127ec0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x127ec0db0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x127ec0db0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x127ec0db0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x127ec0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0db0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec0db0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x127ec0ab0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x127ec0db0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec0cc0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x127ec2130;
T_5 ;
    %wait E_0x127ea7ed0;
    %load/vec4 v0x127ec2710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127ec2440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x127ec2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x127ec24d0_0;
    %assign/vec4 v0x127ec2440_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127ec1a20;
T_6 ;
    %wait E_0x127ea7ed0;
    %load/vec4 v0x127ec2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127ec1d10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x127ec1f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x127ec1dc0_0;
    %assign/vec4 v0x127ec1d10_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x127ec0f90;
T_7 ;
    %wait E_0x127ec11d0;
    %load/vec4 v0x127ec1630_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x127ec1820_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ec1950_0, 4, 8;
    %load/vec4 v0x127ec1820_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ec1950_0, 4, 8;
    %load/vec4 v0x127ec1820_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ec1950_0, 4, 8;
    %load/vec4 v0x127ec1820_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ec1950_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x127ec1630_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x127ec13a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x127ec16c0_0;
    %load/vec4 v0x127ec1460_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec1950_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x127ec1460_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x127ec16c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec1460_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x127ec1950_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x127ec1460_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x127ec16c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ec1460_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec1950_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x127ec1460_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x127ec16c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec1950_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x127ec1630_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x127ec13a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x127ec1770_0;
    %load/vec4 v0x127ec1460_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec1950_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x127ec1460_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x127ec1770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ec1950_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x127ebebc0;
T_8 ;
    %wait E_0x127ebef50;
    %load/vec4 v0x127ec92c0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x127ec8f40_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x127ec8b40_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x127ebebc0;
T_9 ;
    %wait E_0x127ebe630;
    %load/vec4 v0x127ec8730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x127ec8ea0_0;
    %load/vec4 v0x127ec8870_0;
    %add;
    %store/vec4 v0x127ec9bb0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x127ec9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x127ec8ea0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x127ec9360_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x127ec9bb0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x127ec94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x127ec9da0_0;
    %store/vec4 v0x127ec9bb0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x127ec8ea0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x127ec9bb0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x127ebebc0;
T_10 ;
    %wait E_0x127ea7ed0;
    %load/vec4 v0x127ec8990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x127eca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x127ec8ab0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x127ec8ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127ec8a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127eca860_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x127ec8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x127eca860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127eca860_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x127eca860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127eca860_0, 0;
    %load/vec4 v0x127ec8ea0_0;
    %assign/vec4 v0x127ec8ab0_0, 0;
    %load/vec4 v0x127ec9bb0_0;
    %assign/vec4 v0x127ec8ea0_0, 0;
    %load/vec4 v0x127ec8ab0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ec8a20_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x127e94370;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ecac10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x127ecac10_0;
    %inv;
    %store/vec4 v0x127ecac10_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x127e94370;
T_12 ;
    %fork t_1, S_0x127ebe0f0;
    %jmp t_0;
    .scope S_0x127ebe0f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ecb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ecad20_0, 0, 1;
    %wait E_0x127ea7ed0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ecb330_0, 0, 1;
    %wait E_0x127ea7ed0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x127ebe430_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x127ecaed0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x127ebe690_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x127ebe8a0_0, 0, 5;
    %load/vec4 v0x127ebe430_0;
    %store/vec4 v0x127ebe9b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127ebe4f0_0, 0, 16;
    %load/vec4 v0x127ebe690_0;
    %load/vec4 v0x127ebe8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ebe5a0_0, 0, 32;
    %load/vec4 v0x127ebe5a0_0;
    %store/vec4 v0x127ecb1d0_0, 0, 32;
    %load/vec4 v0x127ecaed0_0;
    %load/vec4 v0x127ebe430_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x127ecaed0_0, 0, 32;
    %wait E_0x127ea7ed0;
    %delay 2, 0;
    %load/vec4 v0x127ecaf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x127ecae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x127ebe430_0;
    %addi 1, 0, 5;
    %store/vec4 v0x127ebe430_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x127ebe430_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x127ebe690_0, 0, 6;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x127ebe380_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x127ebea60_0, 0, 5;
    %load/vec4 v0x127ebe430_0;
    %subi 1, 0, 5;
    %store/vec4 v0x127ebe8a0_0, 0, 5;
    %load/vec4 v0x127ebe430_0;
    %store/vec4 v0x127ebe9b0_0, 0, 5;
    %load/vec4 v0x127ebe430_0;
    %addi 15, 0, 5;
    %store/vec4 v0x127ebe7f0_0, 0, 5;
    %load/vec4 v0x127ebe690_0;
    %load/vec4 v0x127ebe8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebea60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ebe740_0, 0, 32;
    %load/vec4 v0x127ebe740_0;
    %store/vec4 v0x127ecb1d0_0, 0, 32;
    %wait E_0x127ea7ed0;
    %delay 2, 0;
    %load/vec4 v0x127ebe430_0;
    %addi 1, 0, 5;
    %store/vec4 v0x127ebe430_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x127ebe430_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x127ebeb10_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x127ebe690_0, 0, 6;
    %load/vec4 v0x127ebe430_0;
    %addi 15, 0, 5;
    %store/vec4 v0x127ebe8a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x127ebe9b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127ebe4f0_0, 0, 16;
    %load/vec4 v0x127ebe690_0;
    %load/vec4 v0x127ebe8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ebe4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ebe5a0_0, 0, 32;
    %load/vec4 v0x127ebe5a0_0;
    %store/vec4 v0x127ecb1d0_0, 0, 32;
    %wait E_0x127ea7ed0;
    %delay 2, 0;
    %load/vec4 v0x127ebe430_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x127ebeb10_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x127ebeb10_0;
    %load/vec4 v0x127ebe430_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %sub;
    %store/vec4 v0x127ebe2c0_0, 0, 32;
    %load/vec4 v0x127ebeb10_0;
    %load/vec4 v0x127ebe430_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x127ebeb10_0, 0, 32;
    %load/vec4 v0x127ecb260_0;
    %load/vec4 v0x127ebe2c0_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x127ebe2c0_0, v0x127ecb260_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x127ebe430_0;
    %addi 1, 0, 5;
    %store/vec4 v0x127ebe430_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x127e94370;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/subu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
