$date
	Sun Jan 12 18:25:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PcTargetAdder_tb $end
$var wire 32 ! pcTarget [31:0] $end
$var reg 32 " immVal [31:0] $end
$var reg 32 # pc [31:0] $end
$scope module uut $end
$var wire 32 $ immVal [31:0] $end
$var wire 32 % pc [31:0] $end
$var wire 32 & signed_immVal [31:0] $end
$var wire 32 ' signed_pc [31:0] $end
$var wire 32 ( pcTarget [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100 (
b10000 '
b100 &
b10000 %
b100 $
b10000 #
b100 "
b10100 !
$end
#10000
b11111111111111111111111111111100 "
b11111111111111111111111111111100 $
b11111111111111111111111111111100 &
b11111100 !
b11111100 (
b100000000 #
b100000000 %
b100000000 '
#20000
b1000000000000 "
b1000000000000 $
b1000000000000 &
b10000000000000000001000000000000 !
b10000000000000000001000000000000 (
b10000000000000000000000000000000 #
b10000000000000000000000000000000 %
b10000000000000000000000000000000 '
#30000
b1 "
b1 $
b1 &
b10000000000000000000000000000000 !
b10000000000000000000000000000000 (
b1111111111111111111111111111111 #
b1111111111111111111111111111111 %
b1111111111111111111111111111111 '
#40000
b11111111111111111111111111111111 "
b11111111111111111111111111111111 $
b11111111111111111111111111111111 &
b11111111111111111111111111111111 !
b11111111111111111111111111111111 (
b0 #
b0 %
b0 '
#50000
