{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 23:28:28 2018 " "Info: Processing started: Mon Dec 10 23:28:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register state.A state.F 405.02 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 405.02 MHz between source register \"state.A\" and destination register \"state.F\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.505 ns + Longest register register " "Info: + Longest register to register delay is 1.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.A 1 REG LCFF_X49_Y9_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N21; Fanout = 3; REG Node = 'state.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.A } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.545 ns) 0.945 ns Selector2~0 2 COMB LCCOMB_X49_Y9_N0 1 " "Info: 2: + IC(0.400 ns) + CELL(0.545 ns) = 0.945 ns; Loc. = LCCOMB_X49_Y9_N0; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { state.A Selector2~0 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.177 ns) 1.409 ns Selector2~1 3 COMB LCCOMB_X49_Y9_N24 1 " "Info: 3: + IC(0.287 ns) + CELL(0.177 ns) = 1.409 ns; Loc. = LCCOMB_X49_Y9_N24; Fanout = 1; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Selector2~0 Selector2~1 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.505 ns state.F 4 REG LCFF_X49_Y9_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.505 ns; Loc. = LCFF_X49_Y9_N25; Fanout = 3; REG Node = 'state.F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~1 state.F } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.818 ns ( 54.35 % ) " "Info: Total cell delay = 0.818 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.687 ns ( 45.65 % ) " "Info: Total interconnect delay = 0.687 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { state.A Selector2~0 Selector2~1 state.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.505 ns" { state.A {} Selector2~0 {} Selector2~1 {} state.F {} } { 0.000ns 0.400ns 0.287ns 0.000ns } { 0.000ns 0.545ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.250 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clock 1 CLK PIN_T21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.250 ns state.F 2 REG LCFF_X49_Y9_N25 3 " "Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N25; Fanout = 3; REG Node = 'state.F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clock state.F } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 65.60 % ) " "Info: Total cell delay = 1.476 ns ( 65.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 34.40 % ) " "Info: Total interconnect delay = 0.774 ns ( 34.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.F {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.250 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clock 1 CLK PIN_T21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.250 ns state.A 2 REG LCFF_X49_Y9_N21 3 " "Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N21; Fanout = 3; REG Node = 'state.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clock state.A } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 65.60 % ) " "Info: Total cell delay = 1.476 ns ( 65.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 34.40 % ) " "Info: Total interconnect delay = 0.774 ns ( 34.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.A {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.F {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.A {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { state.A Selector2~0 Selector2~1 state.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.505 ns" { state.A {} Selector2~0 {} Selector2~1 {} state.F {} } { 0.000ns 0.400ns 0.287ns 0.000ns } { 0.000ns 0.545ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.F {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.A {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { state.F {} } {  } {  } "" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.J W clock 0.610 ns register " "Info: tsu for register \"state.J\" (data pin = \"W\", clock pin = \"clock\") is 0.610 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.898 ns + Longest pin register " "Info: + Longest pin to register delay is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns W 1 PIN PIN_L22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 11; PIN Node = 'W'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.521 ns) 2.802 ns state~21 2 COMB LCCOMB_X49_Y9_N4 1 " "Info: 2: + IC(1.255 ns) + CELL(0.521 ns) = 2.802 ns; Loc. = LCCOMB_X49_Y9_N4; Fanout = 1; COMB Node = 'state~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { W state~21 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.898 ns state.J 3 REG LCFF_X49_Y9_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.898 ns; Loc. = LCFF_X49_Y9_N5; Fanout = 1; REG Node = 'state.J'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~21 state.J } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 56.69 % ) " "Info: Total cell delay = 1.643 ns ( 56.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 43.31 % ) " "Info: Total interconnect delay = 1.255 ns ( 43.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { W state~21 state.J } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { W {} W~combout {} state~21 {} state.J {} } { 0.000ns 0.000ns 1.255ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.250 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clock 1 CLK PIN_T21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.250 ns state.J 2 REG LCFF_X49_Y9_N5 1 " "Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N5; Fanout = 1; REG Node = 'state.J'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clock state.J } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 65.60 % ) " "Info: Total cell delay = 1.476 ns ( 65.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 34.40 % ) " "Info: Total interconnect delay = 0.774 ns ( 34.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.J } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.J {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { W state~21 state.J } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { W {} W~combout {} state~21 {} state.J {} } { 0.000ns 0.000ns 1.255ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.J } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.J {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Z state.K 7.197 ns register " "Info: tco from clock \"clock\" to destination pin \"Z\" through register \"state.K\" is 7.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.250 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clock 1 CLK PIN_T21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.250 ns state.K 2 REG LCFF_X49_Y9_N13 2 " "Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N13; Fanout = 2; REG Node = 'state.K'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clock state.K } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 65.60 % ) " "Info: Total cell delay = 1.476 ns ( 65.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 34.40 % ) " "Info: Total interconnect delay = 0.774 ns ( 34.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.K {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.670 ns + Longest register pin " "Info: + Longest register to pin delay is 4.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.K 1 REG LCFF_X49_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N13; Fanout = 2; REG Node = 'state.K'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.K } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.545 ns) 0.921 ns Z~0 2 COMB LCCOMB_X49_Y9_N22 1 " "Info: 2: + IC(0.376 ns) + CELL(0.545 ns) = 0.921 ns; Loc. = LCCOMB_X49_Y9_N22; Fanout = 1; COMB Node = 'Z~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { state.K Z~0 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(2.870 ns) 4.670 ns Z 3 PIN PIN_Y21 0 " "Info: 3: + IC(0.879 ns) + CELL(2.870 ns) = 4.670 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.749 ns" { Z~0 Z } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.415 ns ( 73.13 % ) " "Info: Total cell delay = 3.415 ns ( 73.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 26.87 % ) " "Info: Total interconnect delay = 1.255 ns ( 26.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.670 ns" { state.K Z~0 Z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.670 ns" { state.K {} Z~0 {} Z {} } { 0.000ns 0.376ns 0.879ns } { 0.000ns 0.545ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.K {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.670 ns" { state.K Z~0 Z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.670 ns" { state.K {} Z~0 {} Z {} } { 0.000ns 0.376ns 0.879ns } { 0.000ns 0.545ns 2.870ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.E W clock 0.002 ns register " "Info: th for register \"state.E\" (data pin = \"W\", clock pin = \"clock\") is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.250 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clock 1 CLK PIN_T21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.250 ns state.E 2 REG LCFF_X49_Y9_N19 1 " "Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N19; Fanout = 1; REG Node = 'state.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clock state.E } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 65.60 % ) " "Info: Total cell delay = 1.476 ns ( 65.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 34.40 % ) " "Info: Total interconnect delay = 0.774 ns ( 34.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.E {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.534 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns W 1 PIN PIN_L22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 11; PIN Node = 'W'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.178 ns) 2.438 ns state~23 2 COMB LCCOMB_X49_Y9_N18 1 " "Info: 2: + IC(1.234 ns) + CELL(0.178 ns) = 2.438 ns; Loc. = LCCOMB_X49_Y9_N18; Fanout = 1; COMB Node = 'state~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { W state~23 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.534 ns state.E 3 REG LCFF_X49_Y9_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.534 ns; Loc. = LCFF_X49_Y9_N19; Fanout = 1; REG Node = 'state.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~23 state.E } "NODE_NAME" } } { "state_machine.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/Finite State Machine/STATES/state_machine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 51.30 % ) " "Info: Total cell delay = 1.300 ns ( 51.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 48.70 % ) " "Info: Total interconnect delay = 1.234 ns ( 48.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { W state~23 state.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { W {} W~combout {} state~23 {} state.E {} } { 0.000ns 0.000ns 1.234ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { clock state.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { clock {} clock~combout {} state.E {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { W state~23 state.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { W {} W~combout {} state~23 {} state.E {} } { 0.000ns 0.000ns 1.234ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 23:28:28 2018 " "Info: Processing ended: Mon Dec 10 23:28:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
