vendor_name = ModelSim
source_file = 1, lab1_vhdl1
source_file = 1, /home/student2/i4wang/coe328/lab1_vhdl1/lab1_vhdl1.vhd
source_file = 1, /home/student2/i4wang/coe328/lab1_vhdl1/lab1_vhdl2.vhd
source_file = 1, /home/student2/i4wang/coe328/lab1_vhdl1/Blockvhdl12.bdf
source_file = 1, /home/student2/i4wang/coe328/lab1_vhdl1/Waveform.vwf
source_file = 1, /home/student2/i4wang/coe328/lab1_vhdl1/db/lab1_vhdl1.cbx.xml
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Blockvhdl12
instance = comp, \w4~I , w4, Blockvhdl12, 1
instance = comp, \w1~I , w1, Blockvhdl12, 1
instance = comp, \w2~I , w2, Blockvhdl12, 1
instance = comp, \x2~I , x2, Blockvhdl12, 1
instance = comp, \inst|f~0 , inst|f~0, Blockvhdl12, 1
instance = comp, \w3~I , w3, Blockvhdl12, 1
instance = comp, \inst|f~1 , inst|f~1, Blockvhdl12, 1
instance = comp, \inst|f~2 , inst|f~2, Blockvhdl12, 1
instance = comp, \f~I , f, Blockvhdl12, 1
