#*******************************************************************************
#**                                                                           **
#** Copyright (C) Infineon Technologies (2020)                                **
#**                                                                           **
#** All rights reserved.                                                      **
#**                                                                           **
#** This document contains proprietary information belonging to Infineon      **
#** Technologies. Passing on and copying of this document, and communication  **
#** of its contents is not permitted without prior written authorization.     **
#**                                                                           **
#*******************************************************************************
#**                                                                           **
#**  FILENAME  : AURIX2G_TC364_LQFP.properties                                **
#**                                                                           **
#**  VERSION   : 1.40.0_26.0.0                                                **
#**                                                                           **
#**  DATE      : 2020-05-15                                                   **
#**                                                                           **
#**  VARIANT   : Variant PC                                                   **
#**                                                                           **
#**  PLATFORM  : Infineon AURIX2G                                             **
#**                                                                           **
#**  AUTHOR    : DL-AUTOSAR-Engineering                                       **
#**                                                                           **
#**  VENDOR    : Infineon Technologies                                        **
#**                                                                           **
#**  TRACEABILITY :                                                           **
#**                                                                           **
#**  DESCRIPTION  : Resource manager for TC364_LQFP                           **
#**                                                                           **
#**                                                                           **
#**  SPECIFICATION(S) : NA                                                    **
#**                                                                           **
#**  MAY BE CHANGED BY USER : no                                              **
#**                                                                           **
#*******************************************************************************
#******************************************************************************
#                            Common Published Info
#******************************************************************************
Rel.Derivate: _TRICORE_TC364_LQFP
Rel.SubDerivate:TC364x_LQFP

#******************************************************************************
#                                    DMA
#******************************************************************************
Dma.MaxDmaChannel: 64
#******************************************************************************
#                                    ADC
#******************************************************************************
Adc.MaxHwUnits:6
Adc.MaxHwUnitId:10
Adc.LastPrimaryHwUnit:3
Adc.MaxSecondaryHwUnits:2

Adc.HwUnitId:HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3,HWUNIT_ADC8,HWUNIT_ADC9
Adc.PrimaryHwUnitId:HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3
Adc.SecondaryHwUnitId:HWUNIT_ADC8,HWUNIT_ADC9

Adc.MaxGroupId:383
Adc.RSCount:3

Adc.AdcChannels_Adc0:G0CH0,G0CH1,G0CH2,G0CH3,G0CH4,G0CH5,G0CH6,G0CH7
Adc.AdcChannels_Adc1:G1CH0,G1CH2,G1CH3,G1CH4,G1CH5
Adc.AdcChannels_Adc2:G2CH0,G2CH1,G2CH4,G2CH5
Adc.AdcChannels_Adc3:G3CH0,G3CH1
Adc.AdcChannels_Adc8:G8CH3,G8CH4,G8CH5,G8CH6,G8CH7,G8CH10,G8CH11,G8CH12,G8CH13,G8CH14,G8CH15
Adc.AdcChannels_Adc9:G9CH0,G9CH3,G9CH4,G9CH5,G9CH6,G9CH7,G9CH8,G9CH9,G9CH10,G9CH11

Adc.AdcChannels_Adcx:G0CH0,G0CH1,G0CH2,G0CH3,G0CH4,G0CH5,G0CH6,G0CH7,\
G1CH0,G1CH2,G1CH3,G1CH4,G1CH5,\
G2CH0,G2CH1,G2CH4,G2CH5,\
G3CH0,G3CH1,\
G8CH3,G8CH4,G8CH5,G8CH6,G8CH7,G8CH10,G8CH11,G8CH12,G8CH13,G8CH14,G8CH15,\
G9CH0,G9CH3,G9CH4,G9CH5,G9CH6,G9CH7,G9CH8,G9CH9,G9CH10,G9CH11

Adc.TriggerSource:ADC_TRIG_NONE,ADC_TRIG_0_GxREQTRA_CCU60_SR3,ADC_TRIG_1_GxREQTRB_CCU61_SR3,ADC_TRIG_2_GxREQTRC_UNUSED,ADC_TRIG_3_GxREQTRD_UNUSED,ADC_TRIG_4_GxREQTRE_UNUSED,ADC_TRIG_5_GxREQTRF_UNUSED,ADC_TRIG_6_GxREQTRG_GTM_ADCx_TRIG4,ADC_TRIG_7_GxREQTRH_ERUIOUTx,ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0,ADC_TRIG_9_GxREQTRJ_GTM_ADCx_TRIG1,ADC_TRIG_10_GxREQTRK_GTM_ADCx_TRIG2,ADC_TRIG_11_GxREQTRL_GTM_ADCx_TRIG3,ADC_TRIG_12_GxREQTRM_EVADC_UNUSED,ADC_TRIG_13_GxREQTRN_EVADC_UNUSED,ADC_TRIG_14_GxREQTRO_EVADC_UNUSED,ADC_TRIG_15_GxREQTRP_GxREQGTySEL
Adc.GatingSource:ADC_GATE_NONE,ADC_GATE_0_GxREQGTA_GTM_ADCx_TRIG0,ADC_GATE_1_GxREQGTB_GTM_ADCx_TRIG1,ADC_GATE_2_GxREQGTC_CCU6061_TRIG0,ADC_GATE_3_GxREQGTD_CCU6061_TRIG1,ADC_GATE_4_GxREQGTE_CCU6061_TRIG2,ADC_GATE_5_GxREQGTF_UNUSED,ADC_GATE_6_GxREQGTG_GTM_ADCx_TRIG4,ADC_GATE_7_GxREQGTH_UNUSED,ADC_GATE_8_GxREQGTI_UNUSED,ADC_GATE_9_GxREQGTJ_UNUSED,ADC_GATE_10_GxREQGTK_GTM_ADCx_TRIG2,ADC_GATE_11_GxREQGTL_GTM_ADCx_TRIG3,ADC_GATE_12_GxREQGTM_ERUPDOUTx,ADC_GATE_13_GxREQGTN_UNUSED,ADC_GATE_14_GxREQGTO_UNUSED

Adc.EruInputConnectionErs_0:ERS_REQ0A_PORTS_P15_4_SEL0,ERS_REQ0B_CCU60_COUT60_SEL1,ERS_REQ0C_Reserved_SEL2,ERS_REQ0D_MSC0_FCLP_SEL3,ERS_REQ0E_Reserved_SEL4,ERS_REQ0F_Reserved_SEL5
Adc.EruInputConnectionErs_1:ERS_REQ1A_PORTS_P14_3_SEL0,ERS_REQ1B_CCU61_COUT60_SEL1,ERS_REQ1C_Reserved_SEL2,ERS_REQ1D_STM0_STMIR0_SEL3,ERS_REQ1E_Reserved_SEL4,ERS_REQ1F_Reserved_SEL5
Adc.EruInputConnectionErs_2:ERS_REQ2A_PORTS_P10_2_SEL0,ERS_REQ2B_PORTS_P02_1_SEL1,ERS_REQ2C_PORTS_P00_4_SEL2,ERS_REQ2D_ERAY0_MT_SEL3,ERS_REQ2E_Reserved_SEL4,ERS_REQ2F_Reserved_SEL5
Adc.EruInputConnectionErs_3:ERS_REQ3A_PORTS_P10_3_SEL0,ERS_REQ3B_PORTS_P14_1_SEL1,ERS_REQ3C_PORTS_P02_0_SEL2,ERS_REQ3D_STM1_STMIR0_SEL3,ERS_REQ3E_Reserved_SEL4,ERS_REQ3F_Reserved_SEL5
Adc.EruInputConnectionErs_4:ERS_REQ4A_PORTS_P33_7_SEL0,ERS_REQ4B_GTM_TOM0_12_SEL1,ERS_REQ4C_GPT120_T3OUT_SEL2,ERS_REQ4D_PORTS_P15_5_SEL3,ERS_REQ4E_Reserved_SEL4,ERS_REQ4F_Reserved_SEL5
Adc.EruInputConnectionErs_5:ERS_REQ5A_PORTS_P15_8_SEL0,ERS_REQ5B_GTM_TOM1_12_SEL1,ERS_REQ5C_GPT120_T6OUT_SEL2,ERS_REQ5D_Reserved_SEL3,ERS_REQ5E_Reserved_SEL4,ERS_REQ5F_Reserved_SEL5
Adc.EruInputConnectionErs_6:ERS_REQ6A_PORTS_P20_0_SEL0,ERS_REQ6B_PORTS_ESR0_SEL1,ERS_REQ6C_Reserved_SEL2,ERS_REQ6D_PORTS_P11_10_SEL3,ERS_REQ6E_Reserved_SEL4,ERS_REQ6F_Reserved_SEL5
Adc.EruInputConnectionErs_7:ERS_REQ7A_PORTS_P20_9_SEL0,ERS_REQ7B_PORTS_ESR1_SEL1,ERS_REQ7C_PORTS_P15_1_SEL2,ERS_REQ7D_Reserved_SEL3,ERS_REQ7E_Reserved_SEL4,ERS_REQ7F_Reserved_SEL5

Adc.EruInputConnectionErs_All:ERS_REQ0A_PORTS_P15_4_SEL0,ERS_REQ0B_CCU60_COUT60_SEL1,ERS_REQ0C_Reserved_SEL2,ERS_REQ0D_MSC0_FCLP_SEL3,ERS_REQ0E_Reserved_SEL4,ERS_REQ0F_Reserved_SEL5,\
ERS_REQ1A_PORTS_P14_3_SEL0,ERS_REQ1B_CCU61_COUT60_SEL1,ERS_REQ1C_Reserved_SEL2,ERS_REQ1D_STM0_STMIR0_SEL3,ERS_REQ1E_Reserved_SEL4,ERS_REQ1F_Reserved_SEL5,\
ERS_REQ2A_PORTS_P10_2_SEL0,ERS_REQ2B_PORTS_P02_1_SEL1,ERS_REQ2C_PORTS_P00_4_SEL2,ERS_REQ2D_ERAY0_MT_SEL3,ERS_REQ2E_Reserved_SEL4,ERS_REQ2F_Reserved_SEL5,\
ERS_REQ3A_PORTS_P10_3_SEL0,ERS_REQ3B_PORTS_P14_1_SEL1,ERS_REQ3C_PORTS_P02_0_SEL2,ERS_REQ3D_STM1_STMIR0_SEL3,ERS_REQ3E_Reserved_SEL4,ERS_REQ3F_Reserved_SEL5,\
ERS_REQ4A_PORTS_P33_7_SEL0,ERS_REQ4B_GTM_TOM0_12_SEL1,ERS_REQ4C_GPT120_T3OUT_SEL2,ERS_REQ4D_PORTS_P15_5_SEL3,ERS_REQ4E_Reserved_SEL4,ERS_REQ4F_Reserved_SEL5,\
ERS_REQ5A_PORTS_P15_8_SEL0,ERS_REQ5B_GTM_TOM1_12_SEL1,ERS_REQ5C_GPT120_T6OUT_SEL2,ERS_REQ5D_Reserved_SEL3,ERS_REQ5E_Reserved_SEL4,ERS_REQ5F_Reserved_SEL5,\
ERS_REQ6A_PORTS_P20_0_SEL0,ERS_REQ6B_PORTS_ESR0_SEL1,ERS_REQ6C_Reserved_SEL2,ERS_REQ6D_PORTS_P11_10_SEL3,ERS_REQ6E_Reserved_SEL4,ERS_REQ6F_Reserved_SEL5,\
ERS_REQ7A_PORTS_P20_9_SEL0,ERS_REQ7B_PORTS_ESR1_SEL1,ERS_REQ7C_PORTS_P15_1_SEL2,ERS_REQ7D_Reserved_SEL3,ERS_REQ7E_Reserved_SEL4,ERS_REQ7F_Reserved_SEL5

Adc.EruOguAdc_0:OGU_0
Adc.EruOguAdc_1:OGU_1
Adc.EruOguAdc_2:OGU_2
Adc.EruOguAdc_3:OGU_3
Adc.EruOguAdc_8:OGU_0
Adc.EruOguAdc_9:OGU_1

Adc.FixedRefChannels:G0CH4,G0CH5,G0CH6,G0CH7
Adc.EnableErrataTC083:0


#******************************************************************************
#                                   GTM
#******************************************************************************
Gtm.Available: true
Gtm.NumberOfTimModules:3
Gtm.NumberOfTimChannels: 8
Gtm.NumberOfTomModules: 2
Gtm.NumberOfTomChannels: 16
Gtm.NumberOfTGCPerTom: 2
Gtm.NumberOfChannelsPerTgc: 8
Gtm.NumberOfAtomModules: 4
Gtm.NumberOfAtomChannels: 8
Gtm.NumberOfAgcPerAtom: 1
Gtm.NumberOfChannelsPerAgc: 8
Gtm.NumberOfTbuChannels: 4
Gtm.NumberOfClusters:4
Gtm.NumberOfMscSets:4
Gtm.NumberofToutSel:17

Gtm.AdcTrig:TRIG_0_NO_TRIGGER,TRIG_1,TRIG_2,TRIG_3,TRIG_4,TRIG_5,TRIG_6,TRIG_7,TRIG_8,TRIG_9,TRIG_10,TRIG_11,TRIG_12,TRIG_13,TRIG_14,TRIG_15
Gtm.DsadcGtmTrig0:TRIG_0_NO_TRIGGER,TRIG_0_TOM_0_6,TRIG_1_TOM_0_7,TRIG_2_TOM_0_13,TRIG_3_TOM_0_14,TRIG_4_ATOM_0_4,TRIG_5_ATOM_0_5,TRIG_6_ATOM_0_6,TRIG_7_ATOM_0_7,TRIG_8_ATOM_1_4,TRIG_9_ATOM_1_5,TRIG_10_ATOM_1_6,TRIG_11_ATOM_1_7
Gtm.DsadcGtmTrig1:TRIG_0_NO_TRIGGER,TRIG_4_ATOM_2_4,TRIG_5_ATOM_2_5,TRIG_6_ATOM_2_6,TRIG_7_ATOM_2_7,TRIG_8_ATOM_3_4,TRIG_9_ATOM_3_5,TRIG_10_ATOM_3_6,TRIG_11_ATOM_3_7
Gtm.DsadcGtmTrig2:TRIG_0_NO_TRIGGER,TRIG_0_TOM_1_7,TRIG_1_TOM_1_14
Gtm.DsadcGtmTrig3:TRIG_0_NO_TRIGGER,TRIG_0_TOM_1_6

Gtm.ClockSelect_Tom:GTM_FIXED_CLOCK_0,GTM_FIXED_CLOCK_1,GTM_FIXED_CLOCK_2,GTM_FIXED_CLOCK_3,GTM_FIXED_CLOCK_4
Gtm.ClockSelect_Atom:GTM_CONFIGURABLE_CLOCK_0,GTM_CONFIGURABLE_CLOCK_1,GTM_CONFIGURABLE_CLOCK_2,GTM_CONFIGURABLE_CLOCK_3,GTM_CONFIGURABLE_CLOCK_4,GTM_CONFIGURABLE_CLOCK_5,GTM_CONFIGURABLE_CLOCK_6,GTM_CONFIGURABLE_CLOCK_7
Gtm.ClockSelect_BMD:GTM_FIXED_CLOCK_0,GTM_FIXED_CLOCK_1,GTM_FIXED_CLOCK_2,GTM_FIXED_CLOCK_3,GTM_FIXED_CLOCK_4,GTM_CONFIGURABLE_CLOCK_0,GTM_CONFIGURABLE_CLOCK_1,GTM_CONFIGURABLE_CLOCK_2,GTM_CONFIGURABLE_CLOCK_3,GTM_CONFIGURABLE_CLOCK_4,GTM_CONFIGURABLE_CLOCK_5,GTM_CONFIGURABLE_CLOCK_6,GTM_CONFIGURABLE_CLOCK_7
Gtm.ClockSelect_Tom_OCU:GTM_FIXED_CLOCK_0,GTM_FIXED_CLOCK_1,GTM_FIXED_CLOCK_2,GTM_FIXED_CLOCK_3,GTM_FIXED_CLOCK_4
Gtm.ClockSelect_Atom_OCU:GTM_CONFIGURABLE_CLOCK_0,GTM_CONFIGURABLE_CLOCK_1,GTM_CONFIGURABLE_CLOCK_2,GTM_CONFIGURABLE_CLOCK_3,GTM_CONFIGURABLE_CLOCK_4,GTM_CONFIGURABLE_CLOCK_5,GTM_CONFIGURABLE_CLOCK_6,GTM_CONFIGURABLE_CLOCK_7,GTM_TBU_TS0,GTM_TBU_TS1,GTM_TBU_TS2
Gtm.ClockSelect_BMD_OCU:GTM_FIXED_CLOCK_0,GTM_FIXED_CLOCK_1,GTM_FIXED_CLOCK_2,GTM_FIXED_CLOCK_3,GTM_FIXED_CLOCK_4,GTM_CONFIGURABLE_CLOCK_0,GTM_CONFIGURABLE_CLOCK_1,GTM_CONFIGURABLE_CLOCK_2,GTM_CONFIGURABLE_CLOCK_3,GTM_CONFIGURABLE_CLOCK_4,GTM_CONFIGURABLE_CLOCK_5,GTM_CONFIGURABLE_CLOCK_6,GTM_CONFIGURABLE_CLOCK_7,GTM_TBU_TS0,GTM_TBU_TS1,GTM_TBU_TS2

Gtm.Atom0Channel0ToutSel:NONE, TOUT0_SELC_2_PORT02_PIN0, TOUT17_SELI_8_PORT00_PIN8, TOUT48_SELC_2_PORT22_PIN1, TOUT53_SELC_2_PORT21_PIN2, TOUT54_SELI_8_PORT21_PIN3, TOUT7_SELI_8_PORT02_PIN7, TOUT85_SELC_2_PORT14_PIN5, TOUT8_SELC_2_PORT02_PIN8, TOUT9_SELC_2_PORT00_PIN0
Gtm.Atom0Channel1ToutSel:NONE, TOUT10_SELC_2_PORT00_PIN1, TOUT11_SELC_2_PORT00_PIN2, TOUT14_SELI_8_PORT00_PIN5, TOUT1_SELC_2_PORT02_PIN1, TOUT31_SELC_2_PORT33_PIN9, TOUT47_SELC_2_PORT22_PIN0, TOUT4_SELI_8_PORT02_PIN4, TOUT50_SELK_10_PORT22_PIN3, TOUT53_SELI_8_PORT21_PIN2, TOUT54_SELC_2_PORT21_PIN3, TOUT55_SELI_8_PORT21_PIN4, TOUT57_SELK_10_PORT21_PIN6, TOUT61_SELK_10_PORT20_PIN3, TOUT84_SELC_2_PORT14_PIN4
Gtm.Atom0Channel2ToutSel:NONE, TOUT12_SELC_2_PORT00_PIN3, TOUT15_SELI_8_PORT00_PIN6, TOUT2_SELC_2_PORT02_PIN2, TOUT33_SELC_2_PORT33_PIN11, TOUT40_SELJ_9_PORT32_PIN4, TOUT42_SELI_8_PORT23_PIN1, TOUT55_SELC_2_PORT21_PIN4, TOUT56_SELI_8_PORT21_PIN5, TOUT58_SELI_8_PORT21_PIN7, TOUT5_SELI_8_PORT02_PIN5, TOUT65_SELK_10_PORT20_PIN9, TOUT83_SELC_2_PORT14_PIN3
Gtm.Atom0Channel3ToutSel:NONE, TOUT13_SELC_2_PORT00_PIN4, TOUT16_SELI_8_PORT00_PIN7, TOUT3_SELC_2_PORT02_PIN3, TOUT42_SELK_10_PORT23_PIN1, TOUT49_SELC_2_PORT22_PIN2, TOUT56_SELC_2_PORT21_PIN5, TOUT59_SELK_10_PORT20_PIN0, TOUT66_SELK_10_PORT20_PIN10, TOUT6_SELI_8_PORT02_PIN6, TOUT82_SELC_2_PORT14_PIN2
Gtm.Atom0Channel4ToutSel:NONE, TOUT13_SELI_8_PORT00_PIN4, TOUT14_SELC_2_PORT00_PIN5, TOUT29_SELK_10_PORT33_PIN7, TOUT3_SELI_8_PORT02_PIN3, TOUT4_SELC_2_PORT02_PIN4, TOUT50_SELC_2_PORT22_PIN3, TOUT57_SELC_2_PORT21_PIN6, TOUT61_SELC_2_PORT20_PIN3, TOUT81_SELC_2_PORT14_PIN1
Gtm.Atom0Channel5ToutSel:NONE, TOUT0_SELI_8_PORT02_PIN0, TOUT15_SELC_2_PORT00_PIN6, TOUT26_SELK_10_PORT33_PIN4, TOUT40_SELC_2_PORT32_PIN4, TOUT58_SELC_2_PORT21_PIN7, TOUT5_SELC_2_PORT02_PIN5, TOUT8_SELI_8_PORT02_PIN8, TOUT9_SELI_8_PORT00_PIN0
Gtm.Atom0Channel6ToutSel:NONE, TOUT10_SELI_8_PORT00_PIN1, TOUT11_SELI_8_PORT00_PIN2, TOUT16_SELC_2_PORT00_PIN7, TOUT1_SELI_8_PORT02_PIN1, TOUT27_SELK_10_PORT33_PIN5, TOUT42_SELC_2_PORT23_PIN1, TOUT59_SELC_2_PORT20_PIN0, TOUT6_SELC_2_PORT02_PIN6
Gtm.Atom0Channel7ToutSel:NONE, TOUT12_SELI_8_PORT00_PIN3, TOUT17_SELC_2_PORT00_PIN8, TOUT28_SELK_10_PORT33_PIN6, TOUT2_SELI_8_PORT02_PIN2, TOUT64_SELC_2_PORT20_PIN8, TOUT7_SELC_2_PORT02_PIN7
Gtm.Atom1Channel0ToutSel:NONE, TOUT0_SELD_3_PORT02_PIN0, TOUT17_SELJ_9_PORT00_PIN8, TOUT68_SELC_2_PORT20_PIN12, TOUT76_SELC_2_PORT15_PIN5, TOUT77_SELC_2_PORT15_PIN6, TOUT7_SELJ_9_PORT02_PIN7, TOUT8_SELD_3_PORT02_PIN8, TOUT9_SELD_3_PORT00_PIN0
Gtm.Atom1Channel1ToutSel:NONE, TOUT103_SELC_2_PORT10_PIN1, TOUT10_SELD_3_PORT00_PIN1, TOUT11_SELD_3_PORT00_PIN2, TOUT14_SELJ_9_PORT00_PIN5, TOUT1_SELD_3_PORT02_PIN1, TOUT31_SELD_3_PORT33_PIN9, TOUT4_SELJ_9_PORT02_PIN4, TOUT61_SELL_11_PORT20_PIN3, TOUT69_SELC_2_PORT20_PIN13, TOUT72_SELJ_9_PORT15_PIN1, TOUT78_SELC_2_PORT15_PIN7, TOUT79_SELC_2_PORT15_PIN8, TOUT86_SELC_2_PORT14_PIN6
Gtm.Atom1Channel2ToutSel:NONE, TOUT104_SELC_2_PORT10_PIN2, TOUT107_SELC_2_PORT10_PIN5, TOUT12_SELD_3_PORT00_PIN3, TOUT15_SELJ_9_PORT00_PIN6, TOUT2_SELD_3_PORT02_PIN2, TOUT33_SELD_3_PORT33_PIN11, TOUT40_SELK_10_PORT32_PIN4, TOUT5_SELJ_9_PORT02_PIN5, TOUT70_SELC_2_PORT20_PIN14, TOUT73_SELJ_9_PORT15_PIN2, TOUT80_SELC_2_PORT14_PIN0
Gtm.Atom1Channel3ToutSel:NONE, TOUT105_SELC_2_PORT10_PIN3, TOUT108_SELC_2_PORT10_PIN6, TOUT13_SELD_3_PORT00_PIN4, TOUT16_SELJ_9_PORT00_PIN7, TOUT3_SELD_3_PORT02_PIN3, TOUT42_SELL_11_PORT23_PIN1, TOUT6_SELJ_9_PORT02_PIN6, TOUT71_SELC_2_PORT15_PIN0, TOUT74_SELJ_9_PORT15_PIN3
Gtm.Atom1Channel4ToutSel:NONE, TOUT105_SELI_8_PORT10_PIN3, TOUT108_SELI_8_PORT10_PIN6, TOUT13_SELJ_9_PORT00_PIN4, TOUT14_SELD_3_PORT00_PIN5, TOUT29_SELL_11_PORT33_PIN7, TOUT3_SELJ_9_PORT02_PIN3, TOUT4_SELD_3_PORT02_PIN4, TOUT61_SELD_3_PORT20_PIN3, TOUT71_SELJ_9_PORT15_PIN0, TOUT72_SELC_2_PORT15_PIN1, TOUT75_SELJ_9_PORT15_PIN4
Gtm.Atom1Channel5ToutSel:NONE, TOUT0_SELJ_9_PORT02_PIN0, TOUT15_SELD_3_PORT00_PIN6, TOUT26_SELL_11_PORT33_PIN4, TOUT40_SELD_3_PORT32_PIN4, TOUT5_SELD_3_PORT02_PIN5, TOUT65_SELC_2_PORT20_PIN9, TOUT73_SELC_2_PORT15_PIN2, TOUT76_SELJ_9_PORT15_PIN5, TOUT77_SELJ_9_PORT15_PIN6, TOUT8_SELJ_9_PORT02_PIN8, TOUT9_SELJ_9_PORT00_PIN0
Gtm.Atom1Channel6ToutSel:NONE, TOUT103_SELI_8_PORT10_PIN1, TOUT10_SELJ_9_PORT00_PIN1, TOUT11_SELJ_9_PORT00_PIN2, TOUT16_SELD_3_PORT00_PIN7, TOUT1_SELJ_9_PORT02_PIN1, TOUT27_SELL_11_PORT33_PIN5, TOUT42_SELD_3_PORT23_PIN1, TOUT66_SELC_2_PORT20_PIN10, TOUT6_SELD_3_PORT02_PIN6, TOUT74_SELC_2_PORT15_PIN3, TOUT78_SELJ_9_PORT15_PIN7
Gtm.Atom1Channel7ToutSel:NONE, TOUT104_SELI_8_PORT10_PIN2, TOUT107_SELI_8_PORT10_PIN5, TOUT12_SELJ_9_PORT00_PIN3, TOUT17_SELD_3_PORT00_PIN8, TOUT28_SELL_11_PORT33_PIN6, TOUT2_SELJ_9_PORT02_PIN2, TOUT67_SELC_2_PORT20_PIN11, TOUT75_SELC_2_PORT15_PIN4, TOUT79_SELJ_9_PORT15_PIN8, TOUT7_SELD_3_PORT02_PIN7
Gtm.Atom2Channel0ToutSel:NONE, TOUT101_SELJ_9_PORT11_PIN12, TOUT108_SELK_10_PORT10_PIN6, TOUT12_SELK_10_PORT00_PIN3, TOUT18_SELC_2_PORT00_PIN9, TOUT26_SELC_2_PORT33_PIN4, TOUT32_SELC_2_PORT33_PIN10, TOUT37_SELK_10_PORT32_PIN1, TOUT94_SELC_2_PORT13_PIN3
Gtm.Atom2Channel1ToutSel:NONE, TOUT105_SELK_10_PORT10_PIN3, TOUT27_SELC_2_PORT33_PIN5, TOUT30_SELI_8_PORT33_PIN8, TOUT34_SELI_8_PORT33_PIN12, TOUT91_SELI_8_PORT13_PIN0, TOUT95_SELC_2_PORT11_PIN2, TOUT98_SELJ_9_PORT11_PIN9, TOUT9_SELK_10_PORT00_PIN0
Gtm.Atom2Channel2ToutSel:NONE, TOUT103_SELK_10_PORT10_PIN1, TOUT10_SELK_10_PORT00_PIN1, TOUT28_SELC_2_PORT33_PIN6, TOUT31_SELJ_9_PORT33_PIN9, TOUT35_SELI_8_PORT33_PIN13, TOUT91_SELK_10_PORT13_PIN0, TOUT92_SELI_8_PORT13_PIN1, TOUT96_SELC_2_PORT11_PIN3, TOUT99_SELJ_9_PORT11_PIN10
Gtm.Atom2Channel3ToutSel:NONE, TOUT100_SELJ_9_PORT11_PIN11, TOUT104_SELK_10_PORT10_PIN2, TOUT107_SELK_10_PORT10_PIN5, TOUT11_SELK_10_PORT00_PIN2, TOUT21_SELC_2_PORT00_PIN12, TOUT29_SELC_2_PORT33_PIN7, TOUT33_SELI_8_PORT33_PIN11, TOUT36_SELI_8_PORT32_PIN0, TOUT62_SELK_10_PORT20_PIN6, TOUT92_SELK_10_PORT13_PIN1, TOUT93_SELI_8_PORT13_PIN2, TOUT97_SELC_2_PORT11_PIN6
Gtm.Atom2Channel4ToutSel:NONE, TOUT29_SELI_8_PORT33_PIN7, TOUT30_SELC_2_PORT33_PIN8, TOUT34_SELC_2_PORT33_PIN12, TOUT57_SELI_8_PORT21_PIN6, TOUT86_SELI_8_PORT14_PIN6, TOUT97_SELJ_9_PORT11_PIN6, TOUT98_SELC_2_PORT11_PIN9
Gtm.Atom2Channel5ToutSel:NONE, TOUT26_SELI_8_PORT33_PIN4, TOUT35_SELC_2_PORT33_PIN13, TOUT59_SELI_8_PORT20_PIN0, TOUT65_SELJ_9_PORT20_PIN9, TOUT91_SELC_2_PORT13_PIN0, TOUT94_SELJ_9_PORT13_PIN3, TOUT99_SELC_2_PORT11_PIN10
Gtm.Atom2Channel6ToutSel:NONE, TOUT100_SELC_2_PORT11_PIN11, TOUT27_SELI_8_PORT33_PIN5, TOUT36_SELC_2_PORT32_PIN0, TOUT62_SELC_2_PORT20_PIN6, TOUT92_SELC_2_PORT13_PIN1, TOUT95_SELJ_9_PORT11_PIN2
Gtm.Atom2Channel7ToutSel:NONE, TOUT101_SELC_2_PORT11_PIN12, TOUT28_SELI_8_PORT33_PIN6, TOUT37_SELC_2_PORT32_PIN1, TOUT61_SELI_8_PORT20_PIN3, TOUT63_SELC_2_PORT20_PIN7, TOUT93_SELC_2_PORT13_PIN2, TOUT96_SELJ_9_PORT11_PIN3
Gtm.Atom3Channel0ToutSel:NONE, TOUT101_SELI_8_PORT11_PIN12, TOUT17_SELK_10_PORT00_PIN8, TOUT18_SELD_3_PORT00_PIN9, TOUT26_SELD_3_PORT33_PIN4, TOUT32_SELD_3_PORT33_PIN10, TOUT37_SELL_11_PORT32_PIN1, TOUT63_SELK_10_PORT20_PIN7, TOUT65_SELI_8_PORT20_PIN9, TOUT76_SELI_8_PORT15_PIN5, TOUT94_SELD_3_PORT13_PIN3
Gtm.Atom3Channel1ToutSel:NONE, TOUT14_SELK_10_PORT00_PIN5, TOUT27_SELD_3_PORT33_PIN5, TOUT30_SELJ_9_PORT33_PIN8, TOUT34_SELJ_9_PORT33_PIN12, TOUT64_SELI_8_PORT20_PIN8, TOUT79_SELI_8_PORT15_PIN8, TOUT91_SELJ_9_PORT13_PIN0, TOUT95_SELD_3_PORT11_PIN2, TOUT98_SELI_8_PORT11_PIN9
Gtm.Atom3Channel2ToutSel:NONE, TOUT15_SELK_10_PORT00_PIN6, TOUT28_SELD_3_PORT33_PIN6, TOUT31_SELK_10_PORT33_PIN9, TOUT35_SELJ_9_PORT33_PIN13, TOUT63_SELI_8_PORT20_PIN7, TOUT78_SELI_8_PORT15_PIN7, TOUT91_SELL_11_PORT13_PIN0, TOUT92_SELJ_9_PORT13_PIN1, TOUT96_SELD_3_PORT11_PIN3, TOUT99_SELI_8_PORT11_PIN10
Gtm.Atom3Channel3ToutSel:NONE, TOUT100_SELI_8_PORT11_PIN11, TOUT16_SELK_10_PORT00_PIN7, TOUT21_SELD_3_PORT00_PIN12, TOUT29_SELD_3_PORT33_PIN7, TOUT33_SELJ_9_PORT33_PIN11, TOUT36_SELJ_9_PORT32_PIN0, TOUT62_SELI_8_PORT20_PIN6, TOUT77_SELI_8_PORT15_PIN6, TOUT92_SELL_11_PORT13_PIN1, TOUT93_SELJ_9_PORT13_PIN2, TOUT97_SELD_3_PORT11_PIN6
Gtm.Atom3Channel4ToutSel:NONE, TOUT21_SELI_8_PORT00_PIN12, TOUT29_SELJ_9_PORT33_PIN7, TOUT30_SELD_3_PORT33_PIN8, TOUT34_SELD_3_PORT33_PIN12, TOUT57_SELJ_9_PORT21_PIN6, TOUT86_SELJ_9_PORT14_PIN6, TOUT97_SELI_8_PORT11_PIN6, TOUT98_SELD_3_PORT11_PIN9
Gtm.Atom3Channel5ToutSel:NONE, TOUT18_SELI_8_PORT00_PIN9, TOUT26_SELJ_9_PORT33_PIN4, TOUT35_SELD_3_PORT33_PIN13, TOUT59_SELJ_9_PORT20_PIN0, TOUT64_SELJ_9_PORT20_PIN8, TOUT91_SELD_3_PORT13_PIN0, TOUT94_SELI_8_PORT13_PIN3, TOUT99_SELD_3_PORT11_PIN10
Gtm.Atom3Channel6ToutSel:NONE, TOUT100_SELD_3_PORT11_PIN11, TOUT27_SELJ_9_PORT33_PIN5, TOUT36_SELD_3_PORT32_PIN0, TOUT62_SELD_3_PORT20_PIN6, TOUT92_SELD_3_PORT13_PIN1, TOUT95_SELI_8_PORT11_PIN2
Gtm.Atom3Channel7ToutSel:NONE, TOUT101_SELD_3_PORT11_PIN12, TOUT28_SELJ_9_PORT33_PIN6, TOUT37_SELD_3_PORT32_PIN1, TOUT61_SELJ_9_PORT20_PIN3, TOUT63_SELD_3_PORT20_PIN7, TOUT93_SELD_3_PORT13_PIN2, TOUT96_SELI_8_PORT11_PIN3

Gtm.Tom0Channel0ToutSel:NONE, TOUT0_SELE_4_PORT02_PIN0, TOUT17_SELE_4_PORT00_PIN8, TOUT18_SELA_0_PORT00_PIN9, TOUT26_SELA_0_PORT33_PIN4, TOUT32_SELA_0_PORT33_PIN10, TOUT34_SELE_4_PORT33_PIN12, TOUT53_SELA_0_PORT21_PIN2, TOUT61_SELF_5_PORT20_PIN3, TOUT72_SELE_4_PORT15_PIN1, TOUT76_SELA_0_PORT15_PIN5, TOUT77_SELA_0_PORT15_PIN6, TOUT7_SELE_4_PORT02_PIN7, TOUT85_SELA_0_PORT14_PIN5, TOUT91_SELE_4_PORT13_PIN0, TOUT9_SELE_4_PORT00_PIN0
Gtm.Tom0Channel1ToutSel:NONE, TOUT103_SELA_0_PORT10_PIN1, TOUT107_SELE_4_PORT10_PIN5, TOUT10_SELE_4_PORT00_PIN1, TOUT14_SELE_4_PORT00_PIN5, TOUT1_SELE_4_PORT02_PIN1, TOUT27_SELA_0_PORT33_PIN5, TOUT30_SELE_4_PORT33_PIN8, TOUT31_SELA_0_PORT33_PIN9, TOUT35_SELE_4_PORT33_PIN13, TOUT4_SELE_4_PORT02_PIN4, TOUT54_SELA_0_PORT21_PIN3, TOUT57_SELE_4_PORT21_PIN6, TOUT73_SELE_4_PORT15_PIN2, TOUT78_SELA_0_PORT15_PIN7, TOUT86_SELA_0_PORT14_PIN6, TOUT92_SELE_4_PORT13_PIN1
Gtm.Tom0Channel2ToutSel:NONE, TOUT104_SELA_0_PORT10_PIN2, TOUT107_SELA_0_PORT10_PIN5, TOUT108_SELE_4_PORT10_PIN6, TOUT11_SELE_4_PORT00_PIN2, TOUT15_SELE_4_PORT00_PIN6, TOUT28_SELA_0_PORT33_PIN6, TOUT2_SELE_4_PORT02_PIN2, TOUT33_SELA_0_PORT33_PIN11, TOUT40_SELG_6_PORT32_PIN4, TOUT55_SELA_0_PORT21_PIN4, TOUT58_SELE_4_PORT21_PIN7, TOUT5_SELE_4_PORT02_PIN5, TOUT74_SELE_4_PORT15_PIN3, TOUT79_SELA_0_PORT15_PIN8, TOUT93_SELE_4_PORT13_PIN2
Gtm.Tom0Channel3ToutSel:NONE, TOUT105_SELA_0_PORT10_PIN3, TOUT108_SELA_0_PORT10_PIN6, TOUT12_SELE_4_PORT00_PIN3, TOUT16_SELE_4_PORT00_PIN7, TOUT21_SELA_0_PORT00_PIN12, TOUT29_SELA_0_PORT33_PIN7, TOUT3_SELE_4_PORT02_PIN3, TOUT42_SELG_6_PORT23_PIN1, TOUT56_SELA_0_PORT21_PIN5, TOUT59_SELE_4_PORT20_PIN0, TOUT6_SELE_4_PORT02_PIN6, TOUT71_SELE_4_PORT15_PIN0, TOUT75_SELE_4_PORT15_PIN4, TOUT80_SELA_0_PORT14_PIN0, TOUT94_SELE_4_PORT13_PIN3
Gtm.Tom0Channel4ToutSel:NONE, TOUT0_SELG_6_PORT02_PIN0, TOUT10_SELG_6_PORT00_PIN1, TOUT1_SELG_6_PORT02_PIN1, TOUT29_SELE_4_PORT33_PIN7, TOUT30_SELA_0_PORT33_PIN8, TOUT36_SELE_4_PORT32_PIN0, TOUT37_SELE_4_PORT32_PIN1, TOUT53_SELG_6_PORT21_PIN2, TOUT54_SELG_6_PORT21_PIN3, TOUT56_SELE_4_PORT21_PIN5, TOUT57_SELA_0_PORT21_PIN6, TOUT64_SELF_5_PORT20_PIN8, TOUT65_SELF_5_PORT20_PIN9, TOUT72_SELG_6_PORT15_PIN1, TOUT73_SELG_6_PORT15_PIN2, TOUT81_SELA_0_PORT14_PIN1, TOUT8_SELG_6_PORT02_PIN8, TOUT94_SELG_6_PORT13_PIN3, TOUT95_SELF_5_PORT11_PIN2, TOUT96_SELG_6_PORT11_PIN3, TOUT9_SELG_6_PORT00_PIN0
Gtm.Tom0Channel5ToutSel:NONE, TOUT11_SELG_6_PORT00_PIN2, TOUT12_SELG_6_PORT00_PIN3, TOUT26_SELE_4_PORT33_PIN4, TOUT27_SELG_6_PORT33_PIN5, TOUT28_SELG_6_PORT33_PIN6, TOUT2_SELG_6_PORT02_PIN2, TOUT32_SELE_4_PORT33_PIN10, TOUT37_SELG_6_PORT32_PIN1, TOUT3_SELG_6_PORT02_PIN3, TOUT40_SELA_0_PORT32_PIN4, TOUT53_SELE_4_PORT21_PIN2, TOUT55_SELG_6_PORT21_PIN4, TOUT56_SELG_6_PORT21_PIN5, TOUT58_SELA_0_PORT21_PIN7, TOUT66_SELF_5_PORT20_PIN10, TOUT67_SELF_5_PORT20_PIN11, TOUT74_SELG_6_PORT15_PIN3, TOUT76_SELG_6_PORT15_PIN5, TOUT77_SELF_5_PORT15_PIN6, TOUT82_SELA_0_PORT14_PIN2, TOUT91_SELA_0_PORT13_PIN0, TOUT96_SELF_5_PORT11_PIN3, TOUT97_SELF_5_PORT11_PIN6
Gtm.Tom0Channel6ToutSel:NONE, TOUT13_SELG_6_PORT00_PIN4, TOUT14_SELG_6_PORT00_PIN5, TOUT27_SELE_4_PORT33_PIN5, TOUT29_SELG_6_PORT33_PIN7, TOUT30_SELG_6_PORT33_PIN8, TOUT31_SELE_4_PORT33_PIN9, TOUT40_SELE_4_PORT32_PIN4, TOUT42_SELA_0_PORT23_PIN1, TOUT48_SELG_6_PORT22_PIN1, TOUT49_SELG_6_PORT22_PIN2, TOUT4_SELG_6_PORT02_PIN4, TOUT54_SELE_4_PORT21_PIN3, TOUT59_SELA_0_PORT20_PIN0, TOUT5_SELG_6_PORT02_PIN5, TOUT68_SELF_5_PORT20_PIN12, TOUT69_SELF_5_PORT20_PIN13, TOUT78_SELF_5_PORT15_PIN7, TOUT80_SELE_4_PORT14_PIN0, TOUT82_SELE_4_PORT14_PIN2, TOUT83_SELA_0_PORT14_PIN3, TOUT86_SELE_4_PORT14_PIN6, TOUT91_SELG_6_PORT13_PIN0, TOUT92_SELA_0_PORT13_PIN1, TOUT97_SELG_6_PORT11_PIN6, TOUT98_SELF_5_PORT11_PIN9, TOUT99_SELF_5_PORT11_PIN10
Gtm.Tom0Channel7ToutSel:NONE, TOUT100_SELF_5_PORT11_PIN11, TOUT101_SELF_5_PORT11_PIN12, TOUT15_SELG_6_PORT00_PIN6, TOUT16_SELG_6_PORT00_PIN7, TOUT28_SELE_4_PORT33_PIN6, TOUT31_SELG_6_PORT33_PIN9, TOUT32_SELG_6_PORT33_PIN10, TOUT33_SELE_4_PORT33_PIN11, TOUT42_SELE_4_PORT23_PIN1, TOUT50_SELG_6_PORT22_PIN3, TOUT55_SELE_4_PORT21_PIN4, TOUT6_SELG_6_PORT02_PIN6, TOUT70_SELF_5_PORT20_PIN14, TOUT71_SELG_6_PORT15_PIN0, TOUT79_SELF_5_PORT15_PIN8, TOUT7_SELG_6_PORT02_PIN7, TOUT81_SELE_4_PORT14_PIN1, TOUT84_SELA_0_PORT14_PIN4, TOUT92_SELG_6_PORT13_PIN1, TOUT93_SELA_0_PORT13_PIN2
Gtm.Tom0Channel8ToutSel:NONE, TOUT0_SELA_0_PORT02_PIN0, TOUT48_SELA_0_PORT22_PIN1, TOUT8_SELA_0_PORT02_PIN8, TOUT94_SELA_0_PORT13_PIN3, TOUT95_SELA_0_PORT11_PIN2, TOUT9_SELA_0_PORT00_PIN0
Gtm.Tom0Channel9ToutSel:NONE, TOUT10_SELA_0_PORT00_PIN1, TOUT11_SELA_0_PORT00_PIN2, TOUT1_SELA_0_PORT02_PIN1, TOUT47_SELA_0_PORT22_PIN0
Gtm.Tom0Channel10ToutSel:NONE, TOUT12_SELA_0_PORT00_PIN3, TOUT2_SELA_0_PORT02_PIN2, TOUT96_SELA_0_PORT11_PIN3
Gtm.Tom0Channel11ToutSel:NONE, TOUT13_SELA_0_PORT00_PIN4, TOUT3_SELA_0_PORT02_PIN3, TOUT49_SELA_0_PORT22_PIN2, TOUT97_SELA_0_PORT11_PIN6
Gtm.Tom0Channel12ToutSel:NONE, TOUT14_SELA_0_PORT00_PIN5, TOUT4_SELA_0_PORT02_PIN4, TOUT50_SELA_0_PORT22_PIN3, TOUT98_SELA_0_PORT11_PIN9
Gtm.Tom0Channel13ToutSel:NONE, TOUT15_SELA_0_PORT00_PIN6, TOUT5_SELA_0_PORT02_PIN5, TOUT99_SELA_0_PORT11_PIN10
Gtm.Tom0Channel14ToutSel:NONE, TOUT100_SELA_0_PORT11_PIN11, TOUT16_SELA_0_PORT00_PIN7, TOUT6_SELA_0_PORT02_PIN6
Gtm.Tom0Channel15ToutSel:NONE, TOUT101_SELA_0_PORT11_PIN12, TOUT17_SELA_0_PORT00_PIN8, TOUT42_SELB_1_PORT23_PIN1, TOUT7_SELA_0_PORT02_PIN7
Gtm.Tom1Channel0ToutSel:NONE, TOUT0_SELF_5_PORT02_PIN0, TOUT17_SELF_5_PORT00_PIN8, TOUT18_SELB_1_PORT00_PIN9, TOUT26_SELB_1_PORT33_PIN4, TOUT32_SELB_1_PORT33_PIN10, TOUT34_SELF_5_PORT33_PIN12, TOUT68_SELA_0_PORT20_PIN12, TOUT75_SELF_5_PORT15_PIN4, TOUT76_SELB_1_PORT15_PIN5, TOUT77_SELB_1_PORT15_PIN6, TOUT7_SELF_5_PORT02_PIN7, TOUT85_SELB_1_PORT14_PIN5, TOUT8_SELB_1_PORT02_PIN8, TOUT9_SELB_1_PORT00_PIN0
Gtm.Tom1Channel1ToutSel:NONE, TOUT10_SELB_1_PORT00_PIN1, TOUT11_SELB_1_PORT00_PIN2, TOUT14_SELF_5_PORT00_PIN5, TOUT1_SELF_5_PORT02_PIN1, TOUT27_SELB_1_PORT33_PIN5, TOUT30_SELF_5_PORT33_PIN8, TOUT31_SELB_1_PORT33_PIN9, TOUT35_SELF_5_PORT33_PIN13, TOUT4_SELF_5_PORT02_PIN4, TOUT69_SELA_0_PORT20_PIN13, TOUT72_SELF_5_PORT15_PIN1, TOUT78_SELB_1_PORT15_PIN7, TOUT86_SELB_1_PORT14_PIN6
Gtm.Tom1Channel2ToutSel:NONE, TOUT12_SELB_1_PORT00_PIN3, TOUT15_SELF_5_PORT00_PIN6, TOUT28_SELB_1_PORT33_PIN6, TOUT2_SELF_5_PORT02_PIN2, TOUT33_SELB_1_PORT33_PIN11, TOUT40_SELH_7_PORT32_PIN4, TOUT5_SELF_5_PORT02_PIN5, TOUT70_SELA_0_PORT20_PIN14, TOUT73_SELF_5_PORT15_PIN2, TOUT79_SELB_1_PORT15_PIN8
Gtm.Tom1Channel3ToutSel:NONE, TOUT13_SELB_1_PORT00_PIN4, TOUT16_SELF_5_PORT00_PIN7, TOUT21_SELB_1_PORT00_PIN12, TOUT29_SELB_1_PORT33_PIN7, TOUT3_SELF_5_PORT02_PIN3, TOUT6_SELF_5_PORT02_PIN6, TOUT71_SELA_0_PORT15_PIN0, TOUT74_SELF_5_PORT15_PIN3, TOUT80_SELB_1_PORT14_PIN0
Gtm.Tom1Channel4ToutSel:NONE, TOUT0_SELH_7_PORT02_PIN0, TOUT10_SELH_7_PORT00_PIN1, TOUT13_SELF_5_PORT00_PIN4, TOUT14_SELB_1_PORT00_PIN5, TOUT1_SELH_7_PORT02_PIN1, TOUT21_SELF_5_PORT00_PIN12, TOUT29_SELF_5_PORT33_PIN7, TOUT30_SELB_1_PORT33_PIN8, TOUT36_SELF_5_PORT32_PIN0, TOUT37_SELF_5_PORT32_PIN1, TOUT53_SELH_7_PORT21_PIN2, TOUT54_SELH_7_PORT21_PIN3, TOUT64_SELG_6_PORT20_PIN8, TOUT65_SELG_6_PORT20_PIN9, TOUT71_SELF_5_PORT15_PIN0, TOUT72_SELA_0_PORT15_PIN1, TOUT73_SELH_7_PORT15_PIN2, TOUT81_SELB_1_PORT14_PIN1, TOUT8_SELH_7_PORT02_PIN8, TOUT94_SELH_7_PORT13_PIN3, TOUT95_SELH_7_PORT11_PIN2, TOUT9_SELH_7_PORT00_PIN0
Gtm.Tom1Channel5ToutSel:NONE, TOUT11_SELH_7_PORT00_PIN2, TOUT12_SELH_7_PORT00_PIN3, TOUT15_SELB_1_PORT00_PIN6, TOUT18_SELF_5_PORT00_PIN9, TOUT26_SELF_5_PORT33_PIN4, TOUT27_SELH_7_PORT33_PIN5, TOUT28_SELH_7_PORT33_PIN6, TOUT2_SELH_7_PORT02_PIN2, TOUT32_SELF_5_PORT33_PIN10, TOUT37_SELH_7_PORT32_PIN1, TOUT3_SELH_7_PORT02_PIN3, TOUT40_SELB_1_PORT32_PIN4, TOUT55_SELH_7_PORT21_PIN4, TOUT56_SELH_7_PORT21_PIN5, TOUT66_SELG_6_PORT20_PIN10, TOUT67_SELG_6_PORT20_PIN11, TOUT73_SELA_0_PORT15_PIN2, TOUT74_SELH_7_PORT15_PIN3, TOUT76_SELH_7_PORT15_PIN5, TOUT77_SELG_6_PORT15_PIN6, TOUT82_SELB_1_PORT14_PIN2, TOUT96_SELH_7_PORT11_PIN3, TOUT97_SELH_7_PORT11_PIN6, TOUT9_SELF_5_PORT00_PIN0
Gtm.Tom1Channel6ToutSel:NONE, TOUT10_SELF_5_PORT00_PIN1, TOUT11_SELF_5_PORT00_PIN2, TOUT13_SELH_7_PORT00_PIN4, TOUT14_SELH_7_PORT00_PIN5, TOUT16_SELB_1_PORT00_PIN7, TOUT27_SELF_5_PORT33_PIN5, TOUT29_SELH_7_PORT33_PIN7, TOUT30_SELH_7_PORT33_PIN8, TOUT31_SELF_5_PORT33_PIN9, TOUT40_SELF_5_PORT32_PIN4, TOUT48_SELH_7_PORT22_PIN1, TOUT49_SELH_7_PORT22_PIN2, TOUT4_SELH_7_PORT02_PIN4, TOUT5_SELH_7_PORT02_PIN5, TOUT68_SELG_6_PORT20_PIN12, TOUT69_SELG_6_PORT20_PIN13, TOUT74_SELA_0_PORT15_PIN3, TOUT78_SELG_6_PORT15_PIN7, TOUT80_SELF_5_PORT14_PIN0, TOUT82_SELF_5_PORT14_PIN2, TOUT83_SELB_1_PORT14_PIN3, TOUT91_SELH_7_PORT13_PIN0, TOUT98_SELH_7_PORT11_PIN9, TOUT99_SELH_7_PORT11_PIN10
Gtm.Tom1Channel7ToutSel:NONE, TOUT100_SELH_7_PORT11_PIN11, TOUT101_SELH_7_PORT11_PIN12, TOUT12_SELF_5_PORT00_PIN3, TOUT15_SELH_7_PORT00_PIN6, TOUT16_SELH_7_PORT00_PIN7, TOUT17_SELB_1_PORT00_PIN8, TOUT28_SELF_5_PORT33_PIN6, TOUT31_SELH_7_PORT33_PIN9, TOUT32_SELH_7_PORT33_PIN10, TOUT33_SELF_5_PORT33_PIN11, TOUT42_SELF_5_PORT23_PIN1, TOUT50_SELH_7_PORT22_PIN3, TOUT64_SELA_0_PORT20_PIN8, TOUT6_SELH_7_PORT02_PIN6, TOUT70_SELG_6_PORT20_PIN14, TOUT71_SELH_7_PORT15_PIN0, TOUT75_SELA_0_PORT15_PIN4, TOUT79_SELG_6_PORT15_PIN8, TOUT7_SELH_7_PORT02_PIN7, TOUT81_SELF_5_PORT14_PIN1, TOUT84_SELB_1_PORT14_PIN4, TOUT92_SELH_7_PORT13_PIN1, TOUT93_SELH_7_PORT13_PIN2
Gtm.Tom1Channel8ToutSel:NONE, TOUT0_SELB_1_PORT02_PIN0
Gtm.Tom1Channel9ToutSel:NONE, TOUT1_SELB_1_PORT02_PIN1
Gtm.Tom1Channel10ToutSel:NONE, TOUT2_SELB_1_PORT02_PIN2, TOUT62_SELA_0_PORT20_PIN6
Gtm.Tom1Channel11ToutSel:NONE, TOUT3_SELB_1_PORT02_PIN3, TOUT63_SELA_0_PORT20_PIN7
Gtm.Tom1Channel12ToutSel:NONE, TOUT34_SELA_0_PORT33_PIN12, TOUT4_SELB_1_PORT02_PIN4, TOUT61_SELA_0_PORT20_PIN3
Gtm.Tom1Channel13ToutSel:NONE, TOUT35_SELA_0_PORT33_PIN13, TOUT5_SELB_1_PORT02_PIN5, TOUT65_SELA_0_PORT20_PIN9
Gtm.Tom1Channel14ToutSel:NONE, TOUT36_SELA_0_PORT32_PIN0, TOUT66_SELA_0_PORT20_PIN10, TOUT6_SELB_1_PORT02_PIN6
Gtm.Tom1Channel15ToutSel:NONE, TOUT37_SELA_0_PORT32_PIN1, TOUT67_SELA_0_PORT20_PIN11, TOUT7_SELB_1_PORT02_PIN7

Gtm.TomBMDChannelToutSel:NONE,TOUT0_SELE_4_PORT02_PIN0,TOUT17_SELE_4_PORT00_PIN8,TOUT18_SELA_0_PORT00_PIN9,TOUT26_SELA_0_PORT33_PIN4,TOUT32_SELA_0_PORT33_PIN10,TOUT34_SELE_4_PORT33_PIN12,TOUT53_SELA_0_PORT21_PIN2,TOUT61_SELF_5_PORT20_PIN3,TOUT72_SELE_4_PORT15_PIN1,TOUT76_SELA_0_PORT15_PIN5,TOUT77_SELA_0_PORT15_PIN6,TOUT7_SELE_4_PORT02_PIN7,TOUT85_SELA_0_PORT14_PIN5,TOUT91_SELE_4_PORT13_PIN0,TOUT9_SELE_4_PORT00_PIN0 ,\
TOUT103_SELA_0_PORT10_PIN1,TOUT107_SELE_4_PORT10_PIN5,TOUT10_SELE_4_PORT00_PIN1,TOUT14_SELE_4_PORT00_PIN5,TOUT1_SELE_4_PORT02_PIN1,TOUT27_SELA_0_PORT33_PIN5,TOUT30_SELE_4_PORT33_PIN8,TOUT31_SELA_0_PORT33_PIN9,TOUT35_SELE_4_PORT33_PIN13,TOUT4_SELE_4_PORT02_PIN4,TOUT54_SELA_0_PORT21_PIN3,TOUT57_SELE_4_PORT21_PIN6,TOUT73_SELE_4_PORT15_PIN2,TOUT78_SELA_0_PORT15_PIN7,TOUT86_SELA_0_PORT14_PIN6,TOUT92_SELE_4_PORT13_PIN1 ,\
TOUT104_SELA_0_PORT10_PIN2,TOUT107_SELA_0_PORT10_PIN5,TOUT108_SELE_4_PORT10_PIN6,TOUT11_SELE_4_PORT00_PIN2,TOUT15_SELE_4_PORT00_PIN6,TOUT28_SELA_0_PORT33_PIN6,TOUT2_SELE_4_PORT02_PIN2,TOUT33_SELA_0_PORT33_PIN11,TOUT40_SELG_6_PORT32_PIN4,TOUT55_SELA_0_PORT21_PIN4,TOUT58_SELE_4_PORT21_PIN7,TOUT5_SELE_4_PORT02_PIN5,TOUT74_SELE_4_PORT15_PIN3,TOUT79_SELA_0_PORT15_PIN8,TOUT93_SELE_4_PORT13_PIN2 ,\
TOUT105_SELA_0_PORT10_PIN3,TOUT108_SELA_0_PORT10_PIN6,TOUT12_SELE_4_PORT00_PIN3,TOUT16_SELE_4_PORT00_PIN7,TOUT21_SELA_0_PORT00_PIN12,TOUT29_SELA_0_PORT33_PIN7,TOUT3_SELE_4_PORT02_PIN3,TOUT42_SELG_6_PORT23_PIN1,TOUT56_SELA_0_PORT21_PIN5,TOUT59_SELE_4_PORT20_PIN0,TOUT6_SELE_4_PORT02_PIN6,TOUT71_SELE_4_PORT15_PIN0,TOUT75_SELE_4_PORT15_PIN4,TOUT80_SELA_0_PORT14_PIN0,TOUT94_SELE_4_PORT13_PIN3 ,\
TOUT0_SELG_6_PORT02_PIN0,TOUT10_SELG_6_PORT00_PIN1,TOUT1_SELG_6_PORT02_PIN1,TOUT29_SELE_4_PORT33_PIN7,TOUT30_SELA_0_PORT33_PIN8,TOUT36_SELE_4_PORT32_PIN0,TOUT37_SELE_4_PORT32_PIN1,TOUT53_SELG_6_PORT21_PIN2,TOUT54_SELG_6_PORT21_PIN3,TOUT56_SELE_4_PORT21_PIN5,TOUT57_SELA_0_PORT21_PIN6,TOUT64_SELF_5_PORT20_PIN8,TOUT65_SELF_5_PORT20_PIN9,TOUT72_SELG_6_PORT15_PIN1,TOUT73_SELG_6_PORT15_PIN2,TOUT81_SELA_0_PORT14_PIN1,TOUT8_SELG_6_PORT02_PIN8,TOUT94_SELG_6_PORT13_PIN3,TOUT95_SELF_5_PORT11_PIN2,TOUT96_SELG_6_PORT11_PIN3,TOUT9_SELG_6_PORT00_PIN0 ,\
TOUT11_SELG_6_PORT00_PIN2,TOUT12_SELG_6_PORT00_PIN3,TOUT26_SELE_4_PORT33_PIN4,TOUT27_SELG_6_PORT33_PIN5,TOUT28_SELG_6_PORT33_PIN6,TOUT2_SELG_6_PORT02_PIN2,TOUT32_SELE_4_PORT33_PIN10,TOUT37_SELG_6_PORT32_PIN1,TOUT3_SELG_6_PORT02_PIN3,TOUT40_SELA_0_PORT32_PIN4,TOUT53_SELE_4_PORT21_PIN2,TOUT55_SELG_6_PORT21_PIN4,TOUT56_SELG_6_PORT21_PIN5,TOUT58_SELA_0_PORT21_PIN7,TOUT66_SELF_5_PORT20_PIN10,TOUT67_SELF_5_PORT20_PIN11,TOUT74_SELG_6_PORT15_PIN3,TOUT76_SELG_6_PORT15_PIN5,TOUT77_SELF_5_PORT15_PIN6,TOUT82_SELA_0_PORT14_PIN2,TOUT91_SELA_0_PORT13_PIN0,TOUT96_SELF_5_PORT11_PIN3,TOUT97_SELF_5_PORT11_PIN6 ,\
TOUT13_SELG_6_PORT00_PIN4,TOUT14_SELG_6_PORT00_PIN5,TOUT27_SELE_4_PORT33_PIN5,TOUT29_SELG_6_PORT33_PIN7,TOUT30_SELG_6_PORT33_PIN8,TOUT31_SELE_4_PORT33_PIN9,TOUT40_SELE_4_PORT32_PIN4,TOUT42_SELA_0_PORT23_PIN1,TOUT48_SELG_6_PORT22_PIN1,TOUT49_SELG_6_PORT22_PIN2,TOUT4_SELG_6_PORT02_PIN4,TOUT54_SELE_4_PORT21_PIN3,TOUT59_SELA_0_PORT20_PIN0,TOUT5_SELG_6_PORT02_PIN5,TOUT68_SELF_5_PORT20_PIN12,TOUT69_SELF_5_PORT20_PIN13,TOUT78_SELF_5_PORT15_PIN7,TOUT80_SELE_4_PORT14_PIN0,TOUT82_SELE_4_PORT14_PIN2,TOUT83_SELA_0_PORT14_PIN3,TOUT86_SELE_4_PORT14_PIN6,TOUT91_SELG_6_PORT13_PIN0,TOUT92_SELA_0_PORT13_PIN1,TOUT97_SELG_6_PORT11_PIN6,TOUT98_SELF_5_PORT11_PIN9,TOUT99_SELF_5_PORT11_PIN10 ,\
TOUT100_SELF_5_PORT11_PIN11,TOUT101_SELF_5_PORT11_PIN12,TOUT15_SELG_6_PORT00_PIN6,TOUT16_SELG_6_PORT00_PIN7,TOUT28_SELE_4_PORT33_PIN6,TOUT31_SELG_6_PORT33_PIN9,TOUT32_SELG_6_PORT33_PIN10,TOUT33_SELE_4_PORT33_PIN11,TOUT42_SELE_4_PORT23_PIN1,TOUT50_SELG_6_PORT22_PIN3,TOUT55_SELE_4_PORT21_PIN4,TOUT6_SELG_6_PORT02_PIN6,TOUT70_SELF_5_PORT20_PIN14,TOUT71_SELG_6_PORT15_PIN0,TOUT79_SELF_5_PORT15_PIN8,TOUT7_SELG_6_PORT02_PIN7,TOUT81_SELE_4_PORT14_PIN1,TOUT84_SELA_0_PORT14_PIN4,TOUT92_SELG_6_PORT13_PIN1,TOUT93_SELA_0_PORT13_PIN2 ,\
TOUT0_SELA_0_PORT02_PIN0,TOUT48_SELA_0_PORT22_PIN1,TOUT8_SELA_0_PORT02_PIN8,TOUT94_SELA_0_PORT13_PIN3,TOUT95_SELA_0_PORT11_PIN2,TOUT9_SELA_0_PORT00_PIN0 ,\
TOUT10_SELA_0_PORT00_PIN1,TOUT11_SELA_0_PORT00_PIN2,TOUT1_SELA_0_PORT02_PIN1,TOUT47_SELA_0_PORT22_PIN0 ,\
TOUT12_SELA_0_PORT00_PIN3,TOUT2_SELA_0_PORT02_PIN2,TOUT96_SELA_0_PORT11_PIN3 ,\
TOUT13_SELA_0_PORT00_PIN4,TOUT3_SELA_0_PORT02_PIN3,TOUT49_SELA_0_PORT22_PIN2,TOUT97_SELA_0_PORT11_PIN6 ,\
TOUT14_SELA_0_PORT00_PIN5,TOUT4_SELA_0_PORT02_PIN4,TOUT50_SELA_0_PORT22_PIN3,TOUT98_SELA_0_PORT11_PIN9 ,\
TOUT15_SELA_0_PORT00_PIN6,TOUT5_SELA_0_PORT02_PIN5,TOUT99_SELA_0_PORT11_PIN10 ,\
TOUT100_SELA_0_PORT11_PIN11,TOUT16_SELA_0_PORT00_PIN7,TOUT6_SELA_0_PORT02_PIN6 ,\
TOUT101_SELA_0_PORT11_PIN12,TOUT17_SELA_0_PORT00_PIN8,TOUT42_SELB_1_PORT23_PIN1,TOUT7_SELA_0_PORT02_PIN7,\
TOUT0_SELF_5_PORT02_PIN0,TOUT17_SELF_5_PORT00_PIN8,TOUT18_SELB_1_PORT00_PIN9,TOUT26_SELB_1_PORT33_PIN4,TOUT32_SELB_1_PORT33_PIN10,TOUT34_SELF_5_PORT33_PIN12,TOUT68_SELA_0_PORT20_PIN12,TOUT75_SELF_5_PORT15_PIN4,TOUT76_SELB_1_PORT15_PIN5,TOUT77_SELB_1_PORT15_PIN6,TOUT7_SELF_5_PORT02_PIN7,TOUT85_SELB_1_PORT14_PIN5,TOUT8_SELB_1_PORT02_PIN8,TOUT9_SELB_1_PORT00_PIN0 ,\
TOUT10_SELB_1_PORT00_PIN1,TOUT11_SELB_1_PORT00_PIN2,TOUT14_SELF_5_PORT00_PIN5,TOUT1_SELF_5_PORT02_PIN1,TOUT27_SELB_1_PORT33_PIN5,TOUT30_SELF_5_PORT33_PIN8,TOUT31_SELB_1_PORT33_PIN9,TOUT35_SELF_5_PORT33_PIN13,TOUT4_SELF_5_PORT02_PIN4,TOUT69_SELA_0_PORT20_PIN13,TOUT72_SELF_5_PORT15_PIN1,TOUT78_SELB_1_PORT15_PIN7,TOUT86_SELB_1_PORT14_PIN6 ,\
TOUT12_SELB_1_PORT00_PIN3,TOUT15_SELF_5_PORT00_PIN6,TOUT28_SELB_1_PORT33_PIN6,TOUT2_SELF_5_PORT02_PIN2,TOUT33_SELB_1_PORT33_PIN11,TOUT40_SELH_7_PORT32_PIN4,TOUT5_SELF_5_PORT02_PIN5,TOUT70_SELA_0_PORT20_PIN14,TOUT73_SELF_5_PORT15_PIN2,TOUT79_SELB_1_PORT15_PIN8,\
TOUT13_SELB_1_PORT00_PIN4,TOUT16_SELF_5_PORT00_PIN7,TOUT21_SELB_1_PORT00_PIN12,TOUT29_SELB_1_PORT33_PIN7,TOUT3_SELF_5_PORT02_PIN3,TOUT6_SELF_5_PORT02_PIN6,TOUT71_SELA_0_PORT15_PIN0,TOUT74_SELF_5_PORT15_PIN3,TOUT80_SELB_1_PORT14_PIN0 ,\
TOUT0_SELH_7_PORT02_PIN0,TOUT10_SELH_7_PORT00_PIN1,TOUT13_SELF_5_PORT00_PIN4,TOUT14_SELB_1_PORT00_PIN5,TOUT1_SELH_7_PORT02_PIN1,TOUT21_SELF_5_PORT00_PIN12,TOUT29_SELF_5_PORT33_PIN7,TOUT30_SELB_1_PORT33_PIN8,TOUT36_SELF_5_PORT32_PIN0,TOUT37_SELF_5_PORT32_PIN1,TOUT53_SELH_7_PORT21_PIN2,TOUT54_SELH_7_PORT21_PIN3,TOUT64_SELG_6_PORT20_PIN8,TOUT65_SELG_6_PORT20_PIN9,TOUT71_SELF_5_PORT15_PIN0,TOUT72_SELA_0_PORT15_PIN1,TOUT73_SELH_7_PORT15_PIN2,TOUT81_SELB_1_PORT14_PIN1,TOUT8_SELH_7_PORT02_PIN8,TOUT94_SELH_7_PORT13_PIN3,TOUT95_SELH_7_PORT11_PIN2,TOUT9_SELH_7_PORT00_PIN0 ,\
TOUT11_SELH_7_PORT00_PIN2,TOUT12_SELH_7_PORT00_PIN3,TOUT15_SELB_1_PORT00_PIN6,TOUT18_SELF_5_PORT00_PIN9,TOUT26_SELF_5_PORT33_PIN4,TOUT27_SELH_7_PORT33_PIN5,TOUT28_SELH_7_PORT33_PIN6,TOUT2_SELH_7_PORT02_PIN2,TOUT32_SELF_5_PORT33_PIN10,TOUT37_SELH_7_PORT32_PIN1,TOUT3_SELH_7_PORT02_PIN3,TOUT40_SELB_1_PORT32_PIN4,TOUT55_SELH_7_PORT21_PIN4,TOUT56_SELH_7_PORT21_PIN5,TOUT66_SELG_6_PORT20_PIN10,TOUT67_SELG_6_PORT20_PIN11,TOUT73_SELA_0_PORT15_PIN2,TOUT74_SELH_7_PORT15_PIN3,TOUT76_SELH_7_PORT15_PIN5,TOUT77_SELG_6_PORT15_PIN6,TOUT82_SELB_1_PORT14_PIN2,TOUT96_SELH_7_PORT11_PIN3,TOUT97_SELH_7_PORT11_PIN6,TOUT9_SELF_5_PORT00_PIN0 ,\
TOUT10_SELF_5_PORT00_PIN1,TOUT11_SELF_5_PORT00_PIN2,TOUT13_SELH_7_PORT00_PIN4,TOUT14_SELH_7_PORT00_PIN5,TOUT16_SELB_1_PORT00_PIN7,TOUT27_SELF_5_PORT33_PIN5,TOUT29_SELH_7_PORT33_PIN7,TOUT30_SELH_7_PORT33_PIN8,TOUT31_SELF_5_PORT33_PIN9,TOUT40_SELF_5_PORT32_PIN4,TOUT48_SELH_7_PORT22_PIN1,TOUT49_SELH_7_PORT22_PIN2,TOUT4_SELH_7_PORT02_PIN4,TOUT5_SELH_7_PORT02_PIN5,TOUT68_SELG_6_PORT20_PIN12,TOUT69_SELG_6_PORT20_PIN13,TOUT74_SELA_0_PORT15_PIN3,TOUT78_SELG_6_PORT15_PIN7,TOUT80_SELF_5_PORT14_PIN0,TOUT82_SELF_5_PORT14_PIN2,TOUT83_SELB_1_PORT14_PIN3,TOUT91_SELH_7_PORT13_PIN0,TOUT98_SELH_7_PORT11_PIN9,TOUT99_SELH_7_PORT11_PIN10 ,\
TOUT100_SELH_7_PORT11_PIN11,TOUT101_SELH_7_PORT11_PIN12,TOUT12_SELF_5_PORT00_PIN3,TOUT15_SELH_7_PORT00_PIN6,TOUT16_SELH_7_PORT00_PIN7,TOUT17_SELB_1_PORT00_PIN8,TOUT28_SELF_5_PORT33_PIN6,TOUT31_SELH_7_PORT33_PIN9,TOUT32_SELH_7_PORT33_PIN10,TOUT33_SELF_5_PORT33_PIN11,TOUT42_SELF_5_PORT23_PIN1,TOUT50_SELH_7_PORT22_PIN3,TOUT64_SELA_0_PORT20_PIN8,TOUT6_SELH_7_PORT02_PIN6,TOUT70_SELG_6_PORT20_PIN14,TOUT71_SELH_7_PORT15_PIN0,TOUT75_SELA_0_PORT15_PIN4,TOUT79_SELG_6_PORT15_PIN8,TOUT7_SELH_7_PORT02_PIN7,TOUT81_SELF_5_PORT14_PIN1,TOUT84_SELB_1_PORT14_PIN4,TOUT92_SELH_7_PORT13_PIN1,TOUT93_SELH_7_PORT13_PIN2 ,\
TOUT0_SELB_1_PORT02_PIN0 ,\
TOUT1_SELB_1_PORT02_PIN1 ,\
TOUT2_SELB_1_PORT02_PIN2,TOUT62_SELA_0_PORT20_PIN6 ,\
TOUT3_SELB_1_PORT02_PIN3,TOUT63_SELA_0_PORT20_PIN7 ,\
TOUT34_SELA_0_PORT33_PIN12,TOUT4_SELB_1_PORT02_PIN4,TOUT61_SELA_0_PORT20_PIN3 ,\
TOUT35_SELA_0_PORT33_PIN13,TOUT5_SELB_1_PORT02_PIN5,TOUT65_SELA_0_PORT20_PIN9 ,\
TOUT36_SELA_0_PORT32_PIN0,TOUT66_SELA_0_PORT20_PIN10,TOUT6_SELB_1_PORT02_PIN6 ,\
TOUT37_SELA_0_PORT32_PIN1,TOUT67_SELA_0_PORT20_PIN11,TOUT7_SELB_1_PORT02_PIN7

Gtm.AtomBMDChannelToutSel:NONE,TOUT0_SELC_2_PORT02_PIN0,TOUT17_SELI_8_PORT00_PIN8,TOUT48_SELC_2_PORT22_PIN1,TOUT53_SELC_2_PORT21_PIN2,TOUT54_SELI_8_PORT21_PIN3,TOUT7_SELI_8_PORT02_PIN7,TOUT85_SELC_2_PORT14_PIN5,TOUT8_SELC_2_PORT02_PIN8,TOUT9_SELC_2_PORT00_PIN0,\
TOUT10_SELC_2_PORT00_PIN1,TOUT11_SELC_2_PORT00_PIN2,TOUT14_SELI_8_PORT00_PIN5,TOUT1_SELC_2_PORT02_PIN1,TOUT31_SELC_2_PORT33_PIN9,TOUT47_SELC_2_PORT22_PIN0,TOUT4_SELI_8_PORT02_PIN4,TOUT50_SELK_10_PORT22_PIN3,TOUT53_SELI_8_PORT21_PIN2,TOUT54_SELC_2_PORT21_PIN3,TOUT55_SELI_8_PORT21_PIN4,TOUT57_SELK_10_PORT21_PIN6,TOUT61_SELK_10_PORT20_PIN3,TOUT84_SELC_2_PORT14_PIN4,\
TOUT12_SELC_2_PORT00_PIN3,TOUT15_SELI_8_PORT00_PIN6,TOUT2_SELC_2_PORT02_PIN2,TOUT33_SELC_2_PORT33_PIN11,TOUT40_SELJ_9_PORT32_PIN4,TOUT42_SELI_8_PORT23_PIN1,TOUT55_SELC_2_PORT21_PIN4,TOUT56_SELI_8_PORT21_PIN5,TOUT58_SELI_8_PORT21_PIN7,TOUT5_SELI_8_PORT02_PIN5,TOUT65_SELK_10_PORT20_PIN9,TOUT83_SELC_2_PORT14_PIN3,\
TOUT13_SELC_2_PORT00_PIN4,TOUT16_SELI_8_PORT00_PIN7,TOUT3_SELC_2_PORT02_PIN3,TOUT42_SELK_10_PORT23_PIN1,TOUT49_SELC_2_PORT22_PIN2,TOUT56_SELC_2_PORT21_PIN5,TOUT59_SELK_10_PORT20_PIN0,TOUT66_SELK_10_PORT20_PIN10,TOUT6_SELI_8_PORT02_PIN6,TOUT82_SELC_2_PORT14_PIN2,\
TOUT13_SELI_8_PORT00_PIN4,TOUT14_SELC_2_PORT00_PIN5,TOUT29_SELK_10_PORT33_PIN7,TOUT3_SELI_8_PORT02_PIN3,TOUT4_SELC_2_PORT02_PIN4,TOUT50_SELC_2_PORT22_PIN3,TOUT57_SELC_2_PORT21_PIN6,TOUT61_SELC_2_PORT20_PIN3,TOUT81_SELC_2_PORT14_PIN1,\
TOUT0_SELI_8_PORT02_PIN0,TOUT15_SELC_2_PORT00_PIN6,TOUT26_SELK_10_PORT33_PIN4,TOUT40_SELC_2_PORT32_PIN4,TOUT58_SELC_2_PORT21_PIN7,TOUT5_SELC_2_PORT02_PIN5,TOUT8_SELI_8_PORT02_PIN8,TOUT9_SELI_8_PORT00_PIN0,\
TOUT10_SELI_8_PORT00_PIN1,TOUT11_SELI_8_PORT00_PIN2,TOUT16_SELC_2_PORT00_PIN7,TOUT1_SELI_8_PORT02_PIN1,TOUT27_SELK_10_PORT33_PIN5,TOUT42_SELC_2_PORT23_PIN1,TOUT59_SELC_2_PORT20_PIN0,TOUT6_SELC_2_PORT02_PIN6,\
TOUT12_SELI_8_PORT00_PIN3,TOUT17_SELC_2_PORT00_PIN8,TOUT28_SELK_10_PORT33_PIN6,TOUT2_SELI_8_PORT02_PIN2,TOUT64_SELC_2_PORT20_PIN8,TOUT7_SELC_2_PORT02_PIN7,\
TOUT0_SELD_3_PORT02_PIN0,TOUT17_SELJ_9_PORT00_PIN8,TOUT68_SELC_2_PORT20_PIN12,TOUT76_SELC_2_PORT15_PIN5,TOUT77_SELC_2_PORT15_PIN6,TOUT7_SELJ_9_PORT02_PIN7,TOUT8_SELD_3_PORT02_PIN8,TOUT9_SELD_3_PORT00_PIN0,\
TOUT103_SELC_2_PORT10_PIN1,TOUT10_SELD_3_PORT00_PIN1,TOUT11_SELD_3_PORT00_PIN2,TOUT14_SELJ_9_PORT00_PIN5,TOUT1_SELD_3_PORT02_PIN1,TOUT31_SELD_3_PORT33_PIN9,TOUT4_SELJ_9_PORT02_PIN4,TOUT61_SELL_11_PORT20_PIN3,TOUT69_SELC_2_PORT20_PIN13,TOUT72_SELJ_9_PORT15_PIN1,TOUT78_SELC_2_PORT15_PIN7,TOUT79_SELC_2_PORT15_PIN8,TOUT86_SELC_2_PORT14_PIN6,\
TOUT104_SELC_2_PORT10_PIN2,TOUT107_SELC_2_PORT10_PIN5,TOUT12_SELD_3_PORT00_PIN3,TOUT15_SELJ_9_PORT00_PIN6,TOUT2_SELD_3_PORT02_PIN2,TOUT33_SELD_3_PORT33_PIN11,TOUT40_SELK_10_PORT32_PIN4,TOUT5_SELJ_9_PORT02_PIN5,TOUT70_SELC_2_PORT20_PIN14,TOUT73_SELJ_9_PORT15_PIN2,TOUT80_SELC_2_PORT14_PIN0,\
TOUT105_SELC_2_PORT10_PIN3,TOUT108_SELC_2_PORT10_PIN6,TOUT13_SELD_3_PORT00_PIN4,TOUT16_SELJ_9_PORT00_PIN7,TOUT3_SELD_3_PORT02_PIN3,TOUT42_SELL_11_PORT23_PIN1,TOUT6_SELJ_9_PORT02_PIN6,TOUT71_SELC_2_PORT15_PIN0,TOUT74_SELJ_9_PORT15_PIN3,\
TOUT105_SELI_8_PORT10_PIN3,TOUT108_SELI_8_PORT10_PIN6,TOUT13_SELJ_9_PORT00_PIN4,TOUT14_SELD_3_PORT00_PIN5,TOUT29_SELL_11_PORT33_PIN7,TOUT3_SELJ_9_PORT02_PIN3,TOUT4_SELD_3_PORT02_PIN4,TOUT61_SELD_3_PORT20_PIN3,TOUT71_SELJ_9_PORT15_PIN0,TOUT72_SELC_2_PORT15_PIN1,TOUT75_SELJ_9_PORT15_PIN4,\
TOUT0_SELJ_9_PORT02_PIN0,TOUT15_SELD_3_PORT00_PIN6,TOUT26_SELL_11_PORT33_PIN4,TOUT40_SELD_3_PORT32_PIN4,TOUT5_SELD_3_PORT02_PIN5,TOUT65_SELC_2_PORT20_PIN9,TOUT73_SELC_2_PORT15_PIN2,TOUT76_SELJ_9_PORT15_PIN5,TOUT77_SELJ_9_PORT15_PIN6,TOUT8_SELJ_9_PORT02_PIN8,TOUT9_SELJ_9_PORT00_PIN0,\
TOUT103_SELI_8_PORT10_PIN1,TOUT10_SELJ_9_PORT00_PIN1,TOUT11_SELJ_9_PORT00_PIN2,TOUT16_SELD_3_PORT00_PIN7,TOUT1_SELJ_9_PORT02_PIN1,TOUT27_SELL_11_PORT33_PIN5,TOUT42_SELD_3_PORT23_PIN1,TOUT66_SELC_2_PORT20_PIN10,TOUT6_SELD_3_PORT02_PIN6,TOUT74_SELC_2_PORT15_PIN3,TOUT78_SELJ_9_PORT15_PIN7,\
TOUT104_SELI_8_PORT10_PIN2,TOUT107_SELI_8_PORT10_PIN5,TOUT12_SELJ_9_PORT00_PIN3,TOUT17_SELD_3_PORT00_PIN8,TOUT28_SELL_11_PORT33_PIN6,TOUT2_SELJ_9_PORT02_PIN2,TOUT67_SELC_2_PORT20_PIN11,TOUT75_SELC_2_PORT15_PIN4,TOUT79_SELJ_9_PORT15_PIN8,TOUT7_SELD_3_PORT02_PIN7,\
TOUT101_SELJ_9_PORT11_PIN12,TOUT108_SELK_10_PORT10_PIN6,TOUT12_SELK_10_PORT00_PIN3,TOUT18_SELC_2_PORT00_PIN9,TOUT26_SELC_2_PORT33_PIN4,TOUT32_SELC_2_PORT33_PIN10,TOUT37_SELK_10_PORT32_PIN1,TOUT94_SELC_2_PORT13_PIN3,\
TOUT105_SELK_10_PORT10_PIN3,TOUT27_SELC_2_PORT33_PIN5,TOUT30_SELI_8_PORT33_PIN8,TOUT34_SELI_8_PORT33_PIN12,TOUT91_SELI_8_PORT13_PIN0,TOUT95_SELC_2_PORT11_PIN2,TOUT98_SELJ_9_PORT11_PIN9,TOUT9_SELK_10_PORT00_PIN0,\
TOUT103_SELK_10_PORT10_PIN1,TOUT10_SELK_10_PORT00_PIN1,TOUT28_SELC_2_PORT33_PIN6,TOUT31_SELJ_9_PORT33_PIN9,TOUT35_SELI_8_PORT33_PIN13,TOUT91_SELK_10_PORT13_PIN0,TOUT92_SELI_8_PORT13_PIN1,TOUT96_SELC_2_PORT11_PIN3,TOUT99_SELJ_9_PORT11_PIN10,\
TOUT100_SELJ_9_PORT11_PIN11,TOUT104_SELK_10_PORT10_PIN2,TOUT107_SELK_10_PORT10_PIN5,TOUT11_SELK_10_PORT00_PIN2,TOUT21_SELC_2_PORT00_PIN12,TOUT29_SELC_2_PORT33_PIN7,TOUT33_SELI_8_PORT33_PIN11,TOUT36_SELI_8_PORT32_PIN0,TOUT62_SELK_10_PORT20_PIN6,TOUT92_SELK_10_PORT13_PIN1,TOUT93_SELI_8_PORT13_PIN2,TOUT97_SELC_2_PORT11_PIN6,\
TOUT29_SELI_8_PORT33_PIN7,TOUT30_SELC_2_PORT33_PIN8,TOUT34_SELC_2_PORT33_PIN12,TOUT57_SELI_8_PORT21_PIN6,TOUT86_SELI_8_PORT14_PIN6,TOUT97_SELJ_9_PORT11_PIN6,TOUT98_SELC_2_PORT11_PIN9,\
TOUT26_SELI_8_PORT33_PIN4,TOUT35_SELC_2_PORT33_PIN13,TOUT59_SELI_8_PORT20_PIN0,TOUT65_SELJ_9_PORT20_PIN9,TOUT91_SELC_2_PORT13_PIN0,TOUT94_SELJ_9_PORT13_PIN3,TOUT99_SELC_2_PORT11_PIN10,\
TOUT100_SELC_2_PORT11_PIN11,TOUT27_SELI_8_PORT33_PIN5,TOUT36_SELC_2_PORT32_PIN0,TOUT62_SELC_2_PORT20_PIN6,TOUT92_SELC_2_PORT13_PIN1,TOUT95_SELJ_9_PORT11_PIN2,\
TOUT101_SELC_2_PORT11_PIN12,TOUT28_SELI_8_PORT33_PIN6,TOUT37_SELC_2_PORT32_PIN1,TOUT61_SELI_8_PORT20_PIN3,TOUT63_SELC_2_PORT20_PIN7,TOUT93_SELC_2_PORT13_PIN2,TOUT96_SELJ_9_PORT11_PIN3,\
TOUT101_SELI_8_PORT11_PIN12,TOUT17_SELK_10_PORT00_PIN8,TOUT18_SELD_3_PORT00_PIN9,TOUT26_SELD_3_PORT33_PIN4,TOUT32_SELD_3_PORT33_PIN10,TOUT37_SELL_11_PORT32_PIN1,TOUT63_SELK_10_PORT20_PIN7,TOUT65_SELI_8_PORT20_PIN9,TOUT76_SELI_8_PORT15_PIN5,TOUT94_SELD_3_PORT13_PIN3,\
TOUT14_SELK_10_PORT00_PIN5,TOUT27_SELD_3_PORT33_PIN5,TOUT30_SELJ_9_PORT33_PIN8,TOUT34_SELJ_9_PORT33_PIN12,TOUT64_SELI_8_PORT20_PIN8,TOUT79_SELI_8_PORT15_PIN8,TOUT91_SELJ_9_PORT13_PIN0,TOUT95_SELD_3_PORT11_PIN2,TOUT98_SELI_8_PORT11_PIN9,\
TOUT15_SELK_10_PORT00_PIN6,TOUT28_SELD_3_PORT33_PIN6,TOUT31_SELK_10_PORT33_PIN9,TOUT35_SELJ_9_PORT33_PIN13,TOUT63_SELI_8_PORT20_PIN7,TOUT78_SELI_8_PORT15_PIN7,TOUT91_SELL_11_PORT13_PIN0,TOUT92_SELJ_9_PORT13_PIN1,TOUT96_SELD_3_PORT11_PIN3,TOUT99_SELI_8_PORT11_PIN10,\
TOUT100_SELI_8_PORT11_PIN11,TOUT16_SELK_10_PORT00_PIN7,TOUT21_SELD_3_PORT00_PIN12,TOUT29_SELD_3_PORT33_PIN7,TOUT33_SELJ_9_PORT33_PIN11,TOUT36_SELJ_9_PORT32_PIN0,TOUT62_SELI_8_PORT20_PIN6,TOUT77_SELI_8_PORT15_PIN6,TOUT92_SELL_11_PORT13_PIN1,TOUT93_SELJ_9_PORT13_PIN2,TOUT97_SELD_3_PORT11_PIN6,\
TOUT21_SELI_8_PORT00_PIN12,TOUT29_SELJ_9_PORT33_PIN7,TOUT30_SELD_3_PORT33_PIN8,TOUT34_SELD_3_PORT33_PIN12,TOUT57_SELJ_9_PORT21_PIN6,TOUT86_SELJ_9_PORT14_PIN6,TOUT97_SELI_8_PORT11_PIN6,TOUT98_SELD_3_PORT11_PIN9,\
TOUT18_SELI_8_PORT00_PIN9,TOUT26_SELJ_9_PORT33_PIN4,TOUT35_SELD_3_PORT33_PIN13,TOUT59_SELJ_9_PORT20_PIN0,TOUT64_SELJ_9_PORT20_PIN8,TOUT91_SELD_3_PORT13_PIN0,TOUT94_SELI_8_PORT13_PIN3,TOUT99_SELD_3_PORT11_PIN10,\
TOUT100_SELD_3_PORT11_PIN11,TOUT27_SELJ_9_PORT33_PIN5,TOUT36_SELD_3_PORT32_PIN0,TOUT62_SELD_3_PORT20_PIN6,TOUT92_SELD_3_PORT13_PIN1,TOUT95_SELI_8_PORT11_PIN2,\
TOUT101_SELD_3_PORT11_PIN12,TOUT28_SELJ_9_PORT33_PIN6,TOUT37_SELD_3_PORT32_PIN1,TOUT61_SELJ_9_PORT20_PIN3,TOUT63_SELD_3_PORT20_PIN7,TOUT93_SELD_3_PORT13_PIN2,TOUT96_SELI_8_PORT11_PIN3

Gtm.Tim0Channel0 : SEL0_NONE,SEL1_PORT00_PIN9,SEL10_PORT33_PIN4,SEL2_PORT02_PIN0,SEL4_PORT14_PIN5,SEL6_PORT15_PIN6,SEL7_PORT21_PIN2,SEL8_PORT22_PIN1,SEL9_PORT33_PIN10
Gtm.Tim0Channel1 : SEL0_NONE,SEL2_PORT02_PIN1,SEL3_PORT10_PIN1,SEL4_PORT14_PIN6,SEL5_PORT15_PIN7,SEL6_PORT21_PIN3,SEL7_PORT22_PIN0,SEL8_PORT33_PIN5,SEL9_PORT33_PIN9
Gtm.Tim0Channel2 : SEL0_NONE,SEL2_PORT02_PIN2,SEL3_PORT10_PIN2,SEL4_PORT10_PIN5,SEL5_PORT15_PIN8,SEL6_PORT21_PIN4,SEL8_PORT33_PIN11,SEL9_PORT33_PIN6
Gtm.Tim0Channel3 : SEL0_NONE,SEL1_PORT00_PIN12,SEL2_PORT02_PIN3,SEL3_PORT10_PIN3,SEL4_PORT10_PIN6,SEL5_PORT14_PIN0,SEL6_PORT21_PIN5,SEL7_PORT22_PIN2,SEL9_PORT33_PIN7
Gtm.Tim0Channel4 : SEL0_NONE,SEL1_PORT02_PIN4,SEL3_PORT14_PIN1,SEL4_PORT22_PIN3,SEL7_PORT33_PIN8,SEL8_PORT21_PIN6
Gtm.Tim0Channel5 : SEL0_NONE,SEL1_PORT02_PIN5,SEL3_PORT14_PIN2,SEL5_PORT32_PIN4,SEL7_PORT21_PIN7
Gtm.Tim0Channel6 : SEL0_NONE,SEL1_PORT02_PIN6,SEL3_PORT14_PIN3,SEL4_PORT23_PIN1,SEL7_PORT20_PIN0
Gtm.Tim0Channel7 : SEL0_NONE,SEL1_PORT02_PIN7,SEL2_PORT14_PIN4,SEL3_PORT20_PIN8
Gtm.Tim1Channel0 : SEL0_NONE,SEL1_PORT00_PIN9,SEL10_PORT33_PIN4,SEL2_PORT02_PIN0,SEL4_PORT14_PIN5,SEL6_PORT15_PIN6,SEL7_PORT21_PIN2,SEL8_PORT22_PIN1,SEL9_PORT33_PIN10
Gtm.Tim1Channel1 : SEL0_NONE,SEL2_PORT02_PIN1,SEL3_PORT10_PIN1,SEL4_PORT14_PIN6,SEL5_PORT15_PIN7,SEL6_PORT21_PIN3,SEL7_PORT22_PIN0,SEL8_PORT33_PIN5,SEL9_PORT33_PIN9
Gtm.Tim1Channel2 : SEL0_NONE,SEL2_PORT02_PIN2,SEL3_PORT10_PIN2,SEL4_PORT10_PIN5,SEL5_PORT15_PIN8,SEL6_PORT21_PIN4,SEL8_PORT33_PIN11,SEL9_PORT33_PIN6
Gtm.Tim1Channel3 : SEL0_NONE,SEL1_PORT00_PIN12,SEL2_PORT02_PIN3,SEL3_PORT10_PIN3,SEL4_PORT10_PIN6,SEL5_PORT14_PIN0,SEL6_PORT21_PIN5,SEL7_PORT22_PIN2,SEL9_PORT33_PIN7
Gtm.Tim1Channel4 : SEL0_NONE,SEL1_PORT02_PIN4,SEL3_PORT14_PIN1,SEL4_PORT22_PIN3,SEL7_PORT33_PIN8,SEL8_PORT21_PIN6,SEL9_PORT20_PIN0
Gtm.Tim1Channel5 : SEL0_NONE,SEL1_PORT02_PIN5,SEL3_PORT14_PIN2,SEL5_PORT32_PIN4,SEL7_PORT21_PIN7,SEL8_PORT20_PIN7
Gtm.Tim1Channel6 : SEL0_NONE,SEL1_PORT02_PIN6,SEL3_PORT14_PIN3,SEL4_PORT23_PIN1,SEL7_PORT20_PIN0
Gtm.Tim1Channel7 : SEL0_NONE,SEL1_PORT02_PIN7,SEL2_PORT14_PIN4,SEL3_PORT20_PIN8
Gtm.Tim2Channel0 : SEL0_NONE,SEL1_PORT00_PIN0,SEL2_PORT02_PIN8,SEL3_PORT13_PIN3,SEL4_PORT15_PIN5,SEL5_PORT20_PIN12,SEL6_PORT33_PIN12,SEL9_PORT11_PIN10
Gtm.Tim2Channel1 : SEL0_NONE,SEL1_PORT00_PIN1,SEL2_PORT00_PIN2,SEL3_PORT11_PIN2,SEL4_PORT20_PIN13,SEL5_PORT33_PIN13
Gtm.Tim2Channel2 : SEL0_NONE,SEL1_PORT00_PIN3,SEL14_PORT15_PIN6,SEL2_PORT11_PIN3,SEL4_PORT20_PIN14,SEL5_PORT32_PIN0
Gtm.Tim2Channel3 : SEL0_NONE,SEL1_PORT00_PIN4,SEL2_PORT11_PIN6,SEL4_PORT15_PIN0
Gtm.Tim2Channel4 : SEL0_NONE,SEL1_PORT00_PIN5,SEL2_PORT11_PIN9,SEL4_PORT15_PIN1,SEL5_PORT20_PIN3
Gtm.Tim2Channel5 : SEL0_NONE,SEL1_PORT00_PIN6,SEL2_PORT11_PIN10,SEL3_PORT13_PIN0,SEL4_PORT15_PIN2,SEL5_PORT20_PIN9
Gtm.Tim2Channel6 : SEL0_NONE,SEL1_PORT00_PIN7,SEL2_PORT11_PIN11,SEL3_PORT13_PIN1,SEL4_PORT15_PIN3,SEL5_PORT20_PIN6,SEL6_PORT20_PIN10
Gtm.Tim2Channel7 : SEL0_NONE,SEL1_PORT00_PIN8,SEL2_PORT11_PIN12,SEL3_PORT13_PIN2,SEL4_PORT15_PIN4,SEL5_PORT20_PIN7,SEL6_PORT20_PIN11

Gtm.TimAllChannelAll : SEL0_NONE,SEL1_PORT00_PIN9,SEL10_PORT33_PIN4,SEL2_PORT02_PIN0,SEL4_PORT14_PIN5,SEL6_PORT15_PIN6,SEL7_PORT21_PIN2,SEL8_PORT22_PIN1,SEL9_PORT33_PIN10,SEL2_PORT02_PIN1,SEL3_PORT10_PIN1,SEL4_PORT14_PIN6,SEL5_PORT15_PIN7,SEL6_PORT21_PIN3,SEL7_PORT22_PIN0,SEL8_PORT33_PIN5,SEL9_PORT33_PIN9,SEL2_PORT02_PIN2,SEL3_PORT10_PIN2,SEL4_PORT10_PIN5,SEL5_PORT15_PIN8,SEL6_PORT21_PIN4,SEL8_PORT33_PIN11,SEL9_PORT33_PIN6,SEL1_PORT00_PIN12,SEL2_PORT02_PIN3,SEL3_PORT10_PIN3,SEL4_PORT10_PIN6,SEL5_PORT14_PIN0,SEL6_PORT21_PIN5,SEL7_PORT22_PIN2,SEL9_PORT33_PIN7,SEL1_PORT02_PIN4,SEL3_PORT14_PIN1,SEL4_PORT22_PIN3,SEL7_PORT33_PIN8,SEL8_PORT21_PIN6,SEL1_PORT02_PIN5,SEL3_PORT14_PIN2,SEL5_PORT32_PIN4,SEL7_PORT21_PIN7,SEL1_PORT02_PIN6,SEL3_PORT14_PIN3,SEL4_PORT23_PIN1,SEL7_PORT20_PIN0,SEL1_PORT02_PIN7,SEL2_PORT14_PIN4,SEL3_PORT20_PIN8,SEL9_PORT20_PIN0,SEL8_PORT20_PIN7,SEL1_PORT00_PIN0,SEL2_PORT02_PIN8,SEL3_PORT13_PIN3,SEL4_PORT15_PIN5,SEL5_PORT20_PIN12,SEL6_PORT33_PIN12,SEL9_PORT11_PIN10,SEL1_PORT00_PIN1,SEL2_PORT00_PIN2,SEL3_PORT11_PIN2,SEL4_PORT20_PIN13,SEL5_PORT33_PIN13,SEL1_PORT00_PIN3,SEL14_PORT15_PIN6,SEL2_PORT11_PIN3,SEL4_PORT20_PIN14,SEL5_PORT32_PIN0,SEL1_PORT00_PIN4,SEL2_PORT11_PIN6,SEL4_PORT15_PIN0,SEL1_PORT00_PIN5,SEL2_PORT11_PIN9,SEL4_PORT15_PIN1,SEL5_PORT20_PIN3,SEL1_PORT00_PIN6,SEL2_PORT11_PIN10,SEL3_PORT13_PIN0,SEL4_PORT15_PIN2,SEL5_PORT20_PIN9,SEL1_PORT00_PIN7,SEL2_PORT11_PIN11,SEL3_PORT13_PIN1,SEL4_PORT15_PIN3,SEL5_PORT20_PIN6,SEL6_PORT20_PIN10,SEL1_PORT00_PIN8,SEL2_PORT11_PIN12,SEL3_PORT13_PIN2,SEL4_PORT15_PIN4,SEL5_PORT20_PIN7,SEL6_PORT20_PIN11


#******************************************************************************
#                                   DIO
#******************************************************************************

# Variable to specify maximum available Ports
Dio.MaxAvailablePort: 40

# Multiplicity for DioPort
Dio.DioPortMax: 14

# Variables to specify the read-only ports that exist on the microcontroller
Dio.AvailableReadOnlyPorts: _40_

# Channels that exist for each of the port.
# Note: Do not define for those ports that do not exist on the uC
Dio.DioChannels_Port0: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _12_
Dio.DioChannels_Port2: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port10: _1_ _2_ _3_ _5_ _6_
Dio.DioChannels_Port11: _2_ _3_ _6_ _9_ _10_ _11_ _12_
Dio.DioChannels_Port13: _0_ _1_ _2_ _3_
Dio.DioChannels_Port14: _0_ _1_ _2_ _3_ _4_ _5_ _6_
Dio.DioChannels_Port15: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port20: _0_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Dio.DioChannels_Port21: _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port22: _0_ _1_ _2_ _3_
Dio.DioChannels_Port23: _1_
Dio.DioChannels_Port32: _0_ _1_ _4_
Dio.DioChannels_Port33: _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_
Dio.DioChannels_Port40: _0_ _1_ _6_ _7_ _8_ _9_

# Mask value for the channel group to mask all the channels for the port.
# Note: Do not define for those ports that do not exist on the uC
Dio.DioPortMask_Port0: 0x13FF
Dio.DioPortMask_Port2: 0x01FF
Dio.DioPortMask_Port10: 0x006E
Dio.DioPortMask_Port11: 0x1E4C
Dio.DioPortMask_Port13: 0x000F
Dio.DioPortMask_Port14: 0x007F
Dio.DioPortMask_Port15: 0x01FF
Dio.DioPortMask_Port20: 0x7FCD
Dio.DioPortMask_Port21: 0x00FC
Dio.DioPortMask_Port22: 0x000F
Dio.DioPortMask_Port23: 0x0002
Dio.DioPortMask_Port32: 0x0013
Dio.DioPortMask_Port33: 0x3FF0
Dio.DioPortMask_Port40: 0x03C3

# Available port
Dio.AvailablePorts: _0_ _2_ _10_ _11_ _13_ _14_ _15_ _20_ _21_ _22_ _23_ _32_ _33_ _40_

# Maximum Valid Pin
Dio.MaxValidPortPin : 649

# Most significant pin of the port that is available on the microcontroller
Dio.Port0_MSPin: 12
Dio.Port2_MSPin: 8
Dio.Port10_MSPin: 6
Dio.Port11_MSPin: 12
Dio.Port13_MSPin: 3
Dio.Port14_MSPin: 6
Dio.Port15_MSPin: 8
Dio.Port20_MSPin: 14
Dio.Port21_MSPin: 7
Dio.Port22_MSPin: 3
Dio.Port23_MSPin: 1
Dio.Port32_MSPin: 4
Dio.Port33_MSPin: 13
Dio.Port40_MSPin: 9

#******************************************************************************
#                                   PORT
#******************************************************************************

# Variable to specify maximum available Ports
Port.MaxAvailablePort: 40
# Variables to specify all the I/O and the read only ports that exist on the microcontroller
Port.PortsAvailable: _0_ _2_ _10_ _11_ _13_ _14_ _15_ _20_ _21_ _22_ _23_ _32_ _33_ _40_

# Variables to specify the pcsr supported ports that exist on the microcontroller
Port.AvailablePCSRPorts: 11 33 40
# Variables to specify the read only ports that exist on the microcontroller
Port.AvailableReadOnlyPorts: 40

Port.AvailableLVDSPorts: 13 21
Port.PortMultiAvailablePinPairLVDS: 0_1_2_3_4_5_6_7

# Variable to specify the LVDS pin pair available
Port.Port0AvailablePinPairLVDS:
Port.Port2AvailablePinPairLVDS:
Port.Port10AvailablePinPairLVDS:
Port.Port11AvailablePinPairLVDS:
Port.Port13AvailablePinPairLVDS: 0_1_2_3
Port.Port14AvailablePinPairLVDS:
Port.Port15AvailablePinPairLVDS:
Port.Port20AvailablePinPairLVDS:
Port.Port21AvailablePinPairLVDS: 2_3_4_5
Port.Port22AvailablePinPairLVDS:
Port.Port23AvailablePinPairLVDS:
Port.Port32AvailablePinPairLVDS:
Port.Port33AvailablePinPairLVDS:
Port.Port40AvailablePinPairLVDS:
Port.PortXAvailablePinPairLVDS: X_Y

Port.Port_0_AvailablePinPairLVDSRx:
Port.Port_2_AvailablePinPairLVDSRx:
Port.Port_10_AvailablePinPairLVDSRx:
Port.Port_11_AvailablePinPairLVDSRx:
Port.Port_12_AvailablePinPairLVDSRx:
Port.Port_13_AvailablePinPairLVDSRx:
Port.Port_14_AvailablePinPairLVDSRx:
Port.Port_15_AvailablePinPairLVDSRx:
Port.Port_20_AvailablePinPairLVDSRx:
Port.Port_21_AvailablePinPairLVDSRx: Pin_2_Pin_3
Port.Port_22_AvailablePinPairLVDSRx:
Port.Port_23_AvailablePinPairLVDSRx:
Port.Port_32_AvailablePinPairLVDSRx:
Port.Port_33_AvailablePinPairLVDSRx:
Port.Port_40_AvailablePinPairLVDSRx:

Port.Port0_AvailablePinPairLVDSTx:
Port.Port2_AvailablePinPairLVDSTx:
Port.Port10_AvailablePinPairLVDSTx:
Port.Port11_AvailablePinPairLVDSTx:
Port.Port12_AvailablePinPairLVDSTx:
Port.Port13_AvailablePinPairLVDSTx: Pin_0_Pin_1 Pin_2_Pin_3
Port.Port14_AvailablePinPairLVDSTx:
Port.Port15_AvailablePinPairLVDSTx:
Port.Port20_AvailablePinPairLVDSTx:
Port.Port21_AvailablePinPairLVDSTx: Pin_4_Pin_5
Port.Port22_AvailablePinPairLVDSTx:
Port.Port23_AvailablePinPairLVDSTx:
Port.Port32_AvailablePinPairLVDSTx:
Port.Port33_AvailablePinPairLVDSTx:
Port.Port40_AvailablePinPairLVDSTx:

# Variable to specify the Maximum LPCR register used
Port.MaxLPCRReg: 7

# Variable to specify the PCSR pin pair available
Port.Port0_AvailablePinPCSR:
Port.Port2_AvailablePinPCSR:
Port.Port10_AvailablePinPCSR:
Port.Port11_AvailablePinPCSR: 2 3 6
Port.Port12_AvailablePinPCSR:
Port.Port13_AvailablePinPCSR:
Port.Port14_AvailablePinPCSR:
Port.Port15_AvailablePinPCSR:
Port.Port20_AvailablePinPCSR:
Port.Port21_AvailablePinPCSR:
Port.Port22_AvailablePinPCSR:
Port.Port23_AvailablePinPCSR:
Port.Port32_AvailablePinPCSR:
Port.Port33_AvailablePinPCSR: 4 5 6 7 8 9 10 11 12 13
Port.Port40_AvailablePinPCSR: 1

# Variables to specify the ports that support analog/digital inputs i.e., support Pn_DISC register
Port.AvailableAnalogDigitalPorts: 0 40

#added available pins in analog port
Port.Port0_AvaiableAnalogDigitalPin: 1 2 3 4 5 6 7 8 9 12
Port.Port2_AvaiableAnalogDigitalPin:
Port.Port10_AvaiableAnalogDigitalPin:
Port.Port11_AvaiableAnalogDigitalPin:
Port.Port13_AvaiableAnalogDigitalPin:
Port.Port14_AvaiableAnalogDigitalPin:
Port.Port15_AvaiableAnalogDigitalPin:
Port.Port20_AvaiableAnalogDigitalPin:
Port.Port21_AvaiableAnalogDigitalPin:
Port.Port22_AvaiableAnalogDigitalPin:
Port.Port23_AvaiableAnalogDigitalPin:
Port.Port32_AvaiableAnalogDigitalPin:
Port.Port33_AvaiableAnalogDigitalPin:
Port.Port40_AvaiableAnalogDigitalPin: 0 1 6 7 8 9

# Variables to specify the available pins for each of the port for the microcontroller
Port.Port0_AvailablePins: 0 1 2 3 4 5 6 7 8 9 12
Port.Port2_AvailablePins: 0 1 2 3 4 5 6 7 8
Port.Port10_AvailablePins: 1 2 3 5 6
Port.Port11_AvailablePins: 2 3 6 9 10 11 12
Port.Port13_AvailablePins: 0 1 2 3
Port.Port14_AvailablePins: 0 1 2 3 4 5 6
Port.Port15_AvailablePins: 0 1 2 3 4 5 6 7 8
Port.Port20_AvailablePins: 0 2 3 6 7 8 9 10 11 12 13 14
Port.Port21_AvailablePins: 2 3 4 5 6 7
Port.Port22_AvailablePins: 0 1 2 3
Port.Port23_AvailablePins: 1
Port.Port32_AvailablePins: 0 1 4
Port.Port33_AvailablePins: 4 5 6 7 8 9 10 11 12 13
Port.Port40_AvailablePins: 0 1 6 7 8 9

# Total number of available ports
Port.TotalNumOfPort:14
Port.AvailableLastAnalogPort: 40
# Available Port Numbers
Port.AvailablePorts: 0 2 10 11 13 14 15 20 21 22 23 32 33 40

# Available Port pin Numbers
Port.PortNoOfpins: 11 9 5 7 4 7 9 12 6 4 1 3 10 6

#Max Pins available in Max Port number
Port.PortMaxPortnumberPinCount: 9

# Ids of Port Pins
Port.PinId_Port0: 0 1 2 3 4 5 6 7 8 9 12
Port.PinId_Port2: 32 33 34 35 36 37 38 39 40
Port.PinId_Port10: 161 162 163 165 166
Port.PinId_Port11: 178 179 182 185 186 187 188
Port.PinId_Port13: 208 209 210 211
Port.PinId_Port14: 224 225 226 227 228 229 230
Port.PinId_Port15: 240 241 242 243 244 245 246 247 248
Port.PinId_Port20: 320 322 323 326 327 328 329 330 331 332 333 334
Port.PinId_Port21: 338 339 340 341 342 343
Port.PinId_Port22: 352 353 354 355
Port.PinId_Port23: 369
Port.PinId_Port32: 512 513 516
Port.PinId_Port33: 532 533 534 535 536 537 538 539 540 541
Port.PinId_Port40: 640 641 646 647 648 649

# Available modes of a port pin (Initial Mode selection)
###############################   Port 0 ######################################

Port.InitialModes0_0:GPIO,ALT1_GTM_TOUT9,ALT2_ASCLIN3_ASCLK,ALT3_ASCLIN3_ATX,ALT4_Reserved,ALT5_CAN10_TXD,ALT6_Reserved,ALT7_CCU60_COUT63

Port.InitialModes0_1:GPIO,ALT1_GTM_TOUT10,ALT2_ASCLIN3_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_SENT_SPC0,ALT7_CCU61_CC60

Port.InitialModes0_2:GPIO,ALT1_GTM_TOUT11,ALT2_ASCLIN3_ASCLK,ALT3_Reserved,ALT4_PSI5_TX0,ALT5_CAN03_TXD,ALT6_QSPI3_SLSO4,ALT7_CCU61_COUT60

Port.InitialModes0_3:GPIO,ALT1_GTM_TOUT12,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_EDSADC_DSCOUT3,ALT5_Reserved,ALT6_SENT_SPC2,ALT7_CCU61_CC61

Port.InitialModes0_4:GPIO,ALT1_GTM_TOUT13,ALT2_PSI5S_TX,ALT3_CAN11_TXD,ALT4_PSI5_TX1,ALT5_Reserved,ALT6_SENT_SPC3,ALT7_CCU61_COUT61

Port.InitialModes0_5:GPIO,ALT1_GTM_TOUT14,ALT2_EDSADC_CGPWMN,ALT3_QSPI3_SLSO3,ALT4_EDSADC_DSCOUT2,ALT5_EVADC_FC0BFLOUT,ALT6_SENT_SPC4,ALT7_CCU61_CC62

Port.InitialModes0_6:GPIO,ALT1_GTM_TOUT15,ALT2_EDSADC_CGPWMP,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX10,ALT6_SENT_SPC5,ALT7_CCU61_COUT62

Port.InitialModes0_7:GPIO,ALT1_GTM_TOUT16,ALT2_ASCLIN5_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX11,ALT6_SENT_SPC6,ALT7_CCU61_CC60

Port.InitialModes0_8:GPIO,ALT1_GTM_TOUT17,ALT2_QSPI3_SLSO6,ALT3_ASCLIN10_ATX,ALT4_Reserved,ALT5_EVADC_EMUX12,ALT6_SENT_SPC7,ALT7_CCU61_CC61

Port.InitialModes0_9:GPIO,ALT1_GTM_TOUT18,ALT2_QSPI3_SLSO7,ALT3_ASCLIN3_ARTS,ALT4_EDSADC_DSCOUT1,ALT5_ASCLIN4_ATX,ALT6_SENT_SPC8,ALT7_CCU61_CC62

Port.InitialModes0_12:GPIO,ALT1_GTM_TOUT21,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT63
###############################   Port 2 ######################################

Port.InitialModes2_0:GPIO,ALT1_GTM_TOUT0,ALT2_ASCLIN2_ATX,ALT3_QSPI3_SLSO1,ALT4_EDSADC_CGPWMN,ALT5_CAN00_TXD,ALT6_ERAY0_TXDA,ALT7_CCU60_CC60

Port.InitialModes2_1:GPIO,ALT1_GTM_TOUT1,ALT2_Reserved,ALT3_QSPI3_SLSO2,ALT4_EDSADC_CGPWMP,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes2_2:GPIO,ALT1_GTM_TOUT2,ALT2_ASCLIN1_ATX,ALT3_QSPI3_SLSO3,ALT4_PSI5_TX0,ALT5_CAN02_TXD,ALT6_ERAY0_TXDB,ALT7_CCU60_CC61

Port.InitialModes2_3:GPIO,ALT1_GTM_TOUT3,ALT2_ASCLIN2_ASLSO,ALT3_QSPI3_SLSO4,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT61

Port.InitialModes2_4:GPIO,ALT1_GTM_TOUT4,ALT2_ASCLIN2_ASCLK,ALT3_QSPI3_SLSO0,ALT4_PSI5S_CLK,ALT5_I2C0_SDA,ALT6_ERAY0_TXENA,ALT7_CCU60_CC62

Port.InitialModes2_5:GPIO,ALT1_GTM_TOUT5,ALT2_CAN11_TXD,ALT3_QSPI3_MRST,ALT4_Reserved,ALT5_I2C0_SCL,ALT6_ERAY0_TXENB,ALT7_CCU60_COUT62

Port.InitialModes2_6:GPIO,ALT1_GTM_TOUT6,ALT2_PSI5S_TX,ALT3_QSPI3_MTSR,ALT4_PSI5_TX1,ALT5_EVADC_EMUX00,ALT6_Reserved,ALT7_CCU60_CC60

Port.InitialModes2_7:GPIO,ALT1_GTM_TOUT7,ALT2_Reserved,ALT3_QSPI3_SCLK,ALT4_EDSADC_DSCOUT3,ALT5_EVADC_EMUX01,ALT6_SENT_SPC1,ALT7_CCU60_CC61

Port.InitialModes2_8:GPIO,ALT1_GTM_TOUT8,ALT2_QSPI3_SLSO5,ALT3_ASCLIN8_ASCLK,ALT4_Reserved,ALT5_EVADC_EMUX02,ALT6_GETH_MDC,ALT7_CCU60_CC62
###############################   Port 10 ######################################

Port.InitialModes10_1:GPIO,ALT1_GTM_TOUT103,ALT2_QSPI1_MTSR,ALT3_QSPI1_MRST,ALT4_MSC0_EN1,ALT5_EVADC_FC1BFLOUT,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_2:GPIO,ALT1_GTM_TOUT104,ALT2_Reserved,ALT3_QSPI1_SCLK,ALT4_MSC0_EN0,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_3:GPIO,ALT1_GTM_TOUT105,ALT2_Reserved,ALT3_QSPI1_MTSR,ALT4_MSC0_EN0,ALT5_Reserved,ALT6_CAN02_TXD,ALT7_Reserved

Port.InitialModes10_5:GPIO,ALT1_GTM_TOUT107,ALT2_ASCLIN2_ATX,ALT3_QSPI3_SLSO8,ALT4_QSPI1_SLSO9,ALT5_GPT120_T6OUT,ALT6_ASCLIN2_ASLSO,ALT7_Reserved

Port.InitialModes10_6:GPIO,ALT1_GTM_TOUT108,ALT2_ASCLIN2_ASCLK,ALT3_QSPI3_MTSR,ALT4_GPT120_T3OUT,ALT5_Reserved,ALT6_QSPI1_MRST,ALT7_Reserved
###############################   Port 11 ######################################

Port.InitialModes11_2:GPIO,ALT1_GTM_TOUT95,ALT2_Reserved,ALT3_QSPI0_SLSO5,ALT4_QSPI1_SLSO5,ALT5_MSC0_EN1,ALT6_GETH_TXD1,ALT7_CCU60_COUT63

Port.InitialModes11_3:GPIO,ALT1_GTM_TOUT96,ALT2_Reserved,ALT3_QSPI1_MRST,ALT4_ERAY0_TXDA,ALT5_Reserved,ALT6_GETH_TXD0,ALT7_CCU60_COUT62

Port.InitialModes11_6:GPIO,ALT1_GTM_TOUT97,ALT2_ERAY0_TXENB,ALT3_QSPI1_SCLK,ALT4_ERAY0_TXENA,ALT5_MSC0_FCLP,ALT6_GETH_TCTL,ALT7_CCU60_COUT61

Port.InitialModes11_9:GPIO,ALT1_GTM_TOUT98,ALT2_Reserved,ALT3_QSPI1_MTSR,ALT4_Reserved,ALT5_MSC0_SOP,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes11_10:GPIO,ALT1_GTM_TOUT99,ALT2_Reserved,ALT3_QSPI0_SLSO3,ALT4_QSPI1_SLSO3,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes11_11:GPIO,ALT1_GTM_TOUT100,ALT2_Reserved,ALT3_QSPI0_SLSO4,ALT4_QSPI1_SLSO4,ALT5_MSC0_EN0,ALT6_ERAY0_TXENB,ALT7_CCU60_CC61

Port.InitialModes11_12:GPIO,ALT1_GTM_TOUT101,ALT2_ASCLIN1_ATX,ALT3_GTM_CLK2,ALT4_ERAY0_TXDB,ALT5_CAN03_TXD,ALT6_CCU_EXTCLK1,ALT7_CCU60_CC60
###############################   Port 13 ######################################

Port.InitialModes13_0:GPIO,ALT1_GTM_TOUT91,ALT2_ASCLIN10_ATX,ALT3_QSPI2_SCLKN,ALT4_MSC0_EN1,ALT5_MSC0_FCLN,ALT6_Reserved,ALT7_CAN10_TXD

Port.InitialModes13_1:GPIO,ALT1_GTM_TOUT92,ALT2_Reserved,ALT3_QSPI2_SCLKP,ALT4_Reserved,ALT5_MSC0_FCLP,ALT6_I2C0_SCL,ALT7_Reserved

Port.InitialModes13_2:GPIO,ALT1_GTM_TOUT93,ALT2_ASCLIN10_ASCLK,ALT3_QSPI2_MTSRN,ALT4_MSC0_FCLP,ALT5_MSC0_SON,ALT6_I2C0_SDA,ALT7_Reserved

Port.InitialModes13_3:GPIO,ALT1_GTM_TOUT94,ALT2_ASCLIN10_ASLSO,ALT3_QSPI2_MTSRP,ALT4_Reserved,ALT5_MSC0_SOP,ALT6_Reserved,ALT7_Reserved
###############################   Port 14 ######################################

Port.InitialModes14_0:GPIO,ALT1_GTM_TOUT80,ALT2_ASCLIN0_ATX,ALT3_ERAY0_TXDA,ALT4_ERAY0_TXDB,ALT5_CAN01_TXD,ALT6_ASCLIN0_ASCLK,ALT7_CCU60_COUT62

Port.InitialModes14_1:GPIO,ALT1_GTM_TOUT81,ALT2_ASCLIN0_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT63

Port.InitialModes14_2:GPIO,ALT1_GTM_TOUT82,ALT2_ASCLIN2_ATX,ALT3_QSPI2_SLSO1,ALT4_Reserved,ALT5_Reserved,ALT6_ASCLIN2_ASCLK,ALT7_Reserved

Port.InitialModes14_3:GPIO,ALT1_GTM_TOUT83,ALT2_ASCLIN2_ATX,ALT3_QSPI2_SLSO3,ALT4_ASCLIN1_ASLSO,ALT5_ASCLIN3_ASLSO,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_4:GPIO,ALT1_GTM_TOUT84,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_PPS,ALT7_Reserved

Port.InitialModes14_5:GPIO,ALT1_GTM_TOUT85,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_ERAY0_TXDB,ALT7_Reserved

Port.InitialModes14_6:GPIO,ALT1_GTM_TOUT86,ALT2_Reserved,ALT3_QSPI2_SLSO2,ALT4_CAN13_TXD,ALT5_Reserved,ALT6_ERAY0_TXENB,ALT7_Reserved
###############################   Port 15 ######################################

Port.InitialModes15_0:GPIO,ALT1_GTM_TOUT71,ALT2_ASCLIN1_ATX,ALT3_QSPI0_SLSO13,ALT4_Reserved,ALT5_CAN02_TXD,ALT6_ASCLIN1_ASCLK,ALT7_Reserved

Port.InitialModes15_1:GPIO,ALT1_GTM_TOUT72,ALT2_ASCLIN1_ATX,ALT3_QSPI2_SLSO5,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes15_2:GPIO,ALT1_GTM_TOUT73,ALT2_ASCLIN0_ATX,ALT3_QSPI2_SLSO0,ALT4_Reserved,ALT5_CAN01_TXD,ALT6_ASCLIN0_ASCLK,ALT7_Reserved

Port.InitialModes15_3:GPIO,ALT1_GTM_TOUT74,ALT2_ASCLIN0_ATX,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_MSC0_EN1,ALT6_Reserved,ALT7_Reserved

Port.InitialModes15_4:GPIO,ALT1_GTM_TOUT75,ALT2_ASCLIN1_ATX,ALT3_QSPI2_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_I2C0_SCL,ALT7_CCU60_CC62

Port.InitialModes15_5:GPIO,ALT1_GTM_TOUT76,ALT2_ASCLIN1_ATX,ALT3_QSPI2_MTSR,ALT4_Reserved,ALT5_MSC0_EN0,ALT6_I2C0_SDA,ALT7_CCU60_CC61

Port.InitialModes15_6:GPIO,ALT1_GTM_TOUT77,ALT2_ASCLIN3_ATX,ALT3_QSPI2_MTSR,ALT4_Reserved,ALT5_QSPI2_SCLK,ALT6_ASCLIN3_ASCLK,ALT7_CCU60_CC60

Port.InitialModes15_7:GPIO,ALT1_GTM_TOUT78,ALT2_ASCLIN3_ATX,ALT3_QSPI2_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes15_8:GPIO,ALT1_GTM_TOUT79,ALT2_Reserved,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_ASCLIN3_ASCLK,ALT7_CCU60_COUT61
###############################   Port 20 ######################################

Port.InitialModes20_0:GPIO,ALT1_GTM_TOUT59,ALT2_ASCLIN3_ATX,ALT3_ASCLIN3_ASCLK,ALT4_Reserved,ALT5_HSCT0_SYSCLK_OUT,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_3:GPIO,ALT1_GTM_TOUT61,ALT2_ASCLIN3_ATX,ALT3_QSPI0_SLSO9,ALT4_QSPI2_SLSO9,ALT5_CAN03_TXD,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_6:GPIO,ALT1_GTM_TOUT62,ALT2_ASCLIN1_ARTS,ALT3_QSPI0_SLSO8,ALT4_QSPI2_SLSO8,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_7:GPIO,ALT1_GTM_TOUT63,ALT2_ASCLIN9_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN12_TXD,ALT6_Reserved,ALT7_CCU61_COUT63

Port.InitialModes20_8:GPIO,ALT1_GTM_TOUT64,ALT2_ASCLIN1_ASLSO,ALT3_QSPI0_SLSO0,ALT4_QSPI1_SLSO0,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_CC60

Port.InitialModes20_9:GPIO,ALT1_GTM_TOUT65,ALT2_Reserved,ALT3_QSPI0_SLSO1,ALT4_QSPI1_SLSO1,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_CC61

Port.InitialModes20_10:GPIO,ALT1_GTM_TOUT66,ALT2_ASCLIN1_ATX,ALT3_QSPI0_SLSO6,ALT4_QSPI2_SLSO7,ALT5_CAN03_TXD,ALT6_ASCLIN1_ASCLK,ALT7_CCU61_CC62

Port.InitialModes20_11:GPIO,ALT1_GTM_TOUT67,ALT2_Reserved,ALT3_QSPI0_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT60

Port.InitialModes20_12:GPIO,ALT1_GTM_TOUT68,ALT2_Reserved,ALT3_QSPI0_MRST,ALT4_QSPI0_MTSR,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT61

Port.InitialModes20_13:GPIO,ALT1_GTM_TOUT69,ALT2_Reserved,ALT3_QSPI0_SLSO2,ALT4_QSPI1_SLSO2,ALT5_QSPI0_SCLK,ALT6_Reserved,ALT7_CCU61_COUT62

Port.InitialModes20_14:GPIO,ALT1_GTM_TOUT70,ALT2_Reserved,ALT3_QSPI0_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 21 ######################################

Port.InitialModes21_2:GPIO,ALT1_GTM_TOUT53,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_GETH_MDC,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_3:GPIO,ALT1_GTM_TOUT54,ALT2_ASCLIN11_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_4:GPIO,ALT1_GTM_TOUT55,ALT2_ASCLIN11_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_5:GPIO,ALT1_GTM_TOUT56,ALT2_ASCLIN3_ASCLK,ALT3_ASCLIN11_ATX,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_6:GPIO,ALT1_GTM_TOUT57,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_GPT120_T3OUT

Port.InitialModes21_7:GPIO,ALT1_GTM_TOUT58,ALT2_ASCLIN3_ATX,ALT3_ASCLIN3_ASCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_GPT120_T6OUT
###############################   Port 22 ######################################

Port.InitialModes22_0:GPIO,ALT1_GTM_TOUT47,ALT2_ASCLIN3_ATX,ALT3_QSPI3_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_ASCLIN6_ATX

Port.InitialModes22_1:GPIO,ALT1_GTM_TOUT48,ALT2_ASCLIN3_ATX,ALT3_QSPI3_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_ASCLIN7_ATX

Port.InitialModes22_2:GPIO,ALT1_GTM_TOUT49,ALT2_ASCLIN5_ATX,ALT3_QSPI3_SLSO12,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes22_3:GPIO,ALT1_GTM_TOUT50,ALT2_Reserved,ALT3_QSPI3_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 23 ######################################

Port.InitialModes23_1:GPIO,ALT1_GTM_TOUT42,ALT2_ASCLIN1_ARTS,ALT3_Reserved,ALT4_GTM_CLK0,ALT5_CAN10_TXD,ALT6_CCU_EXTCLK0,ALT7_ASCLIN6_ASCLK
###############################   Port 32 ######################################

Port.InitialModes32_0:GPIO,ALT1_GTM_TOUT36,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes32_1:GPIO,ALT1_GTM_TOUT37,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes32_4:GPIO,ALT1_GTM_TOUT40,ALT2_PMS_DCDCSYNCO,ALT3_Reserved,ALT4_GTM_CLK1,ALT5_Reserved,ALT6_CCU_EXTCLK1,ALT7_CCU60_COUT63
###############################   Port 33 ######################################

Port.InitialModes33_4:GPIO,ALT1_GTM_TOUT26,ALT2_ASCLIN2_ARTS,ALT3_QSPI2_SLSO12,ALT4_PSI5_TX1,ALT5_EVADC_EMUX12,ALT6_EVADC_FC0BFLOUT,ALT7_CAN13_TXD

Port.InitialModes33_5:GPIO,ALT1_GTM_TOUT27,ALT2_QSPI0_SLSO7,ALT3_QSPI1_SLSO7,ALT4_EDSADC_DSCOUT0,ALT5_EVADC_EMUX11,ALT6_Reserved,ALT7_ASCLIN5_ASLSO

Port.InitialModes33_6:GPIO,ALT1_GTM_TOUT28,ALT2_ASCLIN2_ASLSO,ALT3_QSPI2_SLSO11,ALT4_Reserved,ALT5_EVADC_EMUX10,ALT6_EVADC_FC1BFLOUT,ALT7_PSI5S_TX

Port.InitialModes33_7:GPIO,ALT1_GTM_TOUT29,ALT2_ASCLIN2_ASCLK,ALT3_Reserved,ALT4_ASCLIN8_ATX,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_8:GPIO,ALT1_GTM_TOUT30,ALT2_ASCLIN2_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_COUT62

Port.InitialModes33_9:GPIO,ALT1_GTM_TOUT31,ALT2_ASCLIN2_ATX,ALT3_Reserved,ALT4_ASCLIN2_ASCLK,ALT5_CAN01_TXD,ALT6_ASCLIN0_ATX,ALT7_CCU61_CC62

Port.InitialModes33_10:GPIO,ALT1_GTM_TOUT32,ALT2_QSPI1_SLSO6,ALT3_Reserved,ALT4_ASCLIN1_ASLSO,ALT5_PSI5S_CLK,ALT6_Reserved,ALT7_CCU61_COUT61

Port.InitialModes33_11:GPIO,ALT1_GTM_TOUT33,ALT2_ASCLIN1_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_EDSADC_CGPWMN,ALT7_CCU61_CC61

Port.InitialModes33_12:GPIO,ALT1_GTM_TOUT34,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_ASCLIN1_ASCLK,ALT5_Reserved,ALT6_EDSADC_CGPWMP,ALT7_CCU61_COUT60

Port.InitialModes33_13:GPIO,ALT1_GTM_TOUT35,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_QSPI2_SLSO6,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_CC60
###############################   Port 40 ######################################

Port.InitialModes40_0:GPIO,ALT1_RESERVED,ALT2_RESERVED,ALT3_RESERVED,ALT4_RESERVED,ALT5_RESERVED,ALT6_RESERVED,ALT7_RESERVED

Port.InitialModes40_1:GPIO,ALT1_RESERVED,ALT2_RESERVED,ALT3_RESERVED,ALT4_RESERVED,ALT5_RESERVED,ALT6_RESERVED,ALT7_RESERVED

Port.InitialModes40_6:GPIO,ALT1_RESERVED,ALT2_RESERVED,ALT3_RESERVED,ALT4_RESERVED,ALT5_RESERVED,ALT6_RESERVED,ALT7_RESERVED

Port.InitialModes40_7:GPIO,ALT1_RESERVED,ALT2_RESERVED,ALT3_RESERVED,ALT4_RESERVED,ALT5_RESERVED,ALT6_RESERVED,ALT7_RESERVED

Port.InitialModes40_8:GPIO,ALT1_RESERVED,ALT2_RESERVED,ALT3_RESERVED,ALT4_RESERVED,ALT5_RESERVED,ALT6_RESERVED,ALT7_RESERVED

Port.InitialModes40_9:GPIO,ALT1_RESERVED,ALT2_RESERVED,ALT3_RESERVED,ALT4_RESERVED,ALT5_RESERVED,ALT6_RESERVED,ALT7_RESERVED

Port_0_FAST:_0_
Port_2_FAST:_0_ _2_ _4_ _5_ _6_ _7_
Port_10_FAST:_1_ _2_ _3_
Port_11_FAST:_9_ _10_ _11_ _12_
Port_13_FAST:_0_ _1_ _2_ _3_
Port_14_FAST:_0_ _1_ _5_ _6_
Port_15_FAST:_0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port_20_FAST:_0_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Port_21_FAST:_2_ _3_ _4_ _5_ _6_ _7_
Port_22_FAST:_0_ _1_ _2_ _3_
Port_23_FAST:_1_
Port_32_FAST:_4_
Port_33_FAST:_8_ _10_ _11_ _12_ _13_
Port_40_FAST:

Port_0_SLOW:_1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _12_
Port_2_SLOW:_1_ _3_ _8_
Port_10_SLOW:_5_ _6_
Port_11_SLOW:
Port_13_SLOW:
Port_14_SLOW:_2_ _3_ _4_
Port_15_SLOW:
Port_20_SLOW:_3_ _6_
Port_21_SLOW:
Port_22_SLOW:
Port_23_SLOW:
Port_32_SLOW:_0_ _1_
Port_33_SLOW:_4_ _5_ _6_ _7_ _9_
Port_40_SLOW:

Port_0_RFAST:
Port_2_RFAST:
Port_10_RFAST:
Port_11_RFAST:_2_ _3_ _6_
Port_13_RFAST:
Port_14_RFAST:
Port_15_RFAST:
Port_20_RFAST:
Port_21_RFAST:
Port_22_RFAST:
Port_23_RFAST:
Port_32_RFAST:
Port_33_RFAST:
Port_40_RFAST:

Port_0_RGMII_INPUT:
Port_2_RGMII_INPUT:
Port_10_RGMII_INPUT:
Port_11_RGMII_INPUT:_9_ _10_ _11_ _12_
Port_13_RGMII_INPUT:
Port_14_RGMII_INPUT:
Port_15_RGMII_INPUT:
Port_20_RGMII_INPUT:
Port_21_RGMII_INPUT:
Port_22_RGMII_INPUT:
Port_23_RGMII_INPUT:
Port_32_RGMII_INPUT:
Port_33_RGMII_INPUT:
Port_40_RGMII_INPUT:


#******************************************************************************
#                                   IRQ
#******************************************************************************

# IRQ:  TOS available
Irq.TosAvailable: CPU0,CPU1,DMA

# IRQ:  SRN available for ETH
# Note: Specify only those SRNs that are available in the uC
Irq.EthSrnAvailable:                                       \
IrqEth0 IrqEth1 IrqEth2 IrqEth3 IrqEth4                    \
IrqEth5 IrqEth6 IrqEth7 IrqEth8 IrqEth9

# IRQ:  SRN available for QSPI
# Note: Specify only those SRNs that are available in the uC
Irq.QspiSrnAvailable: IrqQspi0 IrqQspi1 IrqQspi2 IrqQspi3

Irq.QspiHCSrnAvailable:

# IRQ:  SRN available for ASCLIN
# Note: Specify only those SRNs that are available in the uC
Irq.AsclinSrnAvailable:                                    \
IrqAsclin0 IrqAsclin1 IrqAsclin2 IrqAsclin3                \
IrqAsclin4 IrqAsclin5 IrqAsclin6 IrqAsclin7                \
IrqAsclin8 IrqAsclin9 IrqAsclin10 IrqAsclin11


# IRQ:  SRN available for HSSL
# Note: Specify only those SRNs that are available in the uC
Irq.HsslAvailable: IrqHssl0

Irq.HsslSrnAvailable: IrqHssl0_0 IrqHssl0_1 IrqHssl0_2 IrqHssl0_3

# IRQ:  SRN available for I2C
# Note: Specify only those SRNs that are available in the uC
Irq.I2CAvailable: IrqI2C0

# IRQ:  Available GPT12 modules
# Note: Specify only those available GPT12 modules in the uC
Irq.GPT12Available: IrqGPT120

# IRQ:  Available CCU6 modules
# Note: Specify only those available CCU6 modules in the uC
Irq.CCU6Available: IrqCCU60 IrqCCU61

# IRQ:  Available DMU modules
# Note: Specify only those available DMU modules in the uC
Irq.DmuSrnAvailable: IrqDmuSr0 IrqDmuSr1

# IRQ:  Available Scu modules
# Note: Specify only those available Scu modules in the uC
Irq.ScuSrnAvailable: IrqScuEruSr0 IrqScuEruSr1 IrqScuEruSr2 IrqScuEruSr3

# IRQ:  Available Sent modules
Irq.SentSrnAvailable:                                    \
IrqSentSrn0 IrqSentSrn1 IrqSentSrn2 IrqSentSrn3          \
IrqSentSrn4 IrqSentSrn5 IrqSentSrn6 IrqSentSrn7          \
IrqSentSrn8 IrqSentSrn9


# IRQ:  Available DSADC modules
# Note: Specify only those available DSADC modules in the uC
Irq.DSAdcSrnAvailable: IrqDSAdcSrM0 IrqDSAdcSrA0         \
IrqDSAdcSrM1 IrqDSAdcSrA1 IrqDSAdcSrM2 IrqDSAdcSrA2      \
IrqDSAdcSrM3 IrqDSAdcSrA3

# IRQ:  Available DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.DMAChAvailable:                                      \
IrqDMAErr0 IrqDMAErr1 IrqDMAErr2 IrqDMAErr3              \
IrqDMACh0 IrqDMACh1 IrqDMACh2 IrqDMACh3                  \
IrqDMACh4 IrqDMACh5 IrqDMACh6 IrqDMACh7 IrqDMACh8        \
IrqDMACh9 IrqDMACh10 IrqDMACh11 IrqDMACh12 IrqDMACh13    \
IrqDMACh14 IrqDMACh15 IrqDMACh16 IrqDMACh17 IrqDMACh18   \
IrqDMACh19 IrqDMACh20 IrqDMACh21 IrqDMACh22 IrqDMACh23   \
IrqDMACh24 IrqDMACh25 IrqDMACh26 IrqDMACh27 IrqDMACh28   \
IrqDMACh29 IrqDMACh30 IrqDMACh31 IrqDMACh32 IrqDMACh33   \
IrqDMACh34 IrqDMACh35 IrqDMACh36 IrqDMACh37 IrqDMACh38   \
IrqDMACh39 IrqDMACh40 IrqDMACh41 IrqDMACh42 IrqDMACh43   \
IrqDMACh44 IrqDMACh45 IrqDMACh46 IrqDMACh47 IrqDMACh48   \
IrqDMACh49 IrqDMACh50 IrqDMACh51 IrqDMACh52 IrqDMACh53   \
IrqDMACh54 IrqDMACh55 IrqDMACh56 IrqDMACh57 IrqDMACh58   \
IrqDMACh59 IrqDMACh60 IrqDMACh61 IrqDMACh62 IrqDMACh63

# IRQ:  Available Number of DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.NoOfDmaChannels: IrqDMAErr0To3 IrqDmaCh0To15 IrqDmaCh16To63

# IRQ:  Available FlexRay modules
# Note: Specify only those available FlexRay modules in the uC
Irq.FlexRayAvailable: IrqFlexRay0

Irq.FlexRaySrnAvailable:                                 \
IrqFlexRay0INT0 IrqFlexRay0INT1                          \
IrqFlexRay0TINT0 IrqFlexRay0TINT1                        \
IrqFlexRay0NDAT0 IrqFlexRay0NDAT1                        \
IrqFlexRay0MBSC0 IrqFlexRay0MBSC1                        \
IrqFlexRay0OBUSY IrqFlexRay0IBUSY

# IRQ:  Available GTM modules
# Note: Specify only those available GTM modules in the uC
Irq.GTMAvailable:                                        \
IrqGtmAei IrqGtmAru IrqGtmBrc IrqGtmCmp IrqGtmSpe        \
IrqGtmPsm0 IrqGtmDpll IrqGtmTim IrqGtmMcs  IrqGtmMcsw    \
IrqGtmTom  IrqGtmAtom IrqGtmErr

Irq.GTMMcsAvailable: IrqGtmMcs0 IrqGtmMcs1 IrqGtmMcs2

Irq.GTMTimAvailable: IrqGtmTim0 IrqGtmTim1 IrqGtmTim2

Irq.GTMTomAvailable: IrqGtmTom0 IrqGtmTom1

Irq.GTMAtomAvailable: IrqGtmAtom0 IrqGtmAtom1 IrqGtmAtom2 IrqGtmAtom3

Irq.GtmMaxTim: 3
Irq.GtmMaxMCS: 3
Irq.GtmMaxTom: 2
Irq.GtmMaxAtom: 4

# IRQ:  Available GTM SPE modules
# Note: Specify only those available GTM SPE modules in the uC
Irq.GtmSpeSrnAvailable: IrqGtmSpe0Sr IrqGtmSpe1Sr

# IRQ:  Available GPSR modules
# Note: Specify only those available GPSR modules in the uC
Irq.GpsrAvailable: IrqGpsr0 IrqGpsr1

Irq.STMAvailable: IrqSTM0 IrqSTM1

Irq.VAdcAvailable:                                      \
IrqVADC0 IrqVADC1 IrqVADC2 IrqVADC3                     \
IrqVADC8 IrqVADC9                                       \
IrqVADCCG0 IrqVADCCG1

Irq.CanModulesAvailable: IrqCan0 IrqCan1

Irq.CanSrnAvailable:                                    \
IrqCanSrn0 IrqCanSrn1 IrqCanSrn2 IrqCanSrn3             \
IrqCanSrn4 IrqCanSrn5 IrqCanSrn6 IrqCanSrn7             \
IrqCanSrn8 IrqCanSrn9 IrqCanSrn10 IrqCanSrn11           \
IrqCanSrn12 IrqCanSrn13 IrqCanSrn14 IrqCanSrn15

Irq.Can0SrnAvailable:                                   \
IrqCanSrn0 IrqCanSrn1 IrqCanSrn2 IrqCanSrn3             \
IrqCanSrn4 IrqCanSrn5 IrqCanSrn6 IrqCanSrn7             \
IrqCanSrn8 IrqCanSrn9 IrqCanSrn10 IrqCanSrn11           \
IrqCanSrn12 IrqCanSrn13 IrqCanSrn14 IrqCanSrn15

Irq.Can1SrnAvailable:                                   \
IrqCanSrn0 IrqCanSrn1 IrqCanSrn2 IrqCanSrn3             \
IrqCanSrn4 IrqCanSrn5 IrqCanSrn6 IrqCanSrn7             \
IrqCanSrn8 IrqCanSrn9 IrqCanSrn10 IrqCanSrn11           \
IrqCanSrn12 IrqCanSrn13 IrqCanSrn14 IrqCanSrn15

Irq.Can2SrnAvailable:
# IRQ:  Maximum DMA priority
Irq.DmaMaxPrio: 63

# IRQ:  Available Modules
Irq.ModAvailable: IrqEth IrqQspi IrqAsclin IrqHssl IrqI2c IrqGpt IrqCcu6 IrqDmu IrqScu IrqSent IrqDsadc IrqDma IrqFlexRay IrqGtm IrqGpsr IrqStm IrqVadc IrqCan

#******************************************************************************
#                                   CCU6
#******************************************************************************
Ccu6.Available: true
Ccu6.MaxKernals: 2
Ccu6.MaxT12Channels: 3
Ccu6.MaxComparatorsPerKernel: 4
Ccu6.Ccu60Cc0InputConnections : CCINA_PORT2_PIN0, CCINB_PORT0_PIN1, CCINC_PORT2_PIN6, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu60Cc1InputConnections : CCINA_PORT2_PIN2, CCINB_PORT0_PIN3, CCINC_PORT2_PIN7
Ccu6.Ccu60Cc2InputConnections : CCINA_PORT2_PIN4, CCINB_PORT0_PIN5, CCINC_PORT2_PIN8, CCIND_ERU_OGU4_PDOUT4
Ccu6.Ccu61Cc0InputConnections : CCINA_PORT0_PIN1, CCINB_PORT2_PIN0, CCINC_PORT0_PIN7, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu61Cc1InputConnections : CCINA_PORT0_PIN3, CCINB_PORT2_PIN2, CCINC_PORT0_PIN8, CCIND_CAN0_INTR12
Ccu6.Ccu61Cc2InputConnections : CCINA_PORT0_PIN5, CCINB_PORT2_PIN4, CCINC_PORT0_PIN9, CCIND_ERU_OGU5_PDOUT5
Ccu6.Ccu6AllCcAllInputConnections : CCINA_PORT2_PIN0,CCINB_PORT0_PIN1,CCINC_PORT2_PIN6,CCIND_EVR_WUT_TRIGGER_O,CCINA_PORT2_PIN2,CCINB_PORT0_PIN3,CCINC_PORT2_PIN7,CCINA_PORT2_PIN4,CCINB_PORT0_PIN5,CCINC_PORT2_PIN8,CCIND_ERU_OGU4_PDOUT4,CCINA_PORT0_PIN1, CCINB_PORT2_PIN0,CCINC_PORT0_PIN7,CCINA_PORT0_PIN3,CCINB_PORT2_PIN2,CCINC_PORT0_PIN8,CCIND_CAN0_INTR12,CCINA_PORT0_PIN5,CCINB_PORT2_PIN4,CCINC_PORT0_PIN9,CCIND_ERU_OGU5_PDOUT5
Ccu6.ClockSelect : CCU6_CONFIGURABLE_CLOCK_0,CCU6_CONFIGURABLE_CLOCK_1,CCU6_CONFIGURABLE_CLOCK_2,CCU6_CONFIGURABLE_CLOCK_3,CCU6_CONFIGURABLE_CLOCK_4,CCU6_CONFIGURABLE_CLOCK_6,CCU6_CONFIGURABLE_CLOCK_5,CCU6_CONFIGURABLE_CLOCK_7

#******************************************************************************
#                            RESOURCE MANAGER
#******************************************************************************

RM.AvailableCores:CORE0,CORE1
RM.Modules:ADC,PWM,ICU,GPT,DMA,CAN,STM,SPI,SENT,OCU,ETH,LIN

#******************************************************************************
#                                   SMU
#******************************************************************************
Smu.SmuMaxAlarmPos: 31

Smu.SmuCoreTotalAlarmGroups: 12
Smu.SmuCoreTotalAlarmBehavior: 32
Smu.SmuCoreTotalCfgRegs: 36

Smu.SmuCoreTotalRT0Alarms: 4
Smu.SmuCoreTotalRT1Alarms: 4

Smu.SmuStdbyTotalAlarmGroups: 2
Smu.SmuStdbyTotalAlarmBehavior: 32

Smu.SmuStdbyStartAlarmGroup: 20
Smu.SmuStdbyEndAlarmGroup: 21

Smu.SmuAlarmGroup0: 29392887
Smu.SmuAlarmGroup1: 29392887
Smu.SmuAlarmGroup2: 0
Smu.SmuAlarmGroup3: 0
Smu.SmuAlarmGroup4: 0
Smu.SmuAlarmGroup5: 0
Smu.SmuAlarmGroup6: 62914039
Smu.SmuAlarmGroup7: 4292079623
Smu.SmuAlarmGroup8: 4278128639
Smu.SmuAlarmGroup9: 229419
Smu.SmuAlarmGroup10: 7864319
Smu.SmuAlarmGroup11: 13887
Smu.SmuAlarmGroup20: 65520
Smu.SmuAlarmGroup21: 131007

Smu.SmuGroup0UnavailableIds: 3_15_16_17_18_19_20_21_25_26_27_28_29_30_31
Smu.SmuGroup1UnavailableIds: 3_15_16_17_18_19_20_21_25_26_27_28_29_30_31
Smu.SmuGroup2UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup3UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup4UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup5UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup6UnavailableIds: 3_9_22_26_27_28_29_30_31
Smu.SmuGroup7UnavailableIds: 3_4_5_6_7_8_9_10_11_18_19_21
Smu.SmuGroup8UnavailableIds: 12_13_14_15_24
Smu.SmuGroup9UnavailableIds: 2_4_6_7_8_9_10_11_12_13_14_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup10UnavailableIds: 19_23_24_25_26_27_28_29_30_31
Smu.SmuGroup11UnavailableIds: 6_7_8_11_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup20UnavailableIds: 0_1_2_3_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup21UnavailableIds: 6_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31

Smu.SmuAlarmExecValidMask: 169806367

#******************************************************************************
#                                   MCU
#******************************************************************************
#***********************************MCU RAM************************************

Mcu.CPU0LMUAddStart:2415919104
Mcu.CPU0LMUAddEnd:2415984639
Mcu.CPU0LMUAddBlk1Start:2415951872

Mcu.CPU1LMUAddStart:2415984640
Mcu.CPU1LMUAddEnd:2416050175
Mcu.CPU1LMUAddBlk1Start:2416017408

Mcu.CPU2LMUAddStart:
Mcu.CPU2LMUAddEnd:

Mcu.CPU3LMUAddStart:
Mcu.CPU3LMUAddEnd:

Mcu.CPU4LMUAddStart:
Mcu.CPU4LMUAddEnd:

Mcu.CPU5LMUAddStart:
Mcu.CPU5LMUAddEnd:

Mcu.LMU0AddStart:0
Mcu.LMU0AddEnd:0

Mcu.LMU1AddStart:0
Mcu.LMU1AddEnd:0

Mcu.LMU2AddStart:0
Mcu.LMU2AddEnd:0

Mcu.LMU3AddStart:0
Mcu.LMU3AddEnd:0

Mcu.CPU0DSPRAddStart:1879048192
Mcu.CPU0DSPRAddEnd:1879244799

Mcu.CPU1DSPRAddStart:1610612736
Mcu.CPU1DSPRAddEnd:1610809343

Mcu.CPU2DSPRAddStart:
Mcu.CPU2DSPRAddEnd:

Mcu.CPU3DSPRAddStart:
Mcu.CPU3DSPRAddEnd:

Mcu.CPU4DSPRAddStart:
Mcu.CPU4DSPRAddEnd:

Mcu.CPU5DSPRAddStart:
Mcu.CPU5DSPRAddEnd:

Mcu.CPU0PSPRAddStart:1880096768
Mcu.CPU0PSPRAddEnd:1880129535

Mcu.CPU1PSPRAddStart:1611661312
Mcu.CPU1PSPRAddEnd:1611694079

Mcu.CPU2PSPRAddStart:
Mcu.CPU2PSPRAddEnd:

Mcu.CPU3PSPRAddStart:
Mcu.CPU3PSPRAddEnd:

Mcu.CPU4PSPRAddStart:
Mcu.CPU4PSPRAddEnd:

Mcu.CPU5PSPRAddStart:
Mcu.CPU5PSPRAddEnd:

#*********************************OSC FREQ*********************************
Mcu.OscExtCrystalMinFrequency: 16
Mcu.OscDirectModeMinFrequency: 4
Mcu.OscMaxFrequency: 40

#*************************BACKUP and SYSCLK FREQ***************************
Mcu.BackUpFrequency: 100000000
Mcu.SysClkFrequency: 20000000
#******************************MCU PERIPHERAL PLL**************************
Mcu.FPerPll1MinFrequency: 20000000
Mcu.FPerPll1MaxFrequency: 320000000
Mcu.FPerPll2MinFrequency: 20000000
Mcu.FPerPll2MaxFrequency: 200000000
Mcu.PerPllFoscByPMinFrequency: 10000000
Mcu.PerPllFoscByPMaxFrequency: 40000000
Mcu.PerPllDcoBaseMinFrequency: 400000000
Mcu.PerPllDcoBaseMaxFrequency: 800000000

#******************************MCU SYSTEM PLL******************************
Mcu.FSysPllMinFrequency: 20000000
Mcu.FSysPllMaxFrequency: 300000000
Mcu.SysFoscByPMinFrequency: 10000000
Mcu.SysFoscByPMaxFrequency: 40000000
Mcu.SysPllDcoBaseMinFrequency: 400000000
Mcu.SysPllDcoBaseMaxFrequency: 800000000
Mcu.SysPllModulationConfiguration: 61

#*************************MCU CCU FREQ***************************************
Mcu.IdleModeCoreEnumValues: INDIVIDUAL_IDLE_CORES_SEL0,CPU_IDLE_CORE0_SEL1,CPU_IDLE_CORE1_SEL2
Mcu.SystemModeCoreEnumValues: CPU_SYSTEM_CORE0_SEL0,CPU_SYSTEM_CORE1_SEL1,UNANIMOUS_SYSTEM_ALL_CORES_SEL6
Mcu.fCPU1Exists:true
Mcu.fCPU2Exists:false
Mcu.fCPU3Exists:false
Mcu.fCPU4Exists:false
Mcu.fCPU5Exists:false

Mcu.NoOfCoreAvailable: 2
Mcu.ClockRefSelection: MCU_USER_DEFINED_FREQUENCY,MCU_CPU0_FREQUENCY,MCU_CPU1_FREQUENCY,MCU_SOURCE0_FREQUENCY,MCU_SOURCE1_FREQUENCY,MCU_SOURCE2_FREQUENCY,MCU_FSI_FREQUENCY,MCU_SRI_FREQUENCY,MCU_FSI2_FREQUENCY,MCU_SPB_FREQUENCY,MCU_REF_FREQUENCY_1,MCU_REF_FREQUENCY_2,MCU_BBB_FREQUENCY,MCU_ASCLINFAST_FREQUENCY,MCU_ERAY_FREQUENCY,MCU_MSC_FREQUENCY,MCU_GETH_FREQUENCY,MCU_STM_FREQUENCY,MCU_MCANH_FREQUENCY,MCU_MCAN_FREQUENCY,MCU_QSPI_FREQUENCY,MCU_ADC_FREQUENCY,MCU_I2C_FREQUENCY,MCU_ASCLINSLOW_FREQUENCY,MCU_GTM_FREQUENCY,MCU_HSCT_FREQUENCY
Mcu.fLMU0Exists:false
Mcu.fLMU1Exists:false
Mcu.fLMU2Exists:false
Mcu.fLMU3Exists:false

Mcu.fEBUExists:false
Mcu.fCPU0MaxFrequency: 300000000
Mcu.fCPU1MaxFrequency: 300000000
Mcu.fCPU2MaxFrequency: 300000000
Mcu.fCPU3MaxFrequency: 300000000
Mcu.fCPU4MaxFrequency: 300000000
Mcu.fCPU5MaxFrequency: 300000000
Mcu.fCPU1MinFrequency: 1
Mcu.fCPU2MinFrequency: 0
Mcu.fCPU3MinFrequency: 0
Mcu.fCPU4MinFrequency: 0
Mcu.fCPU5MinFrequency: 0

Mcu.fSTM1Exists:true
Mcu.fSTM2Exists:false
Mcu.fSTM3Exists:false
Mcu.fSTM4Exists:false
Mcu.fSTM5Exists:false
Mcu.fHSPDMExists:false
Mcu.fAdasExists:false
Mcu.fERAYExists:true
Mcu.fMscExists:true
Mcu.fI2CExists:true


Mcu.fAdcMaxFrequency: 160000000
Mcu.fAdcMinFrequency: 0

Mcu.SRIDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fSRIMaxFrequency: 300000000

Mcu.SPBDividerValues: 2,3,4,5,6,8,10,12,15
Mcu.fSPBMaxFrequency: 100000000

Mcu.BBBDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBBBMaxFrequency: 150000000

Mcu.fFSIMaxFrequency: 100000000
Mcu.fFSIMinFrequency: 20000000

Mcu.fFSI2MaxFrequency: 300000000

Mcu.fEBUMaxFrequency: 160000000
Mcu.fEBUMinFrequency: 0
Mcu.STMDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fSTMMaxFrequency: 100000000

Mcu.GTMDividerValues: 2,3,4,5,6,8,10,12,15
Mcu.fGTMMaxFrequency: 200000000
Mcu.fGTMMinFrequency: 0

Mcu.MCanDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fMcanMaxFrequency: 80000000

Mcu.AscLinFastDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fAscLinFastMaxFrequency: 200000000

Mcu.AscLinSlowDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fAscLinSlowMaxFrequency: 200000000

Mcu.fErayFrequency: 80000000

Mcu.fHSCTMaxFrequency: 400000000

Mcu.fReferenceMaxFrequency1: 100000000

Mcu.fReferenceMaxFrequency2: 100000000

Mcu.I2CDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fI2CMaxFrequency: 100000000

Mcu.QspiDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fQspiMaxFrequency: 200000000

Mcu.MscDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fMscMaxFrequency: 200000000

Mcu.fHspdm160MinFrequency: 0
Mcu.fHspdm160MaxFrequency: 160000000
Mcu.fHspdm320MinFrequency: 0
Mcu.fHspdm320MaxFrequency: 320000000

Mcu.fAdasMaxFrequency: 300000000
Mcu.fAdasMinFrequency: 200000000
Mcu.AdasDividerValues: 1,2,3,4,5,6,8,10,12,15

Mcu.fGEthMaxFrequency: 150000000
Mcu.fGEthMinFrequency: 100000000
Mcu.GEthDividerValues: 1,2,3,4,15

Mcu.fMcanHMaxFrequency: 100000000
Mcu.McanHDividerValues: 1,2,3,4,5,6,8,10,12,15

Mcu.McuExtClockOutSel0:FOUT_EXT_CLOCK0_SEL0,PLL0_EXT_CLOCK0_SEL1,PLL1_EXT_CLOCK0_SEL2,OSC0_EXT_CLOCK0_SEL3,BACKUP_EXT_CLOCK0_SEL4,PLL2_EXT_CLOCK0_SEL5,BBB_EXT_CLOCK0_SEL6,SRI_EXT_CLOCK0_SEL8,SPB_EXT_CLOCK0_SEL9,FSI_EXT_CLOCK0_SEL10,STM_EXT_CLOCK0_SEL11,GTM_EXT_CLOCK0_SEL12,TCK_EXT_CLOCK0_SEL13,FSI2_EXT_CLOCK0_SEL14,ERAY_MT0_EXT_CLOCK0_SEL15

Mcu.McuExtClockOutSel1:FOUT_EXT_CLOCK1_SEL0,PLL0_EXT_CLOCK1_SEL1,PLL1_EXT_CLOCK1_SEL2,BACKUP_EXT_CLOCK1_SEL4,MCAN_EXT_CLOCK1_SEL5,ADC_EXT_CLOCK1_SEL6,QSPI_EXT_CLOCK1_SEL7,SRI_EXT_CLOCK1_SEL8,SPB_EXT_CLOCK1_SEL9,I2C_EXT_CLOCK1_SEL10,MSC_EXT_CLOCK1_SEL11,ERAY_EXT_CLOCK1_SEL12,ASCLINF_EXT_CLOCK1_SEL13,ASCLINS_EXT_CLOCK1_SEL14,OSCFL_EXT_CLOCK1_SEL15

#***********************MCU CCU CLK RATIOS***********************************
Mcu.SRISPBClockRatios: 1,2,3,4,5,6
Mcu.SRIFSIClockRatios: 1,2,3
Mcu.SRIFSI2ClockRatios: 1
Mcu.FSI2FSIClockRatios: 1,2,3
Mcu.SRILOWPOWERClockRatios: 30,60,120,240
Mcu.GTMSPBClockRatios: 1,2
Mcu.SPBGTMClockRatios: 1,2,3,4,5,6
Mcu.SPBSTMClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.SRIBBBClockRatios: 1,2
Mcu.STMSPBClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.AdasSriClockRatios: 1,2
Mcu.AdasBBBClockRatios: 2
Mcu.SPBMCANHClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.SPBMcanHClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.SRIGEthClockRatios: 1,2,3,4,15

#***********************MCU CCU CLK DEPENDENCIES*******************************
Mcu.SRIClockDependencies: SPB,FSI,FSI2,BBB,GEth
Mcu.SPBClockDependencies: GTM,STM,McanH
Mcu.FSI2ClockDependencies: FSI
Mcu.GTMClockDependencies: SPB
Mcu.STMClockDependencies: SPB
Mcu.ADASClockDependencies: SRI,BBB
Mcu.McanHClockDependencies: SPB

#******************************************************************************
#                                   MCALLIB
#******************************************************************************
McalLib.DsprCore0StartAddr:1879048192
McalLib.DsprCore1StartAddr:1610612736
McalLib.DsprCore2StartAddr:0
McalLib.DsprCore3StartAddr:0
McalLib.DsprCore4StartAddr:0
McalLib.DsprCore5StartAddr:0

McalLib.DsprCore0EndAddr:1879244799
McalLib.DsprCore1EndAddr:1610809343
McalLib.DsprCore2EndAddr:0
McalLib.DsprCore3EndAddr:0
McalLib.DsprCore4EndAddr:0
McalLib.DsprCore5EndAddr:0

McalLib.PsprCore0StartAddr:1880096768
McalLib.PsprCore1StartAddr:1611661312
McalLib.PsprCore2StartAddr:0
McalLib.PsprCore3StartAddr:0
McalLib.PsprCore4StartAddr:0
McalLib.PsprCore5StartAddr:0

McalLib.PsprCore0EndAddr:1880129535
McalLib.PsprCore1EndAddr:1611694079
McalLib.PsprCore2EndAddr:0
McalLib.PsprCore3EndAddr:0
McalLib.PsprCore4EndAddr:0
McalLib.PsprCore5EndAddr:0

McalLib.BackupClockFreq:100

#******************************************************************************
#                                   GPT12
#******************************************************************************
Gpt12.Available:true
Gpt12.MaxBlocks:2
Gpt12.MaxTimers:5
Gpt12.Gpt12InputConnection_T2: GPT12_T2INA_PORT00_PIN7,GPT12_T2INB_PORT33_PIN7
Gpt12.Gpt12InputConnection_T3: GPT12_T3INA_PORT02_PIN6,GPT12_T3INC_SCU_PDOUT4
Gpt12.Gpt12InputConnection_T4: GPT12_T4INA_PORT02_PIN8,
Gpt12.Gpt12InputConnection_T5: GPT12_T5INA_PORT21_PIN7,GPT12_T5INB_PORT10_PIN3
Gpt12.Gpt12InputConnection_T6: GPT12_T6INA_PORT20_PIN3,GPT12_T6INB_PORT10_PIN2
Gpt12.Gpt12InputConnection_TAll: GPT12_T2INA_PORT00_PIN7,GPT12_T2INB_PORT33_PIN7,GPT12_T3INA_PORT02_PIN6,GPT12_T3INC_SCU_PDOUT4,GPT12_T4INA_PORT02_PIN8,GPT12_T5INA_PORT21_PIN7,GPT12_T5INB_PORT10_PIN3,GPT12_T6INA_PORT20_PIN3,GPT12_T6INB_PORT10_PIN2
Gpt12.Gpt12DirInputConnection_T2: NONE,GPT12_T2EUDA_PORT00_PIN8,GPT12_T2EUDB_PORT33_PIN6
Gpt12.Gpt12DirInputConnection_T3: NONE,GPT12_T3EUDA_PORT02_PIN7,
Gpt12.Gpt12DirInputConnection_T4: NONE,GPT12_T4EUDA_PORT00_PIN9,GPT12_T4EUDB_PORT33_PIN5
Gpt12.Gpt12DirInputConnection_T5: NONE
Gpt12.Gpt12DirInputConnection_T6: NONE
Gpt12.Gpt12DirInputConnection_TAll: NONE,GPT12_T2EUDA_PORT00_PIN8,GPT12_T2EUDB_PORT33_PIN6,GPT12_T3EUDA_PORT02_PIN7,GPT12_T4EUDA_PORT00_PIN9,GPT12_T4EUDB_PORT33_PIN5



#******************************************************************************
#                                   ASCLIN
#******************************************************************************
AscLin.MaxNoOfAscLinModules:12
AscLin.AvailableAscLinModules:ASCLIN0,ASCLIN1,ASCLIN2,ASCLIN3,ASCLIN4,ASCLIN5,ASCLIN6,ASCLIN7,ASCLIN8,ASCLIN9,ASCLIN10,ASCLIN11
# AscLin.LastIndexOfAscLinModules
AscLin.LastIndexOfAscLinModules: 11
AscLin.ASCLIN0_RxSelectLine:SELECT_A_PORT14_PIN1,SELECT_B_PORT15_PIN3,SELECT_D_PORT33_PIN10
AscLin.ASCLIN1_RxSelectLine:SELECT_A_PORT15_PIN1,SELECT_B_PORT15_PIN5,SELECT_C_PORT20_PIN9,SELECT_E_PORT11_PIN10,SELECT_F_PORT33_PIN13,SELECT_G_PORT02_PIN3
AscLin.ASCLIN2_RxSelectLine:SELECT_A_PORT14_PIN3,SELECT_B_PORT02_PIN1,SELECT_D_PORT10_PIN6,SELECT_E_PORT33_PIN8,SELECT_G_PORT02_PIN0
AscLin.ASCLIN3_RxSelectLine:SELECT_A_PORT15_PIN7,SELECT_C_PORT20_PIN3,SELECT_E_PORT00_PIN1,SELECT_F_PORT21_PIN6
AscLin.ASCLIN4_RxSelectLine:SELECT_A_PORT00_PIN12
AscLin.ASCLIN5_RxSelectLine:SELECT_A_PORT00_PIN6,SELECT_B_PORT33_PIN4,SELECT_C_PORT22_PIN3
AscLin.ASCLIN6_RxSelectLine:SELECT_E_PORT22_PIN0,SELECT_F_PORT23_PIN1
AscLin.ASCLIN7_RxSelectLine:SELECT_E_PORT22_PIN1
AscLin.ASCLIN8_RxSelectLine:SELECT_D_PORT33_PIN6
AscLin.ASCLIN9_RxSelectLine:SELECT_E_PORT20_PIN6,SELECT_F_PORT20_PIN7
AscLin.ASCLIN10_RxSelectLine:SELECT_A_PORT00_PIN4,SELECT_B_PORT00_PIN8,SELECT_C_PORT13_PIN0,SELECT_D_PORT13_PIN1
AscLin.ASCLIN11_RxSelectLine:SELECT_E_PORT21_PIN2,SELECT_F_PORT21_PIN5
AscLin.ALL_RxSelectLine:SELECT_A_PORT14_PIN1,SELECT_B_PORT15_PIN3,SELECT_D_PORT33_PIN10,SELECT_A_PORT15_PIN1,SELECT_B_PORT15_PIN5,SELECT_C_PORT20_PIN9,SELECT_E_PORT11_PIN10,SELECT_F_PORT33_PIN13,SELECT_G_PORT02_PIN3,SELECT_A_PORT14_PIN3,SELECT_B_PORT02_PIN1,SELECT_D_PORT10_PIN6,SELECT_E_PORT33_PIN8,SELECT_G_PORT02_PIN0,SELECT_A_PORT15_PIN7,SELECT_C_PORT20_PIN3,SELECT_E_PORT00_PIN1,SELECT_F_PORT21_PIN6,SELECT_A_PORT00_PIN12,SELECT_A_PORT00_PIN6,SELECT_B_PORT33_PIN4,SELECT_C_PORT22_PIN3,SELECT_E_PORT22_PIN0,SELECT_F_PORT23_PIN1,SELECT_E_PORT22_PIN1,SELECT_D_PORT33_PIN6,SELECT_E_PORT20_PIN6,SELECT_F_PORT20_PIN7,SELECT_A_PORT00_PIN4,SELECT_B_PORT00_PIN8,SELECT_C_PORT13_PIN0,SELECT_D_PORT13_PIN1,SELECT_E_PORT21_PIN2,SELECT_F_PORT21_PIN5


# Parameter AscLin.ASCLIN[x]_CTSSelectLine is used only by UART module
AscLin.ASCLIN0_CTSSelectLine: NONE
AscLin.ASCLIN1_CTSSelectLine: SELECT_CTS_A_PORT20_PIN7, SELECT_CTS_B_PORT32_PIN4
AscLin.ASCLIN2_CTSSelectLine: SELECT_CTS_B_PORT33_PIN5
AscLin.ASCLIN3_CTSSelectLine: SELECT_CTS_A_PORT00_PIN12
AscLin.ASCLIN4_CTSSelectLine: NONE
AscLin.ASCLIN5_CTSSelectLine: NONE
AscLin.ASCLIN6_CTSSelectLine: NONE
AscLin.ASCLIN7_CTSSelectLine: NONE
AscLin.ASCLIN8_CTSSelectLine: NONE
AscLin.ASCLIN9_CTSSelectLine: NONE
AscLin.ASCLIN10_CTSSelectLine: NONE
AscLin.ASCLIN11_CTSSelectLine: NONE

# Parameter AscLin.ALL_CTSSelectLine is used only by UART module

AscLin.ALL_CTSSelectLine: SELECT_CTS_A_PORT20_PIN7, SELECT_CTS_B_PORT32_PIN4, SELECT_CTS_B_PORT33_PIN5, SELECT_CTS_A_PORT00_PIN12, NONE
#******************************************************************************
#                                  SPI
#******************************************************************************

Spi.AvailableQSPIModule:QSPI0,QSPI1,QSPI2,QSPI3

# MRST(input pins) values wrt QSPIn
# Note: Though a particular QSPI is not available for the derivate,
#       an empty variable Spi.QSPIxMRSTPin should be defined
#       for all the QSPIs available in the umbrella device
#       (to avoid XPATH access errors)

Spi.QSPI0ExternalDemux:ON
Spi.QSPI1ExternalDemux:ON
Spi.QSPI2ExternalDemux:OFF
Spi.QSPI3ExternalDemux:ON
Spi.QSPI4ExternalDemux:OFF
Spi.QSPI5ExternalDemux:OFF

Spi.QSPI0MRSTPin:MRST0A_PORT20_PIN12

Spi.QSPI1MRSTPin:MRST1A_PORT10_PIN1,MRST1B_PORT11_PIN3

Spi.QSPI2MRSTPin:MRST2E_PORT15_PIN2,MRST2A_PORT15_PIN4,MRST2B_PORT15_PIN7,MRST2CN_PORT21_PIN2,MRST2CP_PORT21_PIN3

Spi.QSPI3MRSTPin:MRST3A_PORT02_PIN5,MRST3D_PORT22_PIN1

Spi.QSPI4MRSTPin:

Spi.QSPI5MRSTPin:

Spi.QSPIXMRSTPin:MRST0A_PORT20_PIN12,MRST1A_PORT10_PIN1,MRST1B_PORT11_PIN3,MRST2E_PORT15_PIN2,MRST2A_PORT15_PIN4,MRST2B_PORT15_PIN7,MRST2CN_PORT21_PIN2,MRST2CP_PORT21_PIN3,MRST3A_PORT02_PIN5,MRST3D_PORT22_PIN1


#******************************************************************************
#                                   STM
#******************************************************************************
# Stm.AvailableTimers
Stm.AvailableTimers: STM0 STM1
# Stm.Timers
Stm.Timers: STM0,STM1
# Stm.TotalNumberofcores
Stm.TotalNumberofcores: 2

#******************************************************************************
#                                   ETH
#******************************************************************************
Eth.EthPhyIntf : RMII
Eth.EthSpeed : ETH_10MBPS,ETH_100MBPS
Eth.EthMdioAltInputCntrl0: ALT0_SELECT_P00_0,ALT3_SELECT_P21_3,ALT1_SELECT_NONE
Eth.EthRxclkInputCntrl0: ALT0_SELECT_P11_12,ALT3_SELECT_NONE
Eth.EthRxErrMIIInputCntrl0: ALT1_SELECT_P21_7,ALT3_SELECT_NONE
Eth.EthCarrierSenseMIIInputCntrl0: ALT0_SELECT_P11_11,ALT3_SELECT_NONE
Eth.EthRecDataValidMIIInputCntrl0: ALT0_SELECT_P11_11,ALT3_SELECT_NONE
Eth.EthTxClockMIIInputCntrl0: ALT1_SELECT_P11_12,ALT3_SELECT_NONE
Eth.EthCollisionMIICntrl0: ALT3_SELECT_NONE
Eth.EthRefClkRMIIInputCntrl0: ALT0_SELECT_P11_12,ALT3_SELECT_NONE
Eth.EthCRSDVRMIIInputCntrl0: ALT0_SELECT_P11_11,ALT3_SELECT_NONE
Eth.EthReceiveData0InputCntrl0: ALT0_SELECT_P11_10,ALT3_SELECT_NONE
Eth.EthReceiveData1InputCntrl0: ALT0_SELECT_P11_9,ALT3_SELECT_NONE
Eth.EthReceiveData2InputCntrl0: ALT3_SELECT_NONE
Eth.EthReceiveData3InputCntrl0: ALT3_SELECT_NONE
Eth.EthAvaliableNodes: 1

#******************************************************************************
#                            FEE
#******************************************************************************
Fee.BlockSize: 65535
Fee.FlsWordLineSize: 512
Fee.ThresholdSize: 64488
Fee.NumberOfBlocks: 2678

#******************************************************************************
#                            FLS
#******************************************************************************
Fls.BaseAddress:2936012800
Fls.TotalSize:131072
Fls.EraseSuspend:true
Fls.EraseTime:1725000
Fls.WriteTime:5140

#******************************************************************************
#                                   FR
#******************************************************************************
Eray.MaxControllers:1

#******************************************************************************
#                                   CAN
#******************************************************************************
Can.MaxControllers: 8
Can.TotalControllers: 8
Can.MaxKernels: 2
Can.MaxCtrlKer: 4
Can.MaxHwObjects: 784
Can.MCMCAN0: 0xF0208000
Can.MCMCAN1: 0xF0218000
Can.MCMCAN0BASERAM: 0xF0200000
Can.MCMCAN1BASERAM: 0xF0210000
Can.MCMCAN0ENDRAM: 0xF0207FFF
Can.MCMCAN1ENDRAM: 0xF0213FFF
Can.RxDCpinSel_All: CANxx_RXDA,CANxx_RXDB,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE
Can.RxDCpinSel_4028662016: CANxx_RXDA,CANxx_RXDB,CANxx_RXDD,CANxx_RXDE
Can.RxDCpinSel_4028663040: CANxx_RXDA,CANxx_RXDB,CANxx_RXDD
Can.RxDCpinSel_4028664064: CANxx_RXDA,CANxx_RXDB,CANxx_RXDE
Can.RxDCpinSel_4028665088: CANxx_RXDA,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE
Can.RxDCpinSel_4028727552: CANxx_RXDA,CANxx_RXDD
Can.RxDCpinSel_4028728576: CANxx_RXDA,CANxx_RXDB
Can.RxDCpinSel_4028729600: CANxx_RXDA
Can.RxDCpinSel_4028730624: CANxx_RXDB
Can.Node00BaseAddress:0xF0208100
Can.Node01BaseAddress:0xF0208500
Can.Node02BaseAddress:0xF0208900
Can.Node03BaseAddress:0xF0208D00
Can.Node10BaseAddress:0xF0218100
Can.Node11BaseAddress:0xF0218500
Can.Node12BaseAddress:0xF0218900
Can.Node13BaseAddress:0xF0218D00
Can.UnavailableBaseAddress:

#******************************************************************************
#                                   I2C
#******************************************************************************
I2c.NoOfAvailableI2c:1

I2c.AvailableI2CChannels: I2C0

I2c.I2C0SDAPin: SDA0A_PORT2_PIN4, SDA0B_PORT13_PIN2, SDA0C_PORT15_PIN5
I2c.I2C0SCLPin: SCL0A_PORT2_PIN5, SCL0B_PORT13_PIN1, SCL0C_PORT15_PIN4
I2c.I2CAllSDAPin: SDA0A_PORT2_PIN4, SDA0B_PORT13_PIN2, SDA0C_PORT15_PIN5
I2c.I2CAllSCLPin: SCL0A_PORT2_PIN5, SCL0B_PORT13_PIN1, SCL0C_PORT15_PIN4
#******************************************************************************
#                                  SENT
#******************************************************************************
Sent.MaxChannelsSupported: 10

Sent.AvailableSentChannels: SENT0,SENT1,SENT2,SENT3,SENT4,SENT5,SENT6,SENT7,SENT8,SENT9
Sent.SENT0_RxDCpinSel: SENT_0_A, SENT_0_B, SENT_0_C
Sent.SENT1_RxDCpinSel: SENT_1_A, SENT_1_B, SENT_1_C
Sent.SENT2_RxDCpinSel: SENT_2_B, SENT_2_C
Sent.SENT3_RxDCpinSel: SENT_3_B, SENT_3_C
Sent.SENT4_RxDCpinSel: SENT_4_B, SENT_4_C
Sent.SENT5_RxDCpinSel: SENT_5_B, SENT_5_C
Sent.SENT6_RxDCpinSel: SENT_6_A, SENT_6_B, SENT_6_C
Sent.SENT7_RxDCpinSel: SENT_7_A, SENT_7_B
Sent.SENT8_RxDCpinSel: SENT_8_A, SENT_8_B
Sent.SENT9_RxDCpinSel: SENT_9_A

Sent.ALL_RxDCpinSel: SENT_0_A,SENT_0_B,SENT_0_C,SENT_1_A,SENT_1_B,SENT_1_C,SENT_2_B,SENT_2_C,SENT_3_B,SENT_3_C,SENT_4_B,SENT_4_C,SENT_5_B,SENT_5_C,SENT_6_A,SENT_6_B,SENT_6_C,SENT_7_A,SENT_7_B,SENT_8_A,SENT_8_B,SENT_9_A

#******************************************************************************
#                            FLSLOADER
#******************************************************************************
FlsLoader.PfBank: 2
FlsLoader.DfBank: 2
FlsLoader.Pf0StartAddress: 2684354560
FlsLoader.Pf0EndAddress: 2686451711
FlsLoader.Pf0Size: 2097152
FlsLoader.Pf1StartAddress: 2687500288
FlsLoader.Pf1EndAddress: 2689597439
FlsLoader.Pf1Size: 2097152
FlsLoader.Pf2StartAddress: 0
FlsLoader.Pf2EndAddress: 0
FlsLoader.Pf2Size: 0
FlsLoader.Pf3StartAddress: 0
FlsLoader.Pf3EndAddress: 0
FlsLoader.Pf3Size: 0
FlsLoader.Pf4StartAddress: 0
FlsLoader.Pf4EndAddress: 0
FlsLoader.Pf4Size: 0
FlsLoader.Pf5StartAddress: 0
FlsLoader.Pf5EndAddress: 0
FlsLoader.Pf5Size: 0
FlsLoader.Df0StartAddress: 2936012800
FlsLoader.Df0EndAddress: 2936143871
FlsLoader.Df0BankSize: 131072
FlsLoader.Df1StartAddress: 2948595712
FlsLoader.Df1EndAddress: 2948726783
FlsLoader.Df1BankSize: 131072
FlsLoader.Pf0Sectors: 128
FlsLoader.Pf1Sectors: 128
FlsLoader.Pf2Sectors: 0
FlsLoader.Pf3Sectors: 0
FlsLoader.Pf4Sectors: 0
FlsLoader.Pf5Sectors: 0
FlsLoader.Df0Sectors: 32
FlsLoader.Df1Sectors: 32
FlsLoader.UcbPfOrgStart: 2940215296
FlsLoader.UcbPfOrgEnd: 2940215807
FlsLoader.UcbPfOrgSize: 512
FlsLoader.UcbDfOrgStart: 2940215808
FlsLoader.UcbDfOrgEnd: 2940216319
FlsLoader.UcbDfOrgSize: 512
FlsLoader.UcbPfCopyStart: 2940219392
FlsLoader.UcbPfCopyEnd: 2940219903
FlsLoader.UcbPfCopySize: 512
FlsLoader.UcbDfCopyStart: 2940219904
FlsLoader.UcbDfCopyEnd: 2940220415
FlsLoader.UcbDfCopySize: 512
FlsLoader.UcbOtp0Start: 2940223488
FlsLoader.UcbOtp0End: 2940223999
FlsLoader.UcbOtp0Size: 512
FlsLoader.UcbStart: 2940207104
FlsLoader.UcbEnd: 2940231679
FlsLoader.UcbSize: 24576

#******************************************************************************
#                                   ERU
#******************************************************************************
Eru.NoOfEruInputChannels:8
Eru.NoOfEruOutputChannels:8
Eru.EruInputConnectionErs_0: ERU_INPUT0A_PORT15_PIN4,ERU_INPUT0B_CCU60_COUT60,ERU_INPUT0D_MSC0_FCLP
Eru.EruInputConnectionErs_1: ERU_INPUT1A_PORT14_PIN3,ERU_INPUT1B_CCU61_COUT60,ERU_INPUT1D_STM0_STMIR0
Eru.EruInputConnectionErs_2: ERU_INPUT2A_PORT10_PIN2,ERU_INPUT2B_PORT02_PIN1,ERU_INPUT2C_PORT00_PIN4,ERU_INPUT2D_ERAY0_MT
Eru.EruInputConnectionErs_3: ERU_INPUT3A_PORT10_PIN3,ERU_INPUT3B_PORT14_PIN1,ERU_INPUT3C_PORT02_PIN0,ERU_INPUT3D_STM1_STMIR0
Eru.EruInputConnectionErs_4: ERU_INPUT4A_PORT33_PIN7,ERU_INPUT4B_GTM_TOM0_12,ERU_INPUT4C_GPT120_T3OUT,ERU_INPUT4D_PORT15_PIN5
Eru.EruInputConnectionErs_5: ERU_INPUT5A_PORT15_PIN8,ERU_INPUT5B_GTM_TOM1_12,ERU_INPUT5C_GPT120_T6OUT
Eru.EruInputConnectionErs_6: ERU_INPUT6A_PORT20_PIN0,ERU_INPUT6B_ESR0,ERU_INPUT6D_PORT11_PIN10
Eru.EruInputConnectionErs_7: ERU_INPUT7A_PORT20_PIN9,ERU_INPUT7B_ESR1,ERU_INPUT7C_PORT15_PIN1
Eru.EruInputConnectionErs_All: ERU_INPUT0A_PORT15_PIN4,ERU_INPUT0B_CCU60_COUT60,ERU_INPUT0D_MSC0_FCLP,ERU_INPUT1A_PORT14_PIN3,ERU_INPUT1B_CCU61_COUT60,ERU_INPUT1D_STM0_STMIR0,ERU_INPUT2A_PORT10_PIN2,ERU_INPUT2B_PORT02_PIN1,ERU_INPUT2C_PORT00_PIN4,ERU_INPUT2D_ERAY0_MT,ERU_INPUT3A_PORT10_PIN3,ERU_INPUT3B_PORT14_PIN1,ERU_INPUT3C_PORT02_PIN0,ERU_INPUT3D_STM1_STMIR0,ERU_INPUT4A_PORT33_PIN7,ERU_INPUT4B_GTM_TOM0_12,ERU_INPUT4C_GPT120_T3OUT,ERU_INPUT4D_PORT15_PIN5,ERU_INPUT5A_PORT15_PIN8,ERU_INPUT5B_GTM_TOM1_12,ERU_INPUT5C_GPT120_T6OUT,ERU_INPUT6A_PORT20_PIN0,ERU_INPUT6B_ESR0,ERU_INPUT6D_PORT11_PIN10,ERU_INPUT7A_PORT20_PIN9,ERU_INPUT7B_ESR1,ERU_INPUT7C_PORT15_PIN1




#******************************************************************************
#                                   DSADC
#******************************************************************************

Dsadc.NoOfChannels:4
Dsadc.NoOfEruInputChannels:8
Dsadc.NoOfEruOutputChannels:8
Dsadc.ChannelsAvailable:DSADC_CHANNEL_0,DSADC_CHANNEL_1,DSADC_CHANNEL_2,DSADC_CHANNEL_3


Dsadc.Trig0:TRIGGER_0_NO_DSADC_TRIG,TRIGGER_0_GTM_DSADC_TRIG0,TRIGGER_1_GTM_DSADC_TRIG1,TRIGGER_6_ERU_PDOUT0,TRIGGER_12_GTM_DSADC_TRIG2,TRIGGER_13_GTM_DSADC_TRIG3
Dsadc.Trig1:TRIGGER_0_NO_DSADC_TRIG,TRIGGER_0_GTM_DSADC_TRIG0,TRIGGER_1_GTM_DSADC_TRIG1,TRIGGER_6_ERU_PDOUT1,TRIGGER_12_GTM_DSADC_TRIG2,TRIGGER_13_GTM_DSADC_TRIG3
Dsadc.Trig2:TRIGGER_0_NO_DSADC_TRIG,TRIGGER_0_GTM_DSADC_TRIG0,TRIGGER_1_GTM_DSADC_TRIG1,TRIGGER_6_ERU_PDOUT2,TRIGGER_12_GTM_DSADC_TRIG2,TRIGGER_13_GTM_DSADC_TRIG3
Dsadc.Trig3:TRIGGER_0_NO_DSADC_TRIG,TRIGGER_0_GTM_DSADC_TRIG0,TRIGGER_1_GTM_DSADC_TRIG1,TRIGGER_6_ERU_PDOUT3,TRIGGER_12_GTM_DSADC_TRIG2,TRIGGER_13_GTM_DSADC_TRIG3

Dsadc.TrigBMD:TRIGGER_0_NO_DSADC_TRIG,TRIGGER_0_GTM_DSADC_TRIG0,TRIGGER_1_GTM_DSADC_TRIG1,TRIGGER_6_ERU_PDOUT0,TRIGGER_12_GTM_DSADC_TRIG2,TRIGGER_13_GTM_DSADC_TRIG3,\
TRIGGER_6_ERU_PDOUT1,TRIGGER_6_ERU_PDOUT2,TRIGGER_6_ERU_PDOUT3


Dsadc.InputPinSelection0:INPUT_PIN_0_AN2_AN3,INPUT_PIN_1_AN12_AN13
Dsadc.InputPinSelection1:INPUT_PIN_0_AN36_AN37,INPUT_PIN_1_AN38_AN39,INPUT_PIN_2_AN44_AN45,INPUT_PIN_3_AN46_AN47
Dsadc.InputPinSelection2:INPUT_PIN_0_AN20_AN21,INPUT_PIN_1_AN24_AN25
Dsadc.InputPinSelection3:INPUT_PIN_0_AN0_AN1

Dsadc.InputPinSelectionBMD:INPUT_PIN_0_AN2_AN3,INPUT_PIN_1_AN12_AN13,\
INPUT_PIN_0_AN36_AN37,INPUT_PIN_1_AN38_AN39,INPUT_PIN_2_AN44_AN45,INPUT_PIN_3_AN46_AN47,\
INPUT_PIN_0_AN20_AN21,INPUT_PIN_1_AN24_AN25,\
INPUT_PIN_0_AN0_AN1


Dsadc.SignSignalSrc:SRC_0_ON_CHIP_CARRIER_GENERATOR,SRC_1_SIGNRESULT_FROM_DSADC_CHANNEL,SRC_2_EXTERNAL_SIGN_SIGNAL_PORT00_4,SRC_3_EXTERNAL_SIGN_SIGNAL_PORT33_13
Dsadc.SignSignalChannel:DSADC_CHANNEL_0,DSADC_CHANNEL_1,DSADC_CHANNEL_2,DSADC_CHANNEL_3


Dsadc.EruInputConnectionErs_0:ERS_0_REQ0A_PORTS_P15_4,ERS_1_REQ0B_CCU60_COUT60,ERS_2_REQ0C_Reserved,ERS_3_REQ0D_MSC0_FCLP,ERS_4_REQ0E_Reserved,ERS_5_REQ0F_Reserved
Dsadc.EruInputConnectionErs_1:ERS_0_REQ1A_PORTS_P14_3,ERS_1_REQ1B_CCU61_COUT60,ERS_2_REQ1C_Reserved,ERS_3_REQ1D_STM0_STMIR0,ERS_4_REQ1E_Reserved,ERS_5_REQ1F_Reserved
Dsadc.EruInputConnectionErs_2:ERS_0_REQ2A_PORTS_P10_2,ERS_1_REQ2B_PORTS_P02_1,ERS_2_REQ2C_PORTS_P00_4,ERS_3_REQ2D_ERAY0_MT,ERS_4_REQ2E_Reserved,ERS_5_REQ2F_Reserved
Dsadc.EruInputConnectionErs_3:ERS_0_REQ3A_PORTS_P10_3,ERS_1_REQ3B_PORTS_P14_1,ERS_2_REQ3C_PORTS_P02_0,ERS_3_REQ3D_STM1_STMIR0,ERS_4_REQ3E_Reserved,ERS_5_REQ3F_Reserved
Dsadc.EruInputConnectionErs_4:ERS_0_REQ4A_PORTS_P33_7,ERS_1_REQ4B_GTM_TOM0_12,ERS_2_REQ4C_GPT120_T3OUT,ERS_3_REQ4D_PORTS_P15_5,ERS_4_REQ4E_Reserved,ERS_5_REQ4F_Reserved
Dsadc.EruInputConnectionErs_5:ERS_0_REQ5A_PORTS_P15_8,ERS_1_REQ5B_GTM_TOM1_12,ERS_2_REQ5C_GPT120_T6OUT,ERS_3_REQ5D_Reserved,ERS_4_REQ5E_Reserved,ERS_5_REQ5F_Reserved
Dsadc.EruInputConnectionErs_6:ERS_0_REQ6A_PORTS_P20_0,ERS_1_REQ6B_PORTS_ESR0,ERS_2_REQ6C_Reserved,ERS_3_REQ6D_PORTS_P11_10,ERS_4_REQ6E_Reserved,ERS_5_REQ6F_Reserved
Dsadc.EruInputConnectionErs_7:ERS_0_REQ7A_PORTS_P20_9,ERS_1_REQ7B_PORTS_ESR1,ERS_2_REQ7C_PORTS_P15_1,ERS_3_REQ7D_Reserved,ERS_4_REQ7E_Reserved,ERS_5_REQ7F_Reserved

Dsadc.EruInputConnectionErs_All:ERS_0_REQ0A_PORTS_P15_4,ERS_1_REQ0B_CCU60_COUT60,ERS_2_REQ0C_Reserved,ERS_3_REQ0D_MSC0_FCLP,ERS_4_REQ0E_Reserved,ERS_5_REQ0F_Reserved,\
ERS_0_REQ1A_PORTS_P14_3,ERS_1_REQ1B_CCU61_COUT60,ERS_2_REQ1C_Reserved,ERS_3_REQ1D_STM0_STMIR0,ERS_4_REQ1E_Reserved,ERS_5_REQ1F_Reserved,\
ERS_0_REQ2A_PORTS_P10_2,ERS_1_REQ2B_PORTS_P02_1,ERS_2_REQ2C_PORTS_P00_4,ERS_3_REQ2D_ERAY0_MT,ERS_4_REQ2E_Reserved,ERS_5_REQ2F_Reserved,\
ERS_0_REQ3A_PORTS_P10_3,ERS_1_REQ3B_PORTS_P14_1,ERS_2_REQ3C_PORTS_P02_0,ERS_3_REQ3D_STM1_STMIR0,ERS_4_REQ3E_Reserved,ERS_5_REQ3F_Reserved,\
ERS_0_REQ4A_PORTS_P33_7,ERS_1_REQ4B_GTM_TOM0_12,ERS_2_REQ4C_GPT120_T3OUT,ERS_3_REQ4D_PORTS_P15_5,ERS_4_REQ4E_Reserved,ERS_5_REQ4F_Reserved,\
ERS_0_REQ5A_PORTS_P15_8,ERS_1_REQ5B_GTM_TOM1_12,ERS_2_REQ5C_GPT120_T6OUT,ERS_3_REQ5D_Reserved,ERS_4_REQ5E_Reserved,ERS_5_REQ5F_Reserved,\
ERS_0_REQ6A_PORTS_P20_0,ERS_1_REQ6B_PORTS_ESR0,ERS_2_REQ6C_Reserved,ERS_3_REQ6D_PORTS_P11_10,ERS_4_REQ6E_Reserved,ERS_5_REQ6F_Reserved,\
ERS_0_REQ7A_PORTS_P20_9,ERS_1_REQ7B_PORTS_ESR1,ERS_2_REQ7C_PORTS_P15_1,ERS_3_REQ7D_Reserved,ERS_4_REQ7E_Reserved,ERS_5_REQ7F_Reserved


Dsadc.CMVPosInput0:MUX_A_AN2,MUX_B_AN12,MUX_C_RESERVED,MUX_D_RESERVED
Dsadc.CMVPosInput1:MUX_A_AN36,MUX_B_AN38,MUX_C_AN44,MUX_D_AN46
Dsadc.CMVPosInput2:MUX_A_AN20,MUX_B_AN24,MUX_C_RESERVED,MUX_D_RESERVED
Dsadc.CMVPosInput3:MUX_A_AN0,MUX_B_RESERVED,MUX_C_RESERVED,MUX_D_RESERVED

Dsadc.CMVPosInputBMD:MUX_A_AN2,MUX_B_AN12,MUX_C_RESERVED,MUX_D_RESERVED,\
MUX_A_AN36,MUX_B_AN38,MUX_C_AN44,MUX_D_AN46,\
MUX_A_AN20,MUX_B_AN24,\
MUX_A_AN0,MUX_B_RESERVED

Dsadc.CMVNegInput0:MUX_A_AN3,MUX_B_AN13,MUX_C_RESERVED,MUX_D_RESERVED
Dsadc.CMVNegInput1:MUX_A_AN37,MUX_B_AN39,MUX_C_AN45,MUX_D_AN47
Dsadc.CMVNegInput2:MUX_A_AN21,MUX_B_AN25,MUX_C_RESERVED,MUX_D_RESERVED
Dsadc.CMVNegInput3:MUX_A_AN1,MUX_B_RESERVED,MUX_C_RESERVED,MUX_D_RESERVED

Dsadc.CMVNegInputBMD:MUX_A_AN3,MUX_B_AN13,MUX_C_RESERVED,MUX_D_RESERVED,\
MUX_A_AN37,MUX_B_AN39,MUX_C_AN45,MUX_D_AN47,\
MUX_A_AN21,MUX_B_AN25,\
MUX_A_AN1,MUX_B_RESERVED

Dsadc.CICFilterOutputShift:BITS_0_TO_16,BITS_1_TO_17,BITS_2_TO_18,BITS_3_TO_19,BITS_4_TO_20,BITS_5_TO_21,BITS_6_TO_22,BITS_7_TO_23,BITS_8_TO_24,BITS_9_TO_25,BITS_10_TO_26,BITS_11_TO_27,BITS_12_TO_28,BITS_13_TO_29,BITS_14_TO_30,BITS_15_TO_31,BITS_16_TO_32,BITS_17_TO_33,BITS_18_TO_34,BITS_19_TO_35,BITS_20_TO_36,BITS_21_TO_37,BITS_22_TO_38,BITS_23_TO_39,BITS_24_TO_40,BITS_25_TO_41,BITS_26_TO_42,BITS_27_TO_43,BITS_28_TO_44

#******************************************************************************
#                                HSSL
#******************************************************************************
Hssl.MaxControllers:1

#******************************************************************************
#                                    PWM
#******************************************************************************
Pwm.AvailableHW: GTM,CCU6
Pwm.DefaultHW: GTM

