#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May 26 20:05:19 2025
# Process ID         : 713965
# Current directory  : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1
# Command line       : vivado -log dram_simple.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dram_simple.tcl -notrace
# Log file           : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple.vdi
# Journal file       : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/vivado.jou
# Running On         : Heigke
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3899.995 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16440 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18587 MB
# Available Virtual  : 3910 MB
#-----------------------------------------------------------
source dram_simple.tcl -notrace
Command: link_design -top dram_simple -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1523.938 ; gain = 0.000 ; free physical = 1029 ; free virtual = 3308
INFO: [Netlist 29-17] Analyzing 285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini.xdc:78]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini.xdc:79]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini.xdc:80]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini.xdc:81]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.309 ; gain = 0.000 ; free physical = 905 ; free virtual = 3184
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 132 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances

8 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1768.309 ; gain = 335.777 ; free physical = 905 ; free virtual = 3184
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1882.582 ; gain = 114.273 ; free physical = 833 ; free virtual = 3113

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2c173daf2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.535 ; gain = 424.953 ; free physical = 404 ; free virtual = 2701

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.145 ; gain = 0.000 ; free physical = 1115 ; free virtual = 2743
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.145 ; gain = 0.000 ; free physical = 1105 ; free virtual = 2769
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 323e6cc3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2769
Phase 1.1 Core Generation And Design Setup | Checksum: 323e6cc3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2769

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 323e6cc3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2769
Phase 1 Initialization | Checksum: 323e6cc3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2769

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 323e6cc3b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2770

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 323e6cc3b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1106 ; free virtual = 2770
Phase 2 Timer Update And Timing Data Collection | Checksum: 323e6cc3b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1106 ; free virtual = 2770

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 26def0067

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2772
Retarget | Checksum: 26def0067
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2bba4593b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2772
Constant propagation | Checksum: 2bba4593b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.145 ; gain = 0.000 ; free physical = 1105 ; free virtual = 2772
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.145 ; gain = 0.000 ; free physical = 1105 ; free virtual = 2772
Phase 5 Sweep | Checksum: 251a810c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.145 ; gain = 32.719 ; free physical = 1105 ; free virtual = 2773
Sweep | Checksum: 251a810c8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Sweep, 985 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 251a810c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772
BUFG optimization | Checksum: 251a810c8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 251a810c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772
Shift Register Optimization | Checksum: 251a810c8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 251a810c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772
Post Processing Netlist | Checksum: 251a810c8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f4638d70

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.160 ; gain = 0.000 ; free physical = 1105 ; free virtual = 2772
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f4638d70

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772
Phase 9 Finalization | Checksum: 1f4638d70

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              13  |                                            113  |
|  Constant propagation         |               0  |              16  |                                             70  |
|  Sweep                        |               0  |              47  |                                            985  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             74  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f4638d70

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.160 ; gain = 64.734 ; free physical = 1105 ; free virtual = 2772

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 227e84e1c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 999 ; free virtual = 2685
Ending Power Optimization Task | Checksum: 227e84e1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.152 ; gain = 256.992 ; free physical = 999 ; free virtual = 2685

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 227e84e1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 999 ; free virtual = 2685

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 999 ; free virtual = 2685
Ending Netlist Obfuscation Task | Checksum: 2bccf1349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 999 ; free virtual = 2685
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 1206.844 ; free physical = 999 ; free virtual = 2685
INFO: [Vivado 12-24828] Executing command : report_drc -file dram_simple_drc_opted.rpt -pb dram_simple_drc_opted.pb -rpx dram_simple_drc_opted.rpx
Command: report_drc -file dram_simple_drc_opted.rpt -pb dram_simple_drc_opted.pb -rpx dram_simple_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 959 ; free virtual = 2663
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 959 ; free virtual = 2664
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 959 ; free virtual = 2664
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 953 ; free virtual = 2659
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 953 ; free virtual = 2659
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 953 ; free virtual = 2659
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 953 ; free virtual = 2659
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 905 ; free virtual = 2617
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1dc86dfa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 905 ; free virtual = 2617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 905 ; free virtual = 2617

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc3b908c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 878 ; free virtual = 2625

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e4e2d57f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 872 ; free virtual = 2625

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e4e2d57f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 872 ; free virtual = 2625
Phase 1 Placer Initialization | Checksum: 1e4e2d57f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 872 ; free virtual = 2626

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2cbe95ad3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 878 ; free virtual = 2632

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22449e29a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 877 ; free virtual = 2631

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22449e29a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 877 ; free virtual = 2631

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e0835078

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 881 ; free virtual = 2641

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2e0835078

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 879 ; free virtual = 2639

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 250 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 118 nets or LUTs. Breaked 0 LUT, combined 118 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 875 ; free virtual = 2638

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            118  |                   118  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            118  |                   118  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2acb9bcaf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 874 ; free virtual = 2637
Phase 2.5 Global Place Phase2 | Checksum: 2af0109b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 874 ; free virtual = 2638
Phase 2 Global Placement | Checksum: 2af0109b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 874 ; free virtual = 2638

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2935e9585

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 874 ; free virtual = 2637

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27ce25777

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 873 ; free virtual = 2638

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2665545f6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 873 ; free virtual = 2638

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ebd763ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 873 ; free virtual = 2638

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2e5f268d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2635

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 304ee7958

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 868 ; free virtual = 2634

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a1f3ffaa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 868 ; free virtual = 2634
Phase 3 Detail Placement | Checksum: 2a1f3ffaa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 868 ; free virtual = 2634

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2255fbceb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.271 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 182b27d32

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2b7ba4e1b

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
Phase 4.1.1.1 BUFG Insertion | Checksum: 2255fbceb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.271. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29b9107fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
Phase 4.1 Post Commit Optimization | Checksum: 29b9107fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29b9107fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29b9107fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
Phase 4.3 Placer Reporting | Checksum: 29b9107fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a6e1f5fe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
Ending Placer Task | Checksum: 1e2c30879

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
82 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 869 ; free virtual = 2636
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file dram_simple_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 822 ; free virtual = 2590
INFO: [Vivado 12-24828] Executing command : report_utilization -file dram_simple_utilization_placed.rpt -pb dram_simple_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file dram_simple_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 799 ; free virtual = 2567
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 799 ; free virtual = 2568
Wrote PlaceDB: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 794 ; free virtual = 2570
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 794 ; free virtual = 2570
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 794 ; free virtual = 2570
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 794 ; free virtual = 2571
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 794 ; free virtual = 2571
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 794 ; free virtual = 2571
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2552
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.271 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2552
Wrote PlaceDB: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2557
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2557
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2557
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2558
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2558
Write Physdb Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 779 ; free virtual = 2558
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d12313c8 ConstDB: 0 ShapeSum: 5fcd951b RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: eee578c0 | NumContArr: c93ba030 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33d730e2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 692 ; free virtual = 2482

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33d730e2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 691 ; free virtual = 2482

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33d730e2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 691 ; free virtual = 2482
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d3059b61

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 660 ; free virtual = 2453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.468  | TNS=0.000  | WHS=-0.193 | THS=-114.895|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1fb350f76

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 660 ; free virtual = 2454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.468  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22125123d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 653 ; free virtual = 2451

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00117509 %
  Global Horizontal Routing Utilization  = 0.00610969 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4646
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4643
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e141aa24

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 650 ; free virtual = 2448

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e141aa24

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 650 ; free virtual = 2448

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18cf4cd71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
Phase 4 Initial Routing | Checksum: 18cf4cd71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.931  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2d4c458be

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.931  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1dfa58ca7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.931  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 215d9373c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
Phase 5 Rip-up And Reroute | Checksum: 215d9373c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 215d9373c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 215d9373c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
Phase 6 Delay and Skew Optimization | Checksum: 215d9373c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.938  | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d7fc5f86

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
Phase 7 Post Hold Fix | Checksum: 1d7fc5f86

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.593071 %
  Global Horizontal Routing Utilization  = 0.724425 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d7fc5f86

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d7fc5f86

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23b03b44b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23b03b44b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.938  | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 23b03b44b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
Total Elapsed time in route_design: 28 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: dfd12e16

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: dfd12e16

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.152 ; gain = 0.000 ; free physical = 630 ; free virtual = 2445
INFO: [Vivado 12-24828] Executing command : report_drc -file dram_simple_drc_routed.rpt -pb dram_simple_drc_routed.pb -rpx dram_simple_drc_routed.rpx
Command: report_drc -file dram_simple_drc_routed.rpt -pb dram_simple_drc_routed.pb -rpx dram_simple_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file dram_simple_methodology_drc_routed.rpt -pb dram_simple_methodology_drc_routed.pb -rpx dram_simple_methodology_drc_routed.rpx
Command: report_methodology -file dram_simple_methodology_drc_routed.rpt -pb dram_simple_methodology_drc_routed.pb -rpx dram_simple_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file dram_simple_timing_summary_routed.rpt -pb dram_simple_timing_summary_routed.pb -rpx dram_simple_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file dram_simple_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file dram_simple_route_status.rpt -pb dram_simple_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file dram_simple_bus_skew_routed.rpt -pb dram_simple_bus_skew_routed.pb -rpx dram_simple_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file dram_simple_power_routed.rpt -pb dram_simple_power_summary_routed.pb -rpx dram_simple_power_routed.rpx
Command: report_power -file dram_simple_power_routed.rpt -pb dram_simple_power_summary_routed.pb -rpx dram_simple_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
127 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file dram_simple_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3123.355 ; gain = 148.203 ; free physical = 465 ; free virtual = 2289
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 465 ; free virtual = 2290
Wrote PlaceDB: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 464 ; free virtual = 2294
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 464 ; free virtual = 2294
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 462 ; free virtual = 2292
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 462 ; free virtual = 2293
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 462 ; free virtual = 2293
Write Physdb Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 462 ; free virtual = 2293
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_routed.dcp' has been generated.
Command: write_bitstream -force dram_simple.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dram_simple.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3388.875 ; gain = 265.520 ; free physical = 404 ; free virtual = 2036
INFO: [Common 17-206] Exiting Vivado at Mon May 26 20:07:02 2025...
