# The Last Black Box : Memory
In this box, you will learn about memory...

## Memory
There are many ways to store information.

<details><summary><i>Materials</i></summary><p>

Name|Depth|Description| # |Package|Data|Link|
:-------|:---:|:----------|:-----:|:-:|:--:|:--:|
Gate (NAND)|10|4xNAND gate|2|Active Electronics|[-D-](/boxes/memory/_resources/datasheets/NAND_gates.pdf)|[-L-](https://uk.farnell.com/texas-instruments/cd4011be/ic-4000-cmos-4011-dip14-18v/dp/3120113)

</p></details><hr>

#### Watch this video: [Flash Memory](https://vimeo.com/1033230293)
<p align="center">
<a href="https://vimeo.com/1033230293" title="Control+Click to watch in new tab"><img src="../../boxes/memory/_resources/lessons/thumbnails/Flash-Memory.gif" alt="Flash Memory" width="480"/></a>
</p>

> Storing much of your data requires *quantum mechanics*.


### Flip Flop
> If we add a clock to our memory, then we can synchronize the operation of our logic circuit.

- Build an D Flip Flop

#### Watch this video: [SR Latch](https://vimeo.com/1033238234)
<p align="center">
<a href="https://vimeo.com/1033238234" title="Control+Click to watch in new tab"><img src="../../boxes/memory/_resources/lessons/thumbnails/SR-Latch.gif" alt="SR Latch" width="480"/></a>
</p>

> Logic gates with feedback can hold onto their values...they can remember.

- Build an SR latch

# Project
### NB3 : Building an SR Latch
> Let's build and test an SR latch from NAND gates.

<details><summary><weak>Guide</weak></summary>
:-:-: A video guide to completing this project can be viewed <a href="https://vimeo.com/1033234541" target="_blank" rel="noopener noreferrer">here</a>.
</details><hr>

- Build an SR latch

