Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0197f11920a04ee39c2f1faf07d31cdc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot num10_testbench_behav xil_defaultlib.num10_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture a of entity xil_defaultlib.num10 [num10_default]
Compiling architecture behavior of entity xil_defaultlib.num10_testbench
Built simulation snapshot num10_testbench_behav
