# Reading C:/Microsemi/Libero_SoC_v11.8/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap smartfusion C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:25:28 on Nov 17,2019
# vcom -reportprogress 300 -2008 -explicit -work postsynth C:/Microsemi_Prj/hw8/p1a/synthesis/CD3FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Synchronizer
# -- Compiling architecture DEF_ARCH of Synchronizer
# -- Compiling entity CD3FF
# -- Compiling architecture DEF_ARCH of CD3FF
# -- Loading entity Synchronizer
# End time: 19:25:28 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:25:28 on Nov 17,2019
# vcom -reportprogress 300 -2008 -explicit -work postsynth C:/Microsemi_Prj/hw8/p1a/stimulus/CD3FF_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CD3FF_testbench
# -- Compiling architecture behavioral of CD3FF_testbench
# End time: 19:25:28 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L smartfusion -L postsynth -t 1ps postsynth.CD3FF_testbench 
# Start time: 19:25:28 on Nov 17,2019
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading postsynth.cd3ff_testbench(behavioral)
# Loading postsynth.cd3ff(def_arch)
# Loading postsynth.synchronizer(def_arch)
# Loading smartfusion.DFN1C1
# Loading smartfusion.VCC
# Loading smartfusion.GND
# Loading smartfusion.INBUF
# Loading smartfusion.CLKBUF
# Loading smartfusion.OUTBUF
# Loading smartfusion.INV
# Loading smartfusion.MX2
# Loading smartfusion.UFPRB
# Loading smartfusion.UDP_MUX2
restart -f
do runPartA.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap smartfusion C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:25:54 on Nov 17,2019
# vcom -reportprogress 300 -2008 -explicit -work postsynth C:/Microsemi_Prj/hw8/p1a/synthesis/CD3FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Synchronizer
# -- Compiling architecture DEF_ARCH of Synchronizer
# -- Compiling entity CD3FF
# -- Compiling architecture DEF_ARCH of CD3FF
# -- Loading entity Synchronizer
# End time: 19:25:54 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:25:54 on Nov 17,2019
# vcom -reportprogress 300 -2008 -explicit -work postsynth C:/Microsemi_Prj/hw8/p1a/stimulus/CD3FF_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CD3FF_testbench
# -- Compiling architecture behavioral of CD3FF_testbench
# End time: 19:25:54 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:25:56 on Nov 17,2019, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -L smartfusion -L postsynth -t 1ps postsynth.CD3FF_testbench 
# Start time: 19:25:56 on Nov 17,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading postsynth.cd3ff_testbench(behavioral)
# Loading postsynth.cd3ff(def_arch)
# Loading postsynth.synchronizer(def_arch)
# Loading smartfusion.DFN1C1
# Loading smartfusion.VCC
# Loading smartfusion.GND
# Loading smartfusion.INBUF
# Loading smartfusion.CLKBUF
# Loading smartfusion.OUTBUF
# Loading smartfusion.INV
# Loading smartfusion.MX2
# Loading smartfusion.UFPRB
# Loading smartfusion.UDP_MUX2
# End time: 19:26:56 on Nov 17,2019, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
