OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i2c/runs/7th_run_clk15_util30_tardens0.4_flat1_doubleQuotations_edited_config_of_design_noLEC/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i2c/runs/7th_run_clk15_util30_tardens0.4_flat1_doubleQuotations_edited_config_of_design_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i2c/runs/7th_run_clk15_util30_tardens0.4_flat1_doubleQuotations_edited_config_of_design_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i2c/runs/7th_run_clk15_util30_tardens0.4_flat1_doubleQuotations_edited_config_of_design_noLEC/results/cts/i2c_master_top.cts.def
Notice 0: Design: i2c_master_top
Notice 0:     Created 35 pins.
Notice 0:     Created 2050 components and 11433 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1351 nets and 4371 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i2c/runs/7th_run_clk15_util30_tardens0.4_flat1_doubleQuotations_edited_config_of_design_noLEC/results/cts/i2c_master_top.cts.def
set_units -time ns
set clk_period 15
create_clock [get_ports wb_clk_i]  -name core_clock  -period ${clk_period}
set input_delay_value [expr ${clk_period} * 0.4]
set output_delay_value [expr ${clk_period} * 0.6]
[INFO RSZ-0033] No hold violations found.
Design Stats
--------------------------------
total instances          2050
multi row instances         0
fixed instances           718
nets                     1353
design area           40739.1 u^2
fixed area             1268.7 u^2
movable area          13137.6 u^2
utilization                33 %
utilization padded         54 %
rows                       74
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      348.3 u
average displacement      0.2 u
max displacement         13.3 u
original HPWL         35982.0 u
legalized HPWL        37256.1 u
delta HPWL                  4 %

[INFO DPL-0020] Mirrored 574 instances
[INFO DPL-0021] HPWL before           37256.1 u
[INFO DPL-0022] HPWL after            36219.2 u
[INFO DPL-0023] HPWL delta               -2.8 %
[WARNING DPL-0005] Overlap check failed (2).
 PHY_162 overlaps PHY_1
 PHY_717 overlaps PHY_147
