/*
 * Copyright (c) 2013, Freescale Semiconductor, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * o Redistributions of source code must retain the above copyright notice, this list
 *   of conditions and the following disclaimer.
 *
 * o Redistributions in binary form must reproduce the above copyright notice, this
 *   list of conditions and the following disclaimer in the documentation and/or
 *   other materials provided with the distribution.
 *
 * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
 *   contributors may be used to endorse or promote products derived from this
 *   software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "bootloader_common.h"
#include "fsl_platform_common.h"
#include "scuart.h"
#include <stdarg.h>

#if BL_CONFIG_SCUART

static scuart_data_sink_func_t s_scuart_data_sink_callback;

/********************************************************************/
/*
 * Resets SCUART
 *
 * Parameters:
 */
void scuart_reset (UART_Type * uartch)
{
    // Restore those control and configuration registers which are used to
    // be operated
    uartch->C2 = 0;
    uartch->C1 = 0;
    uartch->BDH = 0;
    uartch->BDL = 0x4u;
    uartch->C4 = 0;
    uartch->CFIFO = 0;
}
/********************************************************************/

/********************************************************************/
/*
 * Initialize the uart for 8N1 operation, interrupts disabled, and
 * no hardware flow-control
 *
 * NOTE: Since the uarts are pinned out in multiple locations on most
 *       Kinetis devices, this driver does not enable uart pin functions.
 *       The desired pins should be enabled before calling this init function.
 *
 * Parameters:
 *  uartch      uart channel to initialize
 *  uartclk     uart module Clock in Hz(used to calculate baud)
 *  baud        uart baud rate
 */
status_t scuart_init (UART_Type * uartch, int uartclk, int baud, scuart_data_sink_func_t function)
{
    uint8_t i;
    uint32_t calculatedBaud = 0;
    uint32_t baudDiff = ~0;
    uint32_t brfaVal = 0;
    uint32_t sbrVal;
    uint32_t temp = 0;

    s_scuart_data_sink_callback = function;

    // Calculate the SBR with a BRFA of 0
    sbrVal = uartclk / (16 * baud);
    calculatedBaud = uartclk / (16 * sbrVal);

    // Make sure the SBR is at least a step higher than the baud we want
    // then tune it down by adding the fractional divisor below
    if (calculatedBaud < baud)
    {
        sbrVal -= 1;
    }

    if (calculatedBaud != baud)
    {
        // Now tune to the best BRFA value
        for (i = 1; i <= 32; i++)
        {
            calculatedBaud = (2 * uartclk) / ((32 * sbrVal) + i);

            if (calculatedBaud > baud)
            {
                temp = calculatedBaud - baud;
            }
            else
            {
                temp = baud - calculatedBaud;
            }

            if (temp <= baudDiff)
            {
                baudDiff = temp;
                brfaVal = i;
            }
        }
    }

    if (baudDiff < ((baud / 100) * 3))
    {
        switch((unsigned int)uartch)
        {
            case (unsigned int)UART0:
                NVIC_EnableIRQ(UART0_RX_TX_IRQn);
                SIM_SET_SCGC4(SIM, SIM_SCGC4_UART0_MASK);
                break;
            case (unsigned int)UART1:
                NVIC_EnableIRQ(UART1_RX_TX_IRQn);
                SIM_SET_SCGC4(SIM, SIM_SCGC4_UART1_MASK);
                break;
#if (UART_INSTANCE_COUNT > 2U)
            case (unsigned int)UART2:
                NVIC_EnableIRQ(UART2_RX_TX_IRQn);
                SIM_SET_SCGC4(SIM, SIM_SCGC4_UART2_MASK);
                break;
#if (UART_INSTANCE_COUNT > 3U)
            case (unsigned int)UART3:
                NVIC_EnableIRQ(UART3_RX_TX_IRQn);
                SIM_SET_SCGC4(SIM, SIM_SCGC4_UART3_MASK);
                break;
            case (unsigned int)UART4:
                NVIC_EnableIRQ(UART4_RX_TX_IRQn);
                SIM_SET_SCGC1(SIM, SIM_SCGC1_UART4_MASK);
                break;
#if (UART_INSTANCE_COUNT > 5U)
            case (unsigned int)UART5:
                NVIC_EnableIRQ(UART5_RX_TX_IRQn);
                SIM_SET_SCGC1(SIM, SIM_SCGC1_UART5_MASK);
                break;
#endif
#endif // (UART_INSTANCE_COUNT > 3U)
#endif //(UART_INSTANCE_COUNT > 2U)
        }

        //Make sure that the transmitter and receiver are disabled while we
        //change settings.
        uartch->C2 &= ~(UART_C2_TE_MASK | UART_C2_RE_MASK );

        // Configure the uart for 8-bit mode, no parity
        uartch->C1 = 0;    // We need all default settings, so entire register is cleared

        // Save off the current value of the uartx_BDH except for the SBR field
        temp = uartch->BDH & ~(UART_BDH_SBR(0x1F));

        uartch->BDH = temp |  UART_BDH_SBR(((sbrVal & 0x1F00) >> 8));
        uartch->BDL = (uint8_t)(sbrVal & UART_BDL_SBR_MASK);
        uartch->C4 = (uartch->C4 & ~(UART_C4_BRFA_MASK)) | (brfaVal << UART_C4_BRFA_SHIFT);

        // Flush the RX and TX FIFO's
        uartch->CFIFO = UART_CFIFO_RXFLUSH_MASK | UART_CFIFO_TXFLUSH_MASK;

        // Enable receive interrupts
        uartch->C2 |= UART_C2_RIE_MASK;

        // Enable receiver and transmitter
        uartch->C2 |= (UART_C2_TE_MASK | UART_C2_RE_MASK );

        return kStatus_Success;
    }
    else
    {
        return kStatus_Fail;
    }

}

/********************************************************************/
/*
 * Wait for space in the uart Tx FIFO and then send a character
 *
 * Parameters:
 *  channel      uart channel to send to
 *  ch             character to send
 */
void scuart_putchar (UART_Type * channel, char ch)
{
    // Wait until space is available in the FIFO
    while(!(channel->S1 & UART_S1_TDRE_MASK));

    // Send the character
    channel->D = (uint8_t)ch;
}

/********************************************************************/
/*
 * UART0 IRQ Handler
 *
 */

void UART0_RX_TX_IRQHandler(void)
{
    if (UART0->S1 & UART_S1_RDRF_MASK)
    {
        s_scuart_data_sink_callback(UART0->D);
    }
}

/********************************************************************/
/*
 * UART1 IRQ Handler
 *
 */

void UART1_RX_TX_IRQHandler(void)
{
    uint8_t s1 = UART1->S1;
    uint8_t d;

    if (s1 & UART_S1_FE_MASK)
    {
        d = UART1->D;
    }
    else if (s1 & UART_S1_RDRF_MASK)
    {
        d = UART1->D;
        s_scuart_data_sink_callback(d);
    }
}

#if (UART_INSTANCE_COUNT > 2U)
/********************************************************************/
/*
 * UART2 IRQ Handler
 *
 */

void UART2_RX_TX_IRQHandler(void)
{
    if (UART2->S1 & UART_S1_RDRF_MASK)
    {
        s_scuart_data_sink_callback(UART2->D);
    }
}

#if (UART_INSTANCE_COUNT > 3U)

/********************************************************************/
/*
 * UART3 IRQ Handler
 *
 */

void UART3_RX_TX_IRQHandler(void)
{
    if (UART3->S1 & UART_S1_RDRF_MASK)
    {
        s_scuart_data_sink_callback(UART3->D);
    }
}

/********************************************************************/
/*
 * UART4 IRQ Handler
 *
 */

void UART4_RX_TX_IRQHandler(void)
{
    if (UART4->S1 & UART_S1_RDRF_MASK)
    {
        s_scuart_data_sink_callback(UART4->D);
    }
}

#if (UART_INSTANCE_COUNT > 5U)
/********************************************************************/
/*
 * UART5 IRQ Handler
 *
 */

void UART5_RX_TX_IRQHandler(void)
{
    if (UART5->S1 & UART_S1_RDRF_MASK)
    {
        s_scuart_data_sink_callback(UART5->D);
    }
}

#endif // (UART_INSTANCE_COUNT > 5U)
#endif // (UART_INSTANCE_COUNT > 3U)
#endif // (UART_INSTANCE_COUNT > 2U)

/********************************************************************/
/*
 * Shutdown UART
 *
 * Parameters:
 *  uartch      the UART to shutdown
 *
 */
void scuart_shutdown (UART_Type * uartch)
{
    // In case uart peripheral isn't active which also means uart clock doesn't open,
    // So enable clocking to UARTx in any case, then we can write control register.
    switch((unsigned int)uartch)
    {
        case (unsigned int)UART0:
            NVIC_DisableIRQ(UART0_RX_TX_IRQn);
            SIM_SET_SCGC4(SIM, SIM_SCGC4_UART0_MASK);
            break;
        case (unsigned int)UART1:
            NVIC_DisableIRQ(UART1_RX_TX_IRQn);
            SIM_SET_SCGC4(SIM, SIM_SCGC4_UART1_MASK);
            break;
#if (UART_INSTANCE_COUNT > 2U)
        case (unsigned int)UART2:
            NVIC_DisableIRQ(UART2_RX_TX_IRQn);
            SIM_SET_SCGC4(SIM, SIM_SCGC4_UART2_MASK);
            break;
#if (UART_INSTANCE_COUNT > 3U)
        case (unsigned int)UART3:
            NVIC_DisableIRQ(UART3_RX_TX_IRQn);
            SIM_SET_SCGC4(SIM, SIM_SCGC4_UART3_MASK);
            break;
        case (unsigned int)UART4:
            NVIC_DisableIRQ(UART4_RX_TX_IRQn);
            SIM_SET_SCGC1(SIM, SIM_SCGC1_UART4_MASK);
            break;
#if (UART_INSTANCE_COUNT > 5U)
        case (unsigned int)UART5:
            NVIC_DisableIRQ(UART5_RX_TX_IRQn);
            SIM_SET_SCGC1(SIM, SIM_SCGC1_UART5_MASK);
            break;
#endif
#endif // (UART_INSTANCE_COUNT > 3U)
#endif // (UART_INSTANCE_COUNT > 2U)
    }

    // Reset SCUART registers
    scuart_reset(uartch);

    // Gate the uart clock.
    switch((unsigned int)uartch)
    {
        case (unsigned int)UART0:
            SIM_CLR_SCGC4(SIM, SIM_SCGC4_UART0_MASK);
            break;
        case (unsigned int)UART1:
            SIM_CLR_SCGC4(SIM, SIM_SCGC4_UART1_MASK);
            break;
#if (UART_INSTANCE_COUNT > 2U)
        case (unsigned int)UART2:
            SIM_CLR_SCGC4(SIM, SIM_SCGC4_UART2_MASK);
            break;
#if (UART_INSTANCE_COUNT > 3U)
        case (unsigned int)UART3:
            SIM_CLR_SCGC4(SIM, SIM_SCGC4_UART3_MASK);
            break;
        case (unsigned int)UART4:
            SIM_CLR_SCGC1(SIM, SIM_SCGC1_UART4_MASK);
            break;
#if (UART_INSTANCE_COUNT > 5U)
        case (unsigned int)UART5:
            SIM_CLR_SCGC1(SIM, SIM_SCGC1_UART5_MASK);
            break;
#endif
#endif // (UART_INSTANCE_COUNT > 3U)
#endif // (UART_INSTANCE_COUNT > 2U)
    }
}

#endif //BL_CONFIG_SCUART

////////////////////////////////////////////////////////////////////////////////
// EOF
////////////////////////////////////////////////////////////////////////////////
