# Generated by Yosys 0.18+10 (git sha1 8ecc445e4, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model fabric_and2
.inputs $iopadmap$b $auto$clkbufmap.cc:295:execute$425 $iopadmap$a $iopadmap$reset
.outputs $iopadmap$c
.names $false
.names $true
1
.names $undef
.subckt DFFRE C=$auto$clkbufmap.cc:295:execute$425 D=$abc$187$li0_li0 E=$true Q=$iopadmap$c R=$abc$420$techmap$techmap336$abc$187$auto$blifparse.cc:362:parse_blif$188.$logic_not$/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$278_Y
.subckt LUT2 A[0]=$iopadmap$a A[1]=$iopadmap$b Y=$abc$187$li0_li0
.param INIT_VALUE 1000
.subckt LUT1 A=$iopadmap$reset Y=$abc$420$techmap$techmap336$abc$187$auto$blifparse.cc:362:parse_blif$188.$logic_not$/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$278_Y
.param INIT_VALUE 01
.end
