// SPDX-FileCopyrightText: 2026 yaps2 Dev Team
// SPDX-License-Identifier: GPL-3.0+

#pragma once

#include "R3000A.h"
#include "arm64/iCore-arm64.h"
#include "arm64/AsmHelpers.h"

// x21: Pointer to psxRegs struct (callee-saved). Loaded once at IOP JIT entry
// by EnterRecompiledCode and never modified for the duration of IOP execution.
// Use armPsxRegMem() to construct psxRegs-relative MemOperands cheaply.
#define RPSXSTATE vixl::aarch64::x21

// The two IOP cycle counters, resident in callee-saved registers for the whole
// JIT session instead of being loaded and stored at every block tail.
//
//   RPSXCYCLE   (x22, u64) mirrors psxRegs.cycle
//   RPSXEECYCLE (x23, s32) mirrors psxRegs.iopCycleEE
//
// Both are ABSOLUTE mirrors, not deltas: the event check still reads
// psxRegs.iopNextEventCycle from memory, so anything that reschedules an event
// from inside a C call (an MMIO write reaching PSX_INT, for one) is picked up
// without the JIT having to know it happened. What the JIT does have to know is
// that C may also move the counters themselves, so every seam that reaches C
// flushes both registers first and reloads them after — see armFlushIopCycles /
// armReloadIopCycles, which are always used as a pair.
//
// Both hosts sit outside IOP_ALLOCATABLE_MASK (iCore-arm64.cpp) and inside the
// x19-x28 range that _DynGen_EnterRecompiledCode's armBeginStackFrame saves, so
// the EE pins that normally live here (REEPIN_SP / REEPIN_RA) are restored when
// the IOP session ends.
#define RPSXCYCLE vixl::aarch64::x22
#define RPSXEECYCLE vixl::aarch64::w23
#define RPSXEECYCLE_X vixl::aarch64::x23

// Build a MemOperand addressing a psxRegs field via RPSXSTATE.
// Mirrors the EE armCpuRegMem pattern. ARM64 LDR with imm12 covers offsets up
// to 32760 bytes (64-bit) — easily larger than psxRegs, so a single instruction
// suffices for every reachable field.
static __fi vixl::aarch64::MemOperand armPsxRegMem(const void* field)
{
	const ptrdiff_t off = reinterpret_cast<const u8*>(field) - reinterpret_cast<const u8*>(&psxRegs);
	return vixl::aarch64::MemOperand(RPSXSTATE, static_cast<int64_t>(off));
}

static __fi bool armIsPsxRegPtr(const void* field)
{
	const u8* base = reinterpret_cast<const u8*>(&psxRegs);
	const u8* p    = reinterpret_cast<const u8*>(field);
	return p >= base && p < base + sizeof(psxRegs);
}
static __fi void armLoadPsxRegPtr(const vixl::aarch64::CPURegister& reg, const void* field)
{
	if (armIsPsxRegPtr(field))
		armAsm->Ldr(reg, armPsxRegMem(field));
	else
		armLoadPtr(reg, field);
}
static __fi void armStorePsxRegPtr(const vixl::aarch64::CPURegister& reg, const void* field)
{
	if (armIsPsxRegPtr(field))
		armAsm->Str(reg, armPsxRegMem(field));
	else
		armStorePtr(reg, field);
}

// Cycle penalties for particularly slow IOP instructions.
static const int psxInstCycles_Mult = 7;
static const int psxInstCycles_Div = 40;

static const int psxInstCycles_Peephole_Store = 0;
static const int psxInstCycles_Store = 0;
static const int psxInstCycles_Load = 0;

// HI/LO register indices — consistent with EE naming
#define PSX_HI NEONGPR_HI
#define PSX_LO NEONGPR_LO

extern uptr psxRecLUT[];

// Block-coverage counters over the HWADDR window (defined and maintained in
// iR3000A-arm64.cpp). g_iopCodeCov[g] counts live recBlocks entries whose
// span overlaps 256-byte granule g; zero means no store into that granule can
// touch compiled code. rpsxStoreGeneric emits an inline probe of this array
// on the RAM-store fast path, calling iopStoreClearHit only on nonzero.
static constexpr u32 kIopCovShift = 8;
static constexpr u32 kIopCovSpan = 0x800000; // 8MB: IOP RAM incl. extraRam mirrors
static constexpr u32 kIopCovGranules = kIopCovSpan >> kIopCovShift;
extern u16 g_iopCodeCov[kIopCovGranules];

// Slow tail of the RAM-store fast-path stubs: the store landed in a granule
// with live block coverage, so run the full SMC clear (same single-word form
// iopMemWrite* uses via psxCpu->Clear).
void iopStoreClearHit(u32 addr);

// Out-of-line RAM fast-path stubs (JIT-emitted per reset alongside the
// dispatchers): index 0/1/2 = 8/16/32-bit. Stores take w8 = address,
// w9 = value; loads take w8 = address and return the value zero-extended in w8,
// exactly as iopMemRead* does, leaving sign extension to the site. Sites call
// them with a single BL so the fast path adds no per-site icache cost.
extern const void* g_iopStoreStub[3];
extern const void* g_iopLoadStub[3];

// Publish / re-read the resident cycle counters (RPSXCYCLE / RPSXEECYCLE).
// Always used as a pair around anything that reaches C.
void armFlushIopCycles();
void armReloadIopCycles();

void _psxFlushConstReg(int reg);
void _psxFlushConstRegs();

void _psxDeleteReg(int reg, int flush);
void _psxFlushCall(int flushtype);
void _psxFlushAllDirty();

void _psxOnWriteReg(int reg);

void _psxMoveGPRtoR(const vixl::aarch64::Register& to, int fromgpr);

extern u32 psxpc;       // recompiler pc
extern int psxbranch;   // set for branch
extern u32 g_iopCyclePenalty;

void psxSaveBranchState();
void psxLoadBranchState();

extern void psxSetBranchReg();
extern void psxSetBranchImm(u32 imm);
extern void psxRecompileNextInstruction(bool delayslot, bool swapped_delayslot);

////////////////////////////////////////////////////////////////////
// IOP Constant Propagation

#define PSX_IS_CONST1(reg) ((reg) < 32 && (g_psxHasConstReg & (1 << (reg))))
#define PSX_IS_CONST2(reg1, reg2) ((g_psxHasConstReg & (1 << (reg1))) && (g_psxHasConstReg & (1 << (reg2))))
#define PSX_IS_DIRTY_CONST(reg) ((reg) < 32 && (g_psxHasConstReg & (1 << (reg))) && (!(g_psxFlushedConstReg & (1 << (reg)))))
#define PSX_SET_CONST(reg) \
	{ \
		if ((reg) < 32) \
		{ \
			g_psxHasConstReg |= (1u << (reg)); \
			g_psxFlushedConstReg &= ~(1u << (reg)); \
		} \
	}

#define PSX_DEL_CONST(reg) \
	{ \
		if ((reg) < 32) \
			g_psxHasConstReg &= ~(1 << (reg)); \
	}

extern u32 g_psxConstRegs[32];
extern u32 g_psxHasConstReg, g_psxFlushedConstReg;

bool psxTrySwapDelaySlot(u32 rs, u32 rt, u32 rd);

// IOP v1.0 IRX-import HLE backdoor (0x2400xxxx marker). Emits the HLE call +
// re-dispatch; defined in iR3000A-arm64.cpp where iopDispatcherReg is visible.
void psxRecompileIrxImport();
