// Seed: 1448179040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_9 = id_7, id_10;
  always_latch begin
    $display(1'b0);
    id_5 = 1;
    id_3 = 1;
  end
  if (1'b0) assign id_10 = 1;
  else assign id_1 = id_7;
  wire id_11;
  wire id_12;
  wire id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 #(
    parameter id_9 = 32'd58
) (
    inout  tri1 id_0,
    input  wire id_1,
    output tri1 id_2,
    output tri  id_3,
    output tri0 id_4
    , id_8,
    input  wor  id_5,
    output tri  id_6
);
  defparam id_9 = 1;
  wire id_10, id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_8, id_11, id_10, id_8
  );
endmodule
