<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="COLAB3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Ctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg_File_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494489333" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1494489333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494489569" xil_pn:in_ck="7464186487063973520" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494489569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Ctrl.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="Decoder.v"/>
      <outfile xil_pn:name="Instr_Memory.v"/>
      <outfile xil_pn:name="Jump_concatenator.v"/>
      <outfile xil_pn:name="MUX_2to1.v"/>
      <outfile xil_pn:name="MUX_4to1.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Shift_Left_Two_26.v"/>
      <outfile xil_pn:name="Shift_Left_Two_32.v"/>
      <outfile xil_pn:name="Sign_Extend.v"/>
      <outfile xil_pn:name="Simple_Single_CPU.v"/>
      <outfile xil_pn:name="testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1494489333" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7994251461958826743" xil_pn:start_ts="1494489333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494489333" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2199307524257304683" xil_pn:start_ts="1494489333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494489333" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6077491480975608689" xil_pn:start_ts="1494489333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494489569" xil_pn:in_ck="7464186487063973520" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494489569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Ctrl.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="Decoder.v"/>
      <outfile xil_pn:name="Instr_Memory.v"/>
      <outfile xil_pn:name="Jump_concatenator.v"/>
      <outfile xil_pn:name="MUX_2to1.v"/>
      <outfile xil_pn:name="MUX_4to1.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Shift_Left_Two_26.v"/>
      <outfile xil_pn:name="Shift_Left_Two_32.v"/>
      <outfile xil_pn:name="Sign_Extend.v"/>
      <outfile xil_pn:name="Simple_Single_CPU.v"/>
      <outfile xil_pn:name="testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1494489572" xil_pn:in_ck="7464186487063973520" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2188706686049508541" xil_pn:start_ts="1494489569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TestBench_beh.prj"/>
      <outfile xil_pn:name="TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494489573" xil_pn:in_ck="3192162358021315168" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5972704704313354080" xil_pn:start_ts="1494489572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
