# VHDL_base_module
Basic architecture in VHDL language
List:
- [AND gate] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/AND_GATE.vhd)
- [NAND gate] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/NAND_GATE.vhd)
- [OR gate] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/OR_GATE.vhd)
- [NOR gate] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/NOR_GATE.vhd)
- [XOR gate] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/XOR_GATE.vhd)
- [XNOR gate] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/XNOR_GATE.vhd)
- [J-K latch] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/JK_LATCH.vhd)
- [D latch] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/dlatch.vhd)
- [SR latch] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/SR_LATCH.vhd)
- [D flip flop] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/d_ff.vhd)
- [Asynchronous D flip flop] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/FLIPFLOP%20D%20ASINCRONO.vhd)
- [MUX 2:1] (https://github.com/simoasnaghi/VHDL_base_module/blob/main/MUX2_1.vhd)
