{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718636543342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718636543347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:02:21 2024 " "Processing started: Mon Jun 17 15:02:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718636543347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718636543347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1_vga_gen_rtl -c de1_vga_gen_rtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1_vga_gen_rtl -c de1_vga_gen_rtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718636543351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718636544966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_vga_gen_rtl-rtl " "Found design unit 1: de1_vga_gen_rtl-rtl" {  } { { "../../src/de1_vga_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550215 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_vga_gen_rtl " "Found entity 1: de1_vga_gen_rtl" {  } { { "../../src/de1_vga_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/hsync_gen_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/hsync_gen_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hsync_gen_rtl-rtl " "Found design unit 1: hsync_gen_rtl-rtl" {  } { { "../../src/hsync_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/hsync_gen_rtl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550229 ""} { "Info" "ISGN_ENTITY_NAME" "1 hsync_gen_rtl " "Found entity 1: hsync_gen_rtl" {  } { { "../../src/hsync_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/hsync_gen_rtl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/vsync_gen_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/vsync_gen_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vsync_gen_rtl-rtl " "Found design unit 1: vsync_gen_rtl-rtl" {  } { { "../../src/vsync_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/vsync_gen_rtl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550242 ""} { "Info" "ISGN_ENTITY_NAME" "1 vsync_gen_rtl " "Found entity 1: vsync_gen_rtl" {  } { { "../../src/vsync_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/vsync_gen_rtl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/line_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/line_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 line_cnt-rtl " "Found design unit 1: line_cnt-rtl" {  } { { "../../src/line_cnt.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/line_cnt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550254 ""} { "Info" "ISGN_ENTITY_NAME" "1 line_cnt " "Found entity 1: line_cnt" {  } { { "../../src/line_cnt.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/line_cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/pixel_cnt_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/pixel_cnt_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_cnt-rtl " "Found design unit 1: pixel_cnt-rtl" {  } { { "../../src/pixel_cnt_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/pixel_cnt_rtl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550267 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_cnt " "Found entity 1: pixel_cnt" {  } { { "../../src/pixel_cnt_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/pixel_cnt_rtl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/clockengen_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/clockengen_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockengen-rtl " "Found design unit 1: clockengen-rtl" {  } { { "../../src/clockengen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/clockengen_rtl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550279 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockengen " "Found entity 1: clockengen" {  } { { "../../src/clockengen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/clockengen_rtl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/git/eds1-Praktikum/src/bild_gen_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/git/eds1-Praktikum/src/bild_gen_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bild_gen_rtl-rtl " "Found design unit 1: bild_gen_rtl-rtl" {  } { { "../../src/bild_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/bild_gen_rtl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550291 ""} { "Info" "ISGN_ENTITY_NAME" "1 bild_gen_rtl " "Found entity 1: bild_gen_rtl" {  } { { "../../src/bild_gen_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/bild_gen_rtl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718636550291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718636550291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_vga_gen_rtl " "Elaborating entity \"de1_vga_gen_rtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718636550826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockengen clockengen:clockengen_i0 " "Elaborating entity \"clockengen\" for hierarchy \"clockengen:clockengen_i0\"" {  } { { "../../src/de1_vga_gen_rtl.vhd" "clockengen_i0" { Text "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718636550860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_cnt line_cnt:line_cnt_i0 " "Elaborating entity \"line_cnt\" for hierarchy \"line_cnt:line_cnt_i0\"" {  } { { "../../src/de1_vga_gen_rtl.vhd" "line_cnt_i0" { Text "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718636550878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_cnt pixel_cnt:pixel_cnt_i0 " "Elaborating entity \"pixel_cnt\" for hierarchy \"pixel_cnt:pixel_cnt_i0\"" {  } { { "../../src/de1_vga_gen_rtl.vhd" "pixel_cnt_i0" { Text "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718636550894 ""}
{ "Error" "EVRFX_VHDL_ERROR_CONDITIONAL_SIGNAL_ASSIGNMENT_NUM_ELEMENTS_MISMATCH" "pixel_cnt_rtl.vhd(19) " "VHDL Conditional Signal Assignment error at pixel_cnt_rtl.vhd(19): conditional waveforms must have same number of elements" {  } { { "../../src/pixel_cnt_rtl.vhd" "" { Text "/home/caeuser/git/eds1-Praktikum/src/pixel_cnt_rtl.vhd" 19 0 0 } }  } 0 10395 "VHDL Conditional Signal Assignment error at %1!s!: conditional waveforms must have same number of elements" 0 0 "Quartus II" 0 -1 1718636550922 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pixel_cnt:pixel_cnt_i0 " "Can't elaborate user hierarchy \"pixel_cnt:pixel_cnt_i0\"" {  } { { "../../src/de1_vga_gen_rtl.vhd" "pixel_cnt_i0" { Text "/home/caeuser/git/eds1-Praktikum/src/de1_vga_gen_rtl.vhd" 83 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718636550926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718636552057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 15:02:32 2024 " "Processing ended: Mon Jun 17 15:02:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718636552057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718636552057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718636552057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718636552057 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718636552685 ""}
