// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: common.conf
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
OBJECT sim TYPE sim {
	cpu_switch_time: 1
	time_model: "on"
	continue_disabled: 0
#ifdef MEM_TEST
	instruction_profile_mode: instruction-cache-access-trace
	instruction_profile_line_size: 4
#endif
}

#if defined(RTL) || defined(PLI_REPLAY)
#undef CIOP0
#undef MOM
#endif

#ifdef CIOP0
OBJECT irq0 TYPE swerver-interrupt {
	thread_base: 0
	queue: th00
}

OBJECT ciop0 TYPE swerver-io-device {
        physical_memory: phys_mem0
        irq:             irq0
        queue:           th00
}
OBJECT memory_ciop TYPE ram {
	image: memory_ciop_image
}
OBJECT memory_ciop_image TYPE image {
	size: 0x2700000000
	queue: th00
}
#else
OBJECT memory_ciop TYPE ram {
	image: memory_ciop_image
}
OBJECT memory_ciop_image TYPE image {
	size: 0x7f00000000
	queue: th00
}
#endif

#ifdef SP0
OBJECT swvp0 TYPE swerver-processor {
	thread0: th00
	thread1: th01
	thread2: th02
	thread3: th03
	mmu:swmmu0
}
OBJECT swmmu0 TYPE swerver-proc-mmu {
}

#if defined(RTL) || defined(PLI_REPLAY)
OBJECT irq0 TYPE swerver-interrupt {
	thread_base: 0
	need_ssi: 1
        queue: th00
}
#endif

#if defined(MOM)
OBJECT mom0 TYPE mom {
	queue: th00
	enable_sim: 1
	wait-mode: 0
#if defined(MOM_DEBUG)
	DEBUG: MOM_DEBUG
#endif
#if defined(MOM_SO_PATH)
        so_path: MOM_SO_PATH
#endif
}

//#elif defined(MEM_TEST)
#else

OBJECT swvmem0 TYPE swerver-memory {
#if defined(RTL) || defined(PLI_REPLAY)
	irq:   irq0
#endif
#if defined(MEM_DISABLE) && !defined(PLI_REPLAY)
	snoop: 0
#else
	snoop: 1
#endif
#if defined(TSO_CHECKER)
        tso_checker: 1
#else
        tso_checker: 0
#endif
#if defined(DIS_DEBUG)
	debug_level: 0
#elif defined(TSO_DEBUG)
	debug_level: 2
#elif defined(MEM_DEBUG)
	debug_level: MEM_DEBUG
#else
	debug_level: 0
#endif
	queue: th00
}

#endif  // if defined(MOM)

#undef sparc

OBJECT irqbus0 TYPE sparc-irq-bus {
}

#ifdef SPARC_U2
OBJECT th00 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th00 TYPE niagara2 {
#else
OBJECT th00 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu00
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 0))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th01, th02, th03)
	queue: th00
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu00 TYPE swerver-thread-mmu {
	thread-status: 1
	special-intr-type: 0
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	intr_trap_type: 0x60
	stream_cmpl_trap_type: 0x70
	ma_cmpl_trap_type: 0x74
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
#if defined(RTL) || defined(PLI_REPLAY)
	ignore_asi_0x73: 1
	match_rtl: 1
#endif
#if defined(MOM)
	mom_intf: 1
#endif
}

OBJECT spu0 TYPE spu-async {
        queue:           th00
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th01 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th01 TYPE niagara2 {
#else
OBJECT th01 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu01
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 1))
	irq_bus: irqbus0
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th00, th02, th03)
	queue: th01
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu01 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th02 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th02 TYPE niagara2 {
#else
OBJECT th02 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu02
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 2))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th00, th01, th03)
	queue: th02
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu02 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th03 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th03 TYPE niagara2 {
#else
OBJECT th03 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu03
	max-trap-levels: 6
	physical_memory: phys_mem0
	va_bits: 48
	control_registers: (("mid", 3))
	irq_bus: irqbus0
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th00, th01, th02)
	queue: th03
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu03 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP1
OBJECT swvp1 TYPE swerver-processor {
	thread0: th04
	thread1: th05
	thread2: th06
	thread3: th07
	mmu:swmmu1
}

OBJECT swmmu1 TYPE swerver-proc-mmu {
}

OBJECT spu1 TYPE spu-async {
        queue:           th04
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th04 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th04 TYPE niagara2 {
#else
OBJECT th04 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu04
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 4))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th05, th06, th07)
	queue: th04
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu04 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th05 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th05 TYPE niagara2 {
#else
OBJECT th05 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu05
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 5))
	irq_bus: irqbus0
	queue: th05
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th04, th06, th07)
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu05 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th06 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th06 TYPE niagara2 {
#else
OBJECT th06 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu06
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 6))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th04, th05, th07)
	queue: th06
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu06 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th07 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th07 TYPE niagara2 {
#else
OBJECT th07 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu07
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 7))
	irq_bus: irqbus0
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th04, th05, th06)
	queue: th07
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu07 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP2
OBJECT swvp2 TYPE swerver-processor {
	thread0: th08
	thread1: th09
	thread2: th10
	thread3: th11
	mmu:swmmu2
}

OBJECT swmmu2 TYPE swerver-proc-mmu {
}

OBJECT spu2 TYPE spu-async {
        queue:           th08
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th08 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th08 TYPE niagara2 {
#else
OBJECT th08 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu08
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 8))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th09, th10, th11)
	queue: th08
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu08 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th09 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th09 TYPE niagara2 {
#else
OBJECT th09 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu09
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 9))
	irq_bus: irqbus0
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th08, th10, th11)
	queue: th09
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu09 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th10 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th10 TYPE niagara2 {
#else
OBJECT th10 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu10
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 10))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th08, th09, th11)
	queue: th10
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu10 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th11 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th11 TYPE niagara2 {
#else
OBJECT th11 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu11
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 11))
	irq_bus: irqbus0
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th08, th09, th10)
	queue: th11
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu11 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP3
OBJECT swvp3 TYPE swerver-processor {
	thread0: th12
	thread1: th13
	thread2: th14
	thread3: th15
	mmu:swmmu3
}

OBJECT swmmu3 TYPE swerver-proc-mmu {
}

OBJECT spu3 TYPE spu-async {
        queue:           th12
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th12 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th12 TYPE niagara2 {
#else
OBJECT th12 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu12
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 12))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th13, th14, th15)
	queue: th12
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu12 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th13 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th13 TYPE niagara2 {
#else
OBJECT th13 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu13
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 13))
	irq_bus: irqbus0
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th12, th14, th15)
	queue: th13
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu13 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th14 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th14 TYPE niagara2 {
#else
OBJECT th14 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu14
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 14))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th12, th13, th15)
	queue: th14
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu14 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th15 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th15 TYPE niagara2 {
#else
OBJECT th15 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu15
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 15))
	irq_bus: irqbus0
	queue: th15
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th12, th13, th14)
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu15 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP4
OBJECT swvp4 TYPE swerver-processor {
	thread0: th16
	thread1: th17
	thread2: th18
	thread3: th19
	mmu:swmmu4
}

OBJECT swmmu4 TYPE swerver-proc-mmu {
}

OBJECT spu4 TYPE spu-async {
        queue:           th16
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th16 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th16 TYPE niagara2 {
#else
OBJECT th16 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu16
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 16))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th17, th18, th19)
	queue: th16
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu16 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th17 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th17 TYPE niagara2 {
#else
OBJECT th17 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu17
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 17))
	irq_bus: irqbus0
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th16, th18, th19)
	queue: th17
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu17 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th18 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th18 TYPE niagara2 {
#else
OBJECT th18 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu18
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 18))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th16, th17, th19)
	queue: th18
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu18 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th19 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th19 TYPE niagara2 {
#else
OBJECT th19 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu19
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 19))
	irq_bus: irqbus0
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th16, th17, th18)
	queue: th19
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu19 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP5
OBJECT swvp5 TYPE swerver-processor {
	thread0: th20
	thread1: th21
	thread2: th22
	thread3: th23
	mmu:swmmu5
}

OBJECT swmmu5 TYPE swerver-proc-mmu {
}

OBJECT spu5 TYPE spu-async {
        queue:           th20
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th20 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th20 TYPE niagara2 {
#else
OBJECT th20 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu20
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 20))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th21, th22, th23)
	queue: th20
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu20 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th21 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th21 TYPE niagara2 {
#else
OBJECT th21 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu21
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 21))
	irq_bus: irqbus0
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th20, th22, th23)
	queue: th21
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu21 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th22 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th22 TYPE niagara2 {
#else
OBJECT th22 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu22
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 22))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th20, th21, th23)
	queue: th22
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu22 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th23 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th23 TYPE niagara2 {
#else
OBJECT th23 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu23
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 23))
	irq_bus: irqbus0
	queue: th23
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th20, th21, th22)
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu23 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP6
OBJECT swvp6 TYPE swerver-processor {
	thread0: th24
	thread1: th25
	thread2: th26
	thread3: th27
	mmu:swmmu6
}

OBJECT swmmu6 TYPE swerver-proc-mmu {
}

OBJECT spu6 TYPE spu-async {
        queue:           th24
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th24 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th24 TYPE niagara2 {
#else
OBJECT th24 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu24
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 24))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th25, th26, th27)
	queue: th24
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu24 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th25 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th25 TYPE niagara2 {
#else
OBJECT th25 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu25
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 25))
	irq_bus: irqbus0
	queue: th25
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th24, th26, th27)
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu25 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th26 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th26 TYPE niagara2 {
#else
OBJECT th26 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu26
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 26))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th24, th25, th27)
	queue: th26
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu26 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th27 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th27 TYPE niagara2 {
#else
OBJECT th27 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu27
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 27))
	irq_bus: irqbus0
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th24, th25, th26)
	queue: th27
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu27 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

#ifdef SP7
OBJECT swvp7 TYPE swerver-processor {
	thread0: th28
	thread1: th29
	thread2: th30
	thread3: th31
	mmu:swmmu7
}

OBJECT swmmu7 TYPE swerver-proc-mmu {
}

OBJECT spu7 TYPE spu-async {
        queue:           th28
#ifdef SPU_RTL_DEBUG
	rtl_debug:	1
#endif
}

#ifdef SPARC_U2
OBJECT th28 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th28 TYPE niagara2 {
#else
OBJECT th28 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu28
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 28))
	irq_bus: irqbus0
	thread_id: 0
	quad_align_bug: 0
	other_threads: (th29, th30, th31)
	queue: th28
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu28 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th29 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th29 TYPE niagara2 {
#else
OBJECT th29 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu29
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 29))
	irq_bus: irqbus0
	thread_id: 1
	quad_align_bug: 0
	other_threads: (th28, th30, th31)
	queue: th29
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu29 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th30 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th30 TYPE niagara2 {
#else
OBJECT th30 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu30
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 30))
	irq_bus: irqbus0
	thread_id: 2
	quad_align_bug: 0
	other_threads: (th28, th29, th31)
	queue: th30
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu30 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}

#ifdef SPARC_U2
OBJECT th31 TYPE ultrasparc-ii {
#elif defined(N2)
OBJECT th31 TYPE niagara2 {
#else
OBJECT th31 TYPE niagara {
#endif
	freq_mhz: 800
	mmu: stmmu31
	max-trap-levels: 6
	va_bits: 48
	physical_memory: phys_mem0
	control_registers: (("mid", 31))
	irq_bus: irqbus0
	thread_id: 3
	quad_align_bug: 0
	other_threads: (th28, th29, th30)
	queue: th31
#if defined(RTL) || defined(PLI_REPLAY)
	extra_irq_enable: 0
#endif
#if defined(FAST_BOOT)
	rstv-address: 0x40000
#endif
}

OBJECT stmmu31 TYPE swerver-thread-mmu {
	full-swerver-decode: 1
	niagara-mmu: 1
	disable-sun4u-interrupts: 1
	model-real-sfar: 1
	disable_vawp_breakpoint: 1
}
#endif

OBJECT phys_mem0 TYPE memory-space {
        map: (
#ifdef MINI_KERNEL
	      (0x00000000000, memory_cache, 0x0, 0, 0x1f00000000),
	      (0x01f00000000, board0,       0x0, 0, 0x20000000),
	      (0x01f20000000, "obpprom0", 0x0, 0x0, 0x400000),
	      (0x01f30000000, "disk0", 0x0, 0x0, 0x20000000),
#else
	      (0x00000000000, memory_cache, 0x0, 0, 0x2000000000),
#endif

#ifdef CIOP0
	      (0x09800000000, ciop0, 0, 0, 0x100000000),
	      (0x09900000000, memory_ciop, 0x0, 0, 0x1700000000),
#else
	      (0x08000000000, memory_ciop, 0x0, 0, 0x7f00000000),
#endif
	      (0x0ff00000000, memory0, 0x0, 0, 0x100000000))
#if defined(MOM)
	timing_model: mom0
	snoop_device: mom0
#elif defined(MEM_TEST) 
	timing_model: swvmem0
	snoop_device: swvmem0
#endif
}

OBJECT memory0 TYPE ram {
	image: memory0_image
}

OBJECT memory0_image TYPE image {
	size: 0x100000000
	queue: th00
}

OBJECT memory_cache TYPE ram {
	image: memory_cache_image
}

OBJECT memory_cache_image TYPE image {
#ifdef MINI_KERNEL
	size: 0x1f00000000
#else
	size: 0x2000000000
#endif
	queue: th00
}

//#if defined(RTL) || defined(PLI_REPLAY)
OBJECT socket0 TYPE pli-socket {
#if defined(FORCE_PC)
        force_pc: 1
#else
        force_pc: 0
#endif
#if !defined(NOINT_SYNC) && (defined(RTL) || defined(PLI_REPLAY))
        // int_sync is enabled
        int_model: 1
#else
	int_model: 0	
#endif
#if !defined(NOLDST_SYNC) && (defined(RTL) || defined(PLI_REPLAY))
        // msync is enabled
        mem_model: 1
#else
	mem_model: 0	
#endif
#ifdef VERA_SOCKET
	cmd_intf: 0
#else
        cmd_intf: 1
#endif
#ifdef PLI_REPLAY
	replay_log: PLI_REPLAY
	socket: 0
	open: 0
#elif defined(CSOCKET)
	replay_log: 0
	socket: CSOCKET
	open: 1 
#else
	replay_log: 0
	socket: 0
	open: 0
#endif
	close: 0
	test: 0
#ifdef PLI_LOG
	pli_log: PLI_LOG
#else
	pli_log: 0
#endif
#ifdef NO_REG_CMP
	reg_cmp: 0
#else
	reg_cmp: 1
#endif
#if defined(PLI_RTL_DEBUG)
	debug_level: 9
#elif defined(PLI_DEBUG)
	debug_level: PLI_DEBUG
#else
	debug_level: 1
#endif
#if !defined(NOTLB_SYNC)
        tlb_sync: 1
#else
        tlb_sync: 0
#endif
#if defined(TLB_SYNC_DEBUG)
        tlb_debug: TLB_SYNC_DEBUG
#else
	tlb_debug: 0
#endif
#if defined(CMP_REG_CMP)
        cmp_cmp: CMP_REG_CMP
#else
        cmp_cmp: 0
#endif

#ifndef NO_MMU_REG_CMP
#ifdef SFSR_CMP
	sfsr_cmp: 1
#else
        sfsr_cmp: 0
#endif
#ifdef MMU_REG_CMP
	mmu_cmp: 1
#else
        mmu_cmp: 0
#endif
#else   // ifndef NO_MMU_REG_CMP
        sfsr_cmp: 0
        mmu_cmp: 0
#endif
#if defined(SHOW_TRAP)
        show_trap: SHOW_TRAP
#else
	show_trap: 0
#endif
}

//#endif // defined(RTL) || defined(PLI_REPLAY)

#ifdef MINI_KERNEL

OBJECT obpprom0 TYPE ram {
        image: "obpprom0_image"
}
OBJECT obpprom0_image TYPE image {
        queue: "th00"
        size: 0x400000
}

OBJECT disk0 TYPE ram {
        image: "disk0_image"
}

OBJECT disk0_image TYPE image {
        queue: "th00"
        size: 0x20000000
}

OBJECT board0 TYPE memory-space {
        map: (
          (0x0000, "serial", 0x1, 0x0, 0x1),
          (0x0001, "serial", 0x1, 0x1, 0x1),
          (0x0002, "serial", 0x1, 0x2, 0x1),
          (0x0003, "serial", 0x1, 0x3, 0x1),
          (0x0004, "serial", 0x1, 0x4, 0x1),
          (0x0005, "serial", 0x1, 0x5, 0x1),
          (0x0006, "serial", 0x1, 0x6, 0x1),
          (0x0007, "serial", 0x1, 0x7, 0x1),
          (0x10002000, "serial0", 0x1, 0x0, 0x1),
          (0x10002001, "serial0", 0x1, 0x1, 0x1),
          (0x10002002, "serial0", 0x1, 0x2, 0x1),
          (0x10002003, "serial0", 0x1, 0x3, 0x1),
          (0x10002004, "serial0", 0x1, 0x4, 0x1),
          (0x10002005, "serial0", 0x1, 0x5, 0x1),
          (0x10002006, "serial0", 0x1, 0x6, 0x1),
          (0x10002007, "serial0", 0x1, 0x7, 0x1),
          (0x10000000, "rtc_cb", 0x0, 0x0, 0x1c),
          (0x8000, "fhc0", 0x2, 0x0, 0x8))
}
OBJECT rec0 TYPE recorder {
}
OBJECT fhc0 TYPE sun4u-fhc {
        queue: "th00"
        mid: 0x0
        irq_bus: "irqbus0"
        fhc_board_status: 0x16c2
        jtag_cntrl: 0x40000000
}
OBJECT serial0 TYPE NS16550 {
        queue: "th00"
        recorder: "rec0"
        irq_level: 0x2
        irq_dev: "fhc0"
        target_pace_receive: 0
        console: guest0
}
OBJECT guest0 TYPE xterm-console {
        queue: "th00"
        width: 0x50
        bg-color: "black"
        title: "Guest0 console"
        device: "serial0"
        fg-color: "yellow"
        height: 0x22
}
OBJECT serial TYPE NS16550 {
        queue: "th00"
        recorder: "rec0"
        irq_level: 0x2
        irq_dev: "fhc0"
        target_pace_receive: 1
        console: con0
}
OBJECT con0 TYPE xterm-console {
        queue: "th00"
        width: 0x50
        bg-color: "yellow"
        title: "Console on tty-a"
        device: "serial"
        fg-color: "black"
        height: 0x22
}
OBJECT rtc_cb TYPE MK48T08 {
        queue: "th00"
        time: "2002-06-02 11:00:00 UTC"
}
#endif
