<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/3.2/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/3.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Fri Nov 18 14:02:56 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m -pwrprd -html -rpt simulation_test_impl_1.twr simulation_test_impl_1.udb -gui

-------------------------------------------
Design:          test_simulation
Family:          LIFCL
Device:          LIFCL-40
Package:         CABGA400
Performance:     8_High-Performance_1.0V
Package Status:                     Final          Version 39
Performance Hardware Data Status :   Final Version 115.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk_byte_fr_i</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock clk_p_io</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock clk_byte_hs_o_c</A></LI>
<LI>        <A href=#Timing_rpt_Clk_4>2.4  Clock clk_byte_o_c</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk_byte_fr_i} -period 10 [get_ports clk_byte_fr_i]
create_clock -name {clk_p_io} -period 2.5 [get_ports clk_p_io]
create_generated_clock -name {clk_byte_hs_o_c} -source [get_ports clk_p_io] -divide_by 4 [get_nets clk_byte_hs_o_c]
create_generated_clock -name {clk_byte_o_c} -source [get_ports clk_p_io] -divide_by 4 [get_nets clk_byte_o_c]

Operating conditions:
--------------------
    Temperature: 85C

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk_byte_fr_i"</big></U></B>

create_clock -name {clk_byte_fr_i} -period 10 [get_ports clk_byte_fr_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock clk_byte_fr_i           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_byte_fr_i                     |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           5.842 ns |        171.174 MHz 
clk_byte_fr_i_pad.bb_inst/B (MPW)       |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock clk_byte_fr_i           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_p_io                          |                         ---- |                      No path 
 From clk_byte_hs_o_c                   |                         ---- |                      No path 
 From clk_byte_o_c                      |                    10.000 ns |             slack = 9.814 ns 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "clk_p_io"</big></U></B>

create_clock -name {clk_p_io} -period 2.5 [get_ports clk_p_io]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock clk_p_io             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_p_io                          |             Target |           2.500 ns |        400.000 MHz 
                                        | Actual (all paths) |           0.400 ns |       2500.000 MHz 
secured_pin_0_1017_625 (MPW)            |   (50% duty cycle) |           0.400 ns |       2500.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock clk_p_io             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_byte_fr_i                     |                         ---- |                      No path 
 From clk_byte_hs_o_c                   |                         ---- |                      No path 
 From clk_byte_o_c                      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "clk_byte_hs_o_c"</big></U></B>

create_generated_clock -name {clk_byte_hs_o_c} -source [get_ports clk_p_io] -divide_by 4 [get_nets clk_byte_hs_o_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock clk_byte_hs_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_byte_hs_o_c                   |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           5.000 ns |        200.000 MHz 
clk_byte_hs_o_pad.bb_inst/B (MPW)       |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock clk_byte_hs_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_byte_fr_i                     |                         ---- |                      No path 
 From clk_p_io                          |                         ---- |                      No path 
 From clk_byte_o_c                      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_4"></A><B><U><big>2.4 Clock "clk_byte_o_c"</big></U></B>

create_generated_clock -name {clk_byte_o_c} -source [get_ports clk_p_io] -divide_by 4 [get_nets clk_byte_o_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock clk_byte_o_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_byte_o_c                      |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           5.000 ns |        200.000 MHz 
clk_byte_o_pad.bb_inst/B (MPW)          |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock clk_byte_o_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_byte_fr_i                     |                    10.000 ns |             slack = 3.068 ns 
 From clk_p_io                          |                     2.500 ns |             slack = 3.560 ns 
 From clk_byte_hs_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 92.5221%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>


Timing Errors: 0 endpoints (setup), 52 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 47.454 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin_0_1015_74                    |    2.757 ns 
secured_pin_0_1015_68                    |    2.809 ns 
secured_pin_0_1015_72                    |    2.811 ns 
secured_pin_0_1015_73                    |    2.857 ns 
secured_pin_0_97_9                       |    2.914 ns 
secured_pin_0_1016_77                    |    2.946 ns 
secured_pin_0_1015_69                    |    2.975 ns 
secured_pin_0_132_9                      |    2.979 ns 
secured_pin_0_5_15                       |    3.033 ns 
secured_pin_0_4_15                       |    3.033 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin_0_1016_71                    |   -1.346 ns 
secured_pin_0_285_11                     |   -1.174 ns 
secured_pin_0_283_11                     |   -1.174 ns 
secured_pin_0_279_11                     |   -1.118 ns 
secured_pin_0_266_11                     |   -1.118 ns 
secured_pin_0_281_11                     |   -1.115 ns 
secured_pin_0_1015_71                    |   -1.111 ns 
secured_pin_0_284_11                     |   -1.097 ns 
secured_pin_0_267_11                     |   -1.086 ns 
secured_pin_0_264_11                     |   -1.085 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |          52 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
secured_pin_0_374_20                    |          No required time
secured_pin_0_380_20                    |          No required time
secured_pin_0_381_20                    |          No required time
secured_pin_0_449_20                    |          No required time
secured_pin_0_450_20                    |          No required time
secured_pin_0_451_20                    |          No required time
secured_pin_0_452_20                    |          No required time
secured_pin_0_453_20                    |          No required time
secured_pin_0_454_20                    |          No required time
secured_pin_0_455_20                    |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
secured_pin_0_121_14                    |           No arrival time
secured_pin_0_122_14                    |           No arrival time
secured_pin_0_123_14                    |           No arrival time
secured_pin_0_124_14                    |           No arrival time
secured_pin_0_125_14                    |           No arrival time
secured_pin_0_126_14                    |           No arrival time
secured_pin_0_127_14                    |           No arrival time
secured_pin_0_128_14                    |           No arrival time
secured_pin_0_129_14                    |           No arrival time
secured_pin_0_130_14                    |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        75
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset_n_i                               |                     input
reset_byte_fr_n_i                       |                     input
ref_dt_i[5]                             |                     input
ref_dt_i[4]                             |                     input
ref_dt_i[3]                             |                     input
ref_dt_i[2]                             |                     input
ref_dt_i[1]                             |                     input
ref_dt_i[0]                             |                     input
tx_rdy_i                                |                     input
axis_stready_i                          |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                       114
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_1015_74  (EBR_CORE_EBR_CORE_R10C22)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 2
Delay Ratio      : 71.9% (route), 28.1% (logic)
Clock Skew       : 0.018 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.757 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY      2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_74",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CSA2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.417,
        "delay":0.731
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL        0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY      0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL       0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80 ( CSA2 )
                                                           NET DELAY      0.731                  5.417  10      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_64",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.414,
        "delay":2.693
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  5.000  2       
clk_p_io                                                   NET DELAY      0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLKA )
                                                           NET DELAY      2.693                  8.414  95      
                                                           Uncertainty    0.000                  8.414  
                                                           Setup time     0.240                  8.174  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.174  
Arrival Time                                                                                    -5.417  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             2.757  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_1015_68  (EBR_CORE_EBR_CORE_R10C22)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 2
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : 0.018 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.809 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY      2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_68",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CEA"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.363,
        "delay":0.677
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL        0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY      0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL       0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80 ( CEA )
                                                           NET DELAY      0.677                  5.363  10      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_64",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.414,
        "delay":2.693
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  5.000  2       
clk_p_io                                                   NET DELAY      0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLKA )
                                                           NET DELAY      2.693                  8.414  95      
                                                           Uncertainty    0.000                  8.414  
                                                           Setup time     0.242                  8.172  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.172  
Arrival Time                                                                                    -5.363  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             2.809  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_1015_72  (EBR_CORE_EBR_CORE_R10C22)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 2
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : 0.018 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.811 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY      2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_72",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CSA0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.363,
        "delay":0.677
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL        0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY      0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL       0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80 ( CSA0 )
                                                           NET DELAY      0.677                  5.363  10      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_64",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.414,
        "delay":2.693
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  5.000  2       
clk_p_io                                                   NET DELAY      0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLKA )
                                                           NET DELAY      2.693                  8.414  95      
                                                           Uncertainty    0.000                  8.414  
                                                           Setup time     0.240                  8.174  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.174  
Arrival Time                                                                                    -5.363  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             2.811  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_1015_73  (EBR_CORE_EBR_CORE_R10C22)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 2
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.018 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.857 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY      2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_73",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CSA1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.317,
        "delay":0.631
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL        0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY      0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL       0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80 ( CSA1 )
                                                           NET DELAY      0.631                  5.317  10      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_64",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.414,
        "delay":2.693
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  5.000  2       
clk_p_io                                                   NET DELAY      0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLKA )
                                                           NET DELAY      2.693                  8.414  95      
                                                           Uncertainty    0.000                  8.414  
                                                           Setup time     0.240                  8.174  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.174  
Arrival Time                                                                                    -5.317  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             2.857  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_97_9  (SLICE_R16C22D)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 3
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : -0.074 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.914 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay   Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  ------  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY   0.000                  0.000  2       
clk_p_io                                                   NET DELAY       0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN       0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY       2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_97_9",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_97/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.302,
        "delay":0.616
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_97_10",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_97/SEL"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_97_21",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_97/OFX0"
        },
        "arrive":5.471,
        "delay":0.169
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_221",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.full_nxt_c_N_197"
        },
        "arrive":5.471,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL         0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY       0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL        0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80
                                                           NET DELAY       0.616                  5.302  10      
secured_pin_0_97_10->secured_pin_0_97_21  SLICE_R16C22D    MTOF_DEL        0.169                  5.471  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_221 ( DI0 )
                                                           NET DELAY       0.000                  5.471  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_97_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.322,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT      0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY   0.000                  5.000  2       
clk_p_io                                                   NET DELAY       0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN       0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY       2.601                  8.322  95      
                                                           Uncertainty     0.000                  8.322  
                                                           Setup time     -0.063                  8.385  
----------------------------------------  ---------------  -------------  ------  ---------------------  ------  
Required Time                                                                                     8.385  
Arrival Time                                                                                     -5.471  
----------------------------------------  ---------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                              2.914  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_242_20  (SLICE_R22C20B)
Path End         : secured_pin_0_1016_77  (EBR_CORE_EBR_CORE_R10C20)
Source Clock     : clk_byte_fr_i (F)
Destination Clock: clk_byte_fr_i (R)
Logic Level      : 2
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : 0.193 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.946 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_242_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp0_neg_c.SLICE_242/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.367,
        "delay":1.367
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":4.051,
        "delay":2.684
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.367                  1.367  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132
                                                           NET DELAY      2.684                  4.051  526     


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_242_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp0_neg_c.SLICE_242/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1016_77",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CSB2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_242_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp0_neg_c.SLICE_242/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_242_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp0_neg_c.SLICE_242/Q0"
        },
        "arrive":4.386,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_signal_7_1",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp0_neg"
        },
        "arrive":4.698,
        "delay":0.312
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_725_5",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_725/C0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_725_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_725/F0"
        },
        "arrive":4.931,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_82",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].ff_rd_en_w"
        },
        "arrive":6.040,
        "delay":1.109
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_242_13->secured_pin_0_242_20
                                          SLICE_R22C20B    REG_DEL        0.335                  4.386  12      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_signal_7_1
                                                           NET DELAY      0.312                  4.698  12      
secured_pin_0_725_5->secured_pin_0_725_19
                                          SLICE_R20C20C    CTOF_DEL       0.233                  4.931  3       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_82 ( CSB2 )
                                                           NET DELAY      1.109                  6.040  3       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1016_65",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":6.468,
        "delay":1.468
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":9.244,
        "delay":2.776
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  5.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  5.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.468                  6.468  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132 ( CLKB )
                                                           NET DELAY      2.776                  9.244  526     
                                                           Uncertainty    0.000                  9.244  
                                                           Setup time     0.258                  8.986  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.986  
Arrival Time                                                                                    -6.040  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             2.946  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_243_20  (SLICE_R23C22D)
Path End         : secured_pin_0_1015_69  (EBR_CORE_EBR_CORE_R10C22)
Source Clock     : clk_byte_fr_i (F)
Destination Clock: clk_byte_fr_i (R)
Logic Level      : 2
Delay Ratio      : 71.0% (route), 29.0% (logic)
Clock Skew       : 0.193 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.975 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_243_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.367,
        "delay":1.367
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":4.051,
        "delay":2.684
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.367                  1.367  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132
                                                           NET DELAY      2.684                  4.051  526     


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_243_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_69",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CEB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_243_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_243_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/Q0"
        },
        "arrive":4.386,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_4",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg"
        },
        "arrive":4.708,
        "delay":0.322
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_131_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_131/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_131_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_131/F0"
        },
        "arrive":4.941,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_81",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.t_rd_fifo_en_w"
        },
        "arrive":6.010,
        "delay":1.069
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_243_13->secured_pin_0_243_20
                                          SLICE_R23C22D    REG_DEL        0.335                  4.386  12      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_4
                                                           NET DELAY      0.322                  4.708  12      
secured_pin_0_131_7->secured_pin_0_131_19
                                          SLICE_R21C22D    CTOF_DEL       0.233                  4.941  2       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_81 ( CEB )
                                                           NET DELAY      1.069                  6.010  2       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_65",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":6.468,
        "delay":1.468
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":9.244,
        "delay":2.776
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  5.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  5.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.468                  6.468  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132 ( CLKB )
                                                           NET DELAY      2.776                  9.244  526     
                                                           Uncertainty    0.000                  9.244  
                                                           Setup time     0.259                  8.985  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.985  
Arrival Time                                                                                    -6.010  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             2.975  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_243_20  (SLICE_R23C22D)
Path End         : secured_pin_0_132_9  (SLICE_R24C21B)
Source Clock     : clk_byte_fr_i (F)
Destination Clock: clk_byte_fr_i (R)
Logic Level      : 4
Delay Ratio      : 55.6% (route), 44.4% (logic)
Clock Skew       : 0.101 ns
Setup Constraint : 5.000 ns 
Path Slack       : 2.979 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_243_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.367,
        "delay":1.367
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":4.051,
        "delay":2.684
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay   Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  ------  ---------------------  ------  
clk_byte_fr_i                             test_simulation  CLOCK LATENCY   0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY       0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL        1.367                  1.367  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132
                                                           NET DELAY       2.684                  4.051  526     


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_243_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_132_9",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_132/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_243_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_243_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg_c.SLICE_243/Q0"
        },
        "arrive":4.386,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_4",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.actv_rd_pp1_neg"
        },
        "arrive":4.836,
        "delay":0.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_140_5",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_140/C0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_140_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_140/F0"
        },
        "arrive":5.069,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_169",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.clk_byte_fr_i_c_enable_57"
        },
        "arrive":5.538,
        "delay":0.469
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_96_10",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.empty_nxt_c_I_0.SLICE_96/SEL"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_96_21",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.empty_nxt_c_I_0.SLICE_96/OFX0"
        },
        "arrive":5.707,
        "delay":0.169
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_170",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.empty_nxt_c_N_200"
        },
        "arrive":6.003,
        "delay":0.296
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_132_5",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_132/C0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_132_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_132/F0"
        },
        "arrive":6.236,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_131",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.n1537"
        },
        "arrive":6.236,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_243_13->secured_pin_0_243_20
                                          SLICE_R23C22D    REG_DEL         0.335                  4.386  12      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_4
                                                           NET DELAY       0.450                  4.836  12      
secured_pin_0_140_5->secured_pin_0_140_19
                                          SLICE_R21C23C    CTOF_DEL        0.233                  5.069  7       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_169
                                                           NET DELAY       0.469                  5.538  7       
secured_pin_0_96_10->secured_pin_0_96_21  SLICE_R24C23D    MTOF_DEL        0.169                  5.707  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_170
                                                           NET DELAY       0.296                  6.003  1       
secured_pin_0_132_5->secured_pin_0_132_19
                                          SLICE_R24C21B    CTOF_DEL        0.233                  6.236  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_131 ( DI0 )
                                                           NET DELAY       0.000                  6.236  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_132_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_132/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":6.468,
        "delay":1.468
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":9.152,
        "delay":2.684
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT      0.000                  5.000  1       
clk_byte_fr_i                             test_simulation  CLOCK LATENCY   0.000                  5.000  1       
clk_byte_fr_i                                              NET DELAY       0.000                  5.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL        1.468                  6.468  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132 ( CLK )
                                                           NET DELAY       2.684                  9.152  526     
                                                           Uncertainty     0.000                  9.152  
                                                           Setup time     -0.063                  9.215  
----------------------------------------  ---------------  -------------  ------  ---------------------  ------  
Required Time                                                                                     9.215  
Arrival Time                                                                                     -6.236  
----------------------------------------  ---------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                              2.979  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_5_15  (SLICE_R15C21D)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 2
Delay Ratio      : 66.2% (route), 33.8% (logic)
Clock Skew       : -0.074 ns
Setup Constraint : 5.000 ns 
Path Slack       : 3.033 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY      2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_5_15",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_5/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.076,
        "delay":0.390
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL        0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY      0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL       0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80 ( CE )
                                                           NET DELAY      0.390                  5.076  10      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_5_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.322,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  5.000  2       
clk_p_io                                                   NET DELAY      0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      2.601                  8.322  95      
                                                           Uncertainty    0.000                  8.322  
                                                           Setup time     0.213                  8.109  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.109  
Arrival Time                                                                                    -5.076  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             3.033  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_241_20  (SLICE_R12C17C)
Path End         : secured_pin_0_4_15  (SLICE_R15C22A)
Source Clock     : clk_byte_o_c (F)
Destination Clock: clk_byte_o_c (R)
Logic Level      : 2
Delay Ratio      : 66.2% (route), 33.8% (logic)
Clock Skew       : -0.074 ns
Setup Constraint : 5.000 ns 
Path Slack       : 3.033 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.795,
        "delay":0.795
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":3.396,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.795                  0.795  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84
                                                           NET DELAY      2.601                  3.396  95      


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_241_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_4_15",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_4/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_241_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_241_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_241/Q0"
        },
        "arrive":3.731,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.wr_en_pp1_neg"
        },
        "arrive":4.453,
        "delay":0.722
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_658_7",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/A0"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_658_19",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_658/F0"
        },
        "arrive":4.686,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_7__N_185"
        },
        "arrive":5.076,
        "delay":0.390
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_241_13->secured_pin_0_241_20
                                          SLICE_R12C17C    REG_DEL        0.335                  3.731  9       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_signal_14_0
                                                           NET DELAY      0.722                  4.453  9       
secured_pin_0_658_7->secured_pin_0_658_19
                                          SLICE_R14C21C    CTOF_DEL       0.233                  4.686  10      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_80 ( CE )
                                                           NET DELAY      0.390                  5.076  10      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_4_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":5.721,
        "delay":0.721
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":8.322,
        "delay":2.601
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  5.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  5.000  2       
clk_p_io                                                   NET DELAY      0.000                  5.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.721                  5.721  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      2.601                  8.322  95      
                                                           Uncertainty    0.000                  8.322  
                                                           Setup time     0.213                  8.109  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                    8.109  
Arrival Time                                                                                    -5.076  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             3.033  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_248_20  (SLICE_R22C20C)
Path End         : secured_pin_0_1016_71  (EBR_CORE_EBR_CORE_R10C20)
Source Clock     : clk_byte_fr_i (R)
Destination Clock: clk_byte_fr_i (R)
Logic Level      : 1
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.031 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.346 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_248_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_248/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.117,
        "delay":1.117
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":2.511,
        "delay":1.394
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.117                  1.117  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132
                                                           NET DELAY      1.394                  2.511  526     


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_248_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_248/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1016_71",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/RSTB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_248_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_248/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_248_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_248/Q0"
        },
        "arrive":2.688,
        "delay":0.177
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_83",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.reset_pp0"
        },
        "arrive":3.431,
        "delay":0.743
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_248_13->secured_pin_0_248_20
                                          SLICE_R22C20C    REG_DEL        0.177                  2.688  64      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_83 ( RSTB )
                                                           NET DELAY      0.743                  3.431  64      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1016_65",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.117,
        "delay":1.117
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":2.542,
        "delay":1.425
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.117                  1.117  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132 ( CLKB )
                                                           NET DELAY      1.425                  2.542  526     
                                                           Uncertainty    0.000                  2.542  
                                                           Hold time      2.235                  4.777  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -4.777  
Arrival Time                                                                                     3.431  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.346  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_285_11  (SLICE_R7C20A)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 49.4% (route), 50.6% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.174 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_285_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i31.SLICE_285/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_580",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U3RXDHS7"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_52",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd3_r[7]"
        },
        "arrive":0.472,
        "delay":0.233
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_580
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_52 ( M0 )
                                                           NET DELAY      0.233                  0.472  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_285_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i31.SLICE_285/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.472  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.174  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_283_11  (SLICE_R7C20B)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 49.4% (route), 50.6% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.174 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_283_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i29.SLICE_283/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_582",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U3RXDHS5"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_54",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd3_r[5]"
        },
        "arrive":0.472,
        "delay":0.233
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_582
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_54 ( M0 )
                                                           NET DELAY      0.233                  0.472  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_283_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i29.SLICE_283/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.472  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.174  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_279_11  (SLICE_R8C19B)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.118 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_279_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i25.SLICE_279/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_586",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U3RXDHS1"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_58",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd3_r[1]"
        },
        "arrive":0.528,
        "delay":0.289
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_586
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_58 ( M0 )
                                                           NET DELAY      0.289                  0.528  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_279_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i25.SLICE_279/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.528  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.118  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_266_11  (SLICE_R9C17C)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.118 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_266_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i12.SLICE_266/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_471",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U1RXDHS4"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_39",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd1_r[4]"
        },
        "arrive":0.528,
        "delay":0.289
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_471
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_39 ( M0 )
                                                           NET DELAY      0.289                  0.528  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_266_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i12.SLICE_266/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.528  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.118  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_281_11  (SLICE_R9C18A)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 55.0% (route), 45.0% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.115 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_281_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i27.SLICE_281/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_584",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U3RXDHS3"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_56",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd3_r[3]"
        },
        "arrive":0.531,
        "delay":0.292
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_584
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_56 ( M0 )
                                                           NET DELAY      0.292                  0.531  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_281_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i27.SLICE_281/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.531  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.115  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_232_20  (SLICE_R22C20D)
Path End         : secured_pin_0_1015_71  (EBR_CORE_EBR_CORE_R10C22)
Source Clock     : clk_byte_fr_i (R)
Destination Clock: clk_byte_fr_i (R)
Logic Level      : 1
Delay Ratio      : 84.7% (route), 15.3% (logic)
Clock Skew       : 0.031 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.111 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_232_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_232/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.117,
        "delay":1.117
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":2.511,
        "delay":1.394
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.117                  1.117  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132
                                                           NET DELAY      1.394                  2.511  526     


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin_0_232_20",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_232/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_71",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/RSTB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_232_13",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_232/CLK"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_232_20",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.SLICE_232/Q0"
        },
        "arrive":2.688,
        "delay":0.177
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_83",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.reset_pp1"
        },
        "arrive":3.666,
        "delay":0.978
    }
    ]
}
</xmp>
</tapath>

secured_pin_0_232_13->secured_pin_0_232_20
                                          SLICE_R22C20D    REG_DEL        0.177                  2.688  64      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_77/secured_instance_17_0/secured_instance_16_0/secured_instance_15_0/secured_instance_14_95/secured_instance_13_0/secured_instance_12_0/secured_signal_11_83 ( RSTB )
                                                           NET DELAY      0.978                  3.666  64      


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_byte_fr_i",
        "phy_name":"clk_byte_fr_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_1015_65",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LIFCL_MEM.pdp16k.PDP16K_MODE_inst/CLKB"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_byte_fr_i",
            "phy_name":"clk_byte_fr_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/B",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_byte_fr_i_pad.bb_inst/O",
            "phy_name":"clk_byte_fr_i_pad.bb_inst/PADDI"
        },
        "arrive":1.117,
        "delay":1.117
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132",
            "phy_name":"clk_byte_fr_i_c"
        },
        "arrive":2.542,
        "delay":1.425
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_byte_fr_i                             test_simulation  CLOCK LATENCY  0.000                  0.000  1       
clk_byte_fr_i                                              NET DELAY      0.000                  0.000  1       
clk_byte_fr_i_pad.bb_inst/B->clk_byte_fr_i_pad.bb_inst/O
                                          SEIO33_CORE_E12  PADI_DEL       1.117                  1.117  526     
lscc_dphy_rx_inst/secured_instance_24_3/secured_signal_0_132 ( CLKB )
                                                           NET DELAY      1.425                  2.542  526     
                                                           Uncertainty    0.000                  2.542  
                                                           Hold time      2.235                  4.777  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -4.777  
Arrival Time                                                                                     3.666  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.111  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_284_11  (SLICE_R8C18D)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 56.5% (route), 43.5% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.097 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_284_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i30.SLICE_284/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_581",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U3RXDHS6"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_53",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd3_r[6]"
        },
        "arrive":0.549,
        "delay":0.310
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_581
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_53 ( M0 )
                                                           NET DELAY      0.310                  0.549  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_284_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i30.SLICE_284/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.549  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.097  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_267_11  (SLICE_R7C20C)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 57.3% (route), 42.7% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.086 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_267_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i13.SLICE_267/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_470",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U1RXDHS5"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_38",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd1_r[5]"
        },
        "arrive":0.560,
        "delay":0.321
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_470
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_38 ( M0 )
                                                           NET DELAY      0.321                  0.560  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_267_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i13.SLICE_267/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.560  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.086  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_p_io  (test_simulation)
Path End         : secured_pin_0_264_11  (SLICE_R6C18D)
Source Clock     : clk_p_io (R)
Destination Clock: clk_byte_o_c (F)
Logic Level      : 1
Delay Ratio      : 57.4% (route), 42.6% (logic)
Clock Skew       : 1.493 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -1.085 ns  (Failed)


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_264_11",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i10.SLICE_264/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_473",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/U1RXDHS2"
        },
        "arrive":0.239,
        "delay":0.239
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_41",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.bd1_r[2]"
        },
        "arrive":0.561,
        "delay":0.322
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name   Delay Name     Delay  Arrival/Required Time  Fanout  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
clk_p_io                                                   CLOCK LATENCY  0.000                  0.000  1       
clk_p_io                                  test_simulation  INPUT DELAY    0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_473
                                          DPHY_CORE_DPHY0  C2Q_DEL        0.239                  0.239  1       
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_signal_18_41 ( M0 )
                                                           NET DELAY      0.322                  0.561  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_p_io",
        "phy_name":"clk_p_io"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin_0_264_13",
        "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.stb_data_neg_i10.SLICE_264/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_p_io",
            "phy_name":"clk_p_io"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin_0_1017_625",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/CKP"
        },
        "pin1":
        {
            "log_name":"secured_pin_0_1017_620",
            "phy_name":"lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.HARD_RX.NO_CIL.dphy_rx_nocil.DPHY_inst/URWDCKHS"
        },
        "arrive":0.195,
        "delay":0.195
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84",
            "phy_name":"clk_byte_o_c"
        },
        "arrive":1.493,
        "delay":1.298
    }
    ]
}
</xmp>
</tapath>

                                                           CONSTRAINT     0.000                  0.000  1       
clk_p_io                                  test_simulation  CLOCK LATENCY  0.000                  0.000  2       
clk_p_io                                                   NET DELAY      0.000                  0.000  2       
secured_pin_0_1017_625->secured_pin_0_1017_620
                                          DPHY_CORE_DPHY0  C2Q_DELDN      0.195                  0.195  95      
lscc_dphy_rx_inst/secured_instance_24_2/secured_instance_21_0/secured_instance_20_1/secured_instance_19_0/secured_instance_18_78/secured_instance_10_0/secured_instance_9_0/secured_instance_8_0/secured_instance_7_94/secured_instance_6_0/secured_instance_5_0/secured_signal_4_84 ( CLK )
                                                           NET DELAY      1.298                  1.493  95      
                                                           Uncertainty    0.000                  1.493  
                                                           Hold time      0.153                  1.646  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Required Time                                                                                   -1.646  
Arrival Time                                                                                     0.561  
----------------------------------------  ---------------  -------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                            -1.085  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

