0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_FFT_0_0/sim/FFT_system_FFT_0_0.v,1547300428,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/sim/FFT_system.v,,FFT_system_FFT_0_0,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_auto_pc_0/sim/FFT_system_auto_pc_0.v,1547300431,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/hdl/FFT_system_wrapper.v,,FFT_system_auto_pc_0,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_processing_system7_0_0/sim/FFT_system_processing_system7_0_0.v,1547300423,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0_S00_AXI.v,,FFT_system_processing_system7_0_0,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_rst_ps7_0_100M_0/sim/FFT_system_rst_ps7_0_100M_0.vhd,1547300429,vhdl,,,,fft_system_rst_ps7_0_100m_0,,,,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT.v,1547300428,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy2_4.v,,FFT,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0.v,1547300428,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT.v,,FFT_v1_0,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0_S00_AXI.v,1547300428,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0.v,,FFT_v1_0_S00_AXI,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy2_4.v,1547300428,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy4_4.v,,bfly2_4,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy4_4.v,1547300428,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_FFT_0_0/sim/FFT_system_FFT_0_0.v,,bfly4_4,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/sim/FFT_system.v,1547300397,verilog,,C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_auto_pc_0/sim/FFT_system_auto_pc_0.v,,FFT_system;FFT_system_ps7_0_axi_periph_0;s00_couplers_imp_3X4P4D,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,,,,,,
C:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/hdl/FFT_system_wrapper.v,1547300397,verilog,,,,FFT_system_wrapper,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl;../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
