{
  "Top": "fitness_kernel",
  "RtlTop": "fitness_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "fitness_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "chromosome_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "chromosome_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "result_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "result_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "vectors": {
      "index": "2",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_vec",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vectors_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vectors_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "chromo_len": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "chromo_len",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dim": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "dim",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fitness_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fitness_kernel",
    "Version": "1.0",
    "DisplayName": "Fitness_kernel",
    "Revision": "2114394224",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fitness_kernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/Fitness_A\/Fitness_A\/Fitness_Accelerator\/fitness_kernel_hls.cpp",
      "..\/..\/fitness_function_top.cppfitness_function_top.cpp",
      "..\/..\/fitness_kernel_top.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/Fitness_A\/Fitness_A\/Fitness_Accelerator\/tb_fitness.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fitness_kernel_control_s_axi.vhd",
      "impl\/vhdl\/fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/fitness_kernel_fitness_kernel_Pipeline_copy_loop.vhd",
      "impl\/vhdl\/fitness_kernel_fitness_kernel_Pipeline_vec_loop.vhd",
      "impl\/vhdl\/fitness_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fitness_kernel_gmem_vec_m_axi.vhd",
      "impl\/vhdl\/fitness_kernel_local_vectors_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/fitness_kernel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/fitness_kernel_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/fitness_kernel_regslice_both.vhd",
      "impl\/vhdl\/fitness_kernel_sparsemux_41_5_32_1_1.vhd",
      "impl\/vhdl\/fitness_kernel_urem_64s_6ns_5_68_1.vhd",
      "impl\/vhdl\/fitness_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fitness_kernel_control_s_axi.v",
      "impl\/verilog\/fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/fitness_kernel_fitness_kernel_Pipeline_copy_loop.v",
      "impl\/verilog\/fitness_kernel_fitness_kernel_Pipeline_vec_loop.v",
      "impl\/verilog\/fitness_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fitness_kernel_gmem_vec_m_axi.v",
      "impl\/verilog\/fitness_kernel_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/fitness_kernel_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/fitness_kernel_local_vectors_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/fitness_kernel_local_vectors_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/fitness_kernel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/fitness_kernel_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/fitness_kernel_regslice_both.v",
      "impl\/verilog\/fitness_kernel_sparsemux_41_5_32_1_1.v",
      "impl\/verilog\/fitness_kernel_urem_64s_6ns_5_68_1.v",
      "impl\/verilog\/impl.bat",
      "impl\/verilog\/fitness_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/data\/fitness_kernel.mdd",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/data\/fitness_kernel.tcl",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/data\/fitness_kernel.yaml",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/xfitness_kernel.c",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/xfitness_kernel.h",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/xfitness_kernel_hw.h",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/xfitness_kernel_linux.c",
      "impl\/misc\/drivers\/fitness_kernel_v1_0\/src\/xfitness_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fitness_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem_vec",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "vectors_1",
          "access": "W",
          "description": "Data signal of vectors",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vectors",
              "access": "W",
              "description": "Bit 31 to 0 of vectors"
            }]
        },
        {
          "offset": "0x14",
          "name": "vectors_2",
          "access": "W",
          "description": "Data signal of vectors",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vectors",
              "access": "W",
              "description": "Bit 63 to 32 of vectors"
            }]
        },
        {
          "offset": "0x1c",
          "name": "chromo_len",
          "access": "W",
          "description": "Data signal of chromo_len",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chromo_len",
              "access": "W",
              "description": "Bit 31 to 0 of chromo_len"
            }]
        },
        {
          "offset": "0x24",
          "name": "dim",
          "access": "W",
          "description": "Data signal of dim",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dim",
              "access": "W",
              "description": "Bit 31 to 0 of dim"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "vectors"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "chromo_len"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "dim"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_vec:chromosome_stream:result_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_gmem_vec": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_vec_",
      "paramPrefix": "C_M_AXI_GMEM_VEC_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_vec_ARADDR",
        "m_axi_gmem_vec_ARBURST",
        "m_axi_gmem_vec_ARCACHE",
        "m_axi_gmem_vec_ARID",
        "m_axi_gmem_vec_ARLEN",
        "m_axi_gmem_vec_ARLOCK",
        "m_axi_gmem_vec_ARPROT",
        "m_axi_gmem_vec_ARQOS",
        "m_axi_gmem_vec_ARREADY",
        "m_axi_gmem_vec_ARREGION",
        "m_axi_gmem_vec_ARSIZE",
        "m_axi_gmem_vec_ARUSER",
        "m_axi_gmem_vec_ARVALID",
        "m_axi_gmem_vec_AWADDR",
        "m_axi_gmem_vec_AWBURST",
        "m_axi_gmem_vec_AWCACHE",
        "m_axi_gmem_vec_AWID",
        "m_axi_gmem_vec_AWLEN",
        "m_axi_gmem_vec_AWLOCK",
        "m_axi_gmem_vec_AWPROT",
        "m_axi_gmem_vec_AWQOS",
        "m_axi_gmem_vec_AWREADY",
        "m_axi_gmem_vec_AWREGION",
        "m_axi_gmem_vec_AWSIZE",
        "m_axi_gmem_vec_AWUSER",
        "m_axi_gmem_vec_AWVALID",
        "m_axi_gmem_vec_BID",
        "m_axi_gmem_vec_BREADY",
        "m_axi_gmem_vec_BRESP",
        "m_axi_gmem_vec_BUSER",
        "m_axi_gmem_vec_BVALID",
        "m_axi_gmem_vec_RDATA",
        "m_axi_gmem_vec_RID",
        "m_axi_gmem_vec_RLAST",
        "m_axi_gmem_vec_RREADY",
        "m_axi_gmem_vec_RRESP",
        "m_axi_gmem_vec_RUSER",
        "m_axi_gmem_vec_RVALID",
        "m_axi_gmem_vec_WDATA",
        "m_axi_gmem_vec_WID",
        "m_axi_gmem_vec_WLAST",
        "m_axi_gmem_vec_WREADY",
        "m_axi_gmem_vec_WSTRB",
        "m_axi_gmem_vec_WUSER",
        "m_axi_gmem_vec_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "vectors"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "vectors"
        }
      ]
    },
    "chromosome_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "chromosome_stream_",
      "ports": [
        "chromosome_stream_TDATA",
        "chromosome_stream_TREADY",
        "chromosome_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "chromosome_stream"
        }]
    },
    "result_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "result_stream_",
      "ports": [
        "result_stream_TDATA",
        "result_stream_TREADY",
        "result_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "result_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_vec_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_vec_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_vec_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_vec_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_vec_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_vec_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_vec_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_vec_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_vec_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_vec_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_vec_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_vec_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_vec_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_vec_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_vec_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_vec_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_vec_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_vec_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_vec_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_vec_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_vec_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_vec_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_vec_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_vec_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_vec_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "chromosome_stream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "chromosome_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "chromosome_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "result_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "result_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "result_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fitness_kernel",
      "BindInstances": "mul_32s_32s_32_1_1_U174 icmp_ln59_fu_550_p2 empty_fu_570_p3 icmp_ln93_fu_656_p2 icmp_fu_588_p2 cmp27_2_fu_662_p2 icmp103_fu_604_p2 cmp27_4_fu_668_p2 cmp27_5_fu_674_p2 cmp27_6_fu_680_p2 icmp106_fu_620_p2 cmp27_8_fu_686_p2 cmp27_9_fu_692_p2 cmp27_10_fu_698_p2 cmp27_11_fu_704_p2 cmp27_12_fu_710_p2 cmp27_13_fu_716_p2 cmp27_14_fu_722_p2 icmp109_fu_636_p2 cmp27_16_fu_728_p2 cmp27_17_fu_734_p2 cmp27_18_fu_740_p2 cmp27_19_fu_746_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_fu_823_p2 icmp_ln95_1_fu_829_p2 or_ln95_fu_843_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_fu_847_p2 max_diff_1_fu_853_p3 max_diff_2_fu_860_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_2_fu_899_p2 icmp_ln95_3_fu_905_p2 or_ln95_1_fu_936_p2 icmp_ln95_4_fu_940_p2 icmp_ln95_5_fu_946_p2 or_ln95_2_fu_952_p2 and_ln95_1_fu_958_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_2_fu_964_p2 max_diff_4_fu_970_p3 max_diff_5_fu_976_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_6_fu_1014_p2 icmp_ln95_7_fu_1020_p2 or_ln95_3_fu_1051_p2 icmp_ln95_8_fu_1055_p2 icmp_ln95_9_fu_1061_p2 or_ln95_4_fu_1067_p2 and_ln95_3_fu_1073_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_4_fu_1079_p2 max_diff_7_fu_1085_p3 max_diff_8_fu_1091_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_10_fu_1129_p2 icmp_ln95_11_fu_1135_p2 or_ln95_5_fu_1166_p2 icmp_ln95_12_fu_1170_p2 icmp_ln95_13_fu_1176_p2 or_ln95_6_fu_1182_p2 and_ln95_5_fu_1188_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_6_fu_1194_p2 max_diff_10_fu_1200_p3 max_diff_11_fu_1206_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_14_fu_1244_p2 icmp_ln95_15_fu_1250_p2 or_ln95_7_fu_1281_p2 icmp_ln95_16_fu_1285_p2 icmp_ln95_17_fu_1291_p2 or_ln95_8_fu_1297_p2 and_ln95_7_fu_1303_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_8_fu_1309_p2 max_diff_13_fu_1315_p3 max_diff_14_fu_1321_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_18_fu_1359_p2 icmp_ln95_19_fu_1365_p2 or_ln95_9_fu_1396_p2 icmp_ln95_20_fu_1400_p2 icmp_ln95_21_fu_1406_p2 or_ln95_10_fu_1412_p2 and_ln95_9_fu_1418_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_10_fu_1424_p2 max_diff_16_fu_1430_p3 max_diff_17_fu_1436_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_22_fu_1474_p2 icmp_ln95_23_fu_1480_p2 or_ln95_11_fu_1511_p2 icmp_ln95_24_fu_1515_p2 icmp_ln95_25_fu_1521_p2 or_ln95_12_fu_1527_p2 and_ln95_11_fu_1533_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_12_fu_1539_p2 max_diff_19_fu_1545_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_26_fu_1589_p2 icmp_ln95_27_fu_1595_p2 or_ln95_13_fu_1626_p2 icmp_ln95_28_fu_1630_p2 icmp_ln95_29_fu_1636_p2 or_ln95_14_fu_1642_p2 and_ln95_13_fu_1648_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_14_fu_1654_p2 max_diff_22_fu_1660_p3 max_diff_23_fu_1666_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_30_fu_1704_p2 icmp_ln95_31_fu_1710_p2 or_ln95_15_fu_1741_p2 icmp_ln95_32_fu_1745_p2 icmp_ln95_33_fu_1751_p2 or_ln95_16_fu_1757_p2 and_ln95_15_fu_1763_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_16_fu_1769_p2 max_diff_25_fu_1775_p3 max_diff_26_fu_1781_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_34_fu_1819_p2 icmp_ln95_35_fu_1825_p2 or_ln95_17_fu_1856_p2 icmp_ln95_36_fu_1860_p2 icmp_ln95_37_fu_1866_p2 or_ln95_18_fu_1872_p2 and_ln95_17_fu_1878_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_18_fu_1884_p2 max_diff_28_fu_1890_p3 max_diff_29_fu_1896_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_38_fu_1934_p2 icmp_ln95_39_fu_1940_p2 or_ln95_19_fu_1971_p2 icmp_ln95_40_fu_1975_p2 icmp_ln95_41_fu_1981_p2 or_ln95_20_fu_1987_p2 and_ln95_19_fu_1993_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_20_fu_1999_p2 max_diff_31_fu_2005_p3 max_diff_32_fu_2011_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_42_fu_2049_p2 icmp_ln95_43_fu_2055_p2 or_ln95_21_fu_2086_p2 icmp_ln95_44_fu_2090_p2 icmp_ln95_45_fu_2096_p2 or_ln95_22_fu_2102_p2 and_ln95_21_fu_2108_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_22_fu_2114_p2 max_diff_34_fu_2120_p3 max_diff_35_fu_2126_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_46_fu_2164_p2 icmp_ln95_47_fu_2170_p2 or_ln95_23_fu_2201_p2 icmp_ln95_48_fu_2205_p2 icmp_ln95_49_fu_2211_p2 or_ln95_24_fu_2217_p2 and_ln95_23_fu_2223_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_24_fu_2229_p2 max_diff_37_fu_2235_p3 max_diff_38_fu_2241_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_50_fu_2279_p2 icmp_ln95_51_fu_2285_p2 or_ln95_25_fu_2316_p2 icmp_ln95_52_fu_2320_p2 icmp_ln95_53_fu_2326_p2 or_ln95_26_fu_2332_p2 and_ln95_25_fu_2338_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_26_fu_2344_p2 max_diff_40_fu_2350_p3 max_diff_41_fu_2356_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_54_fu_2394_p2 icmp_ln95_55_fu_2400_p2 or_ln95_27_fu_2431_p2 icmp_ln95_56_fu_2435_p2 icmp_ln95_57_fu_2441_p2 or_ln95_28_fu_2447_p2 and_ln95_27_fu_2453_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_28_fu_2459_p2 max_diff_43_fu_2465_p3 max_diff_44_fu_2471_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_58_fu_2509_p2 icmp_ln95_59_fu_2515_p2 or_ln95_29_fu_2538_p2 icmp_ln95_60_fu_2542_p2 icmp_ln95_61_fu_2548_p2 or_ln95_30_fu_2554_p2 and_ln95_29_fu_2560_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_30_fu_2566_p2 max_diff_46_fu_2572_p3 max_diff_47_fu_2578_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_62_fu_2616_p2 icmp_ln95_63_fu_2622_p2 or_ln95_31_fu_2645_p2 icmp_ln95_64_fu_2649_p2 icmp_ln95_65_fu_2655_p2 or_ln95_32_fu_2661_p2 and_ln95_31_fu_2667_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_32_fu_2673_p2 max_diff_49_fu_2679_p3 max_diff_50_fu_2685_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_66_fu_2723_p2 icmp_ln95_67_fu_2729_p2 or_ln95_33_fu_2752_p2 icmp_ln95_68_fu_2756_p2 icmp_ln95_69_fu_2762_p2 or_ln95_34_fu_2768_p2 and_ln95_33_fu_2774_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_34_fu_2780_p2 max_diff_52_fu_2786_p3 max_diff_53_fu_2792_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_70_fu_2830_p2 icmp_ln95_71_fu_2836_p2 or_ln95_35_fu_2859_p2 icmp_ln95_72_fu_2863_p2 icmp_ln95_73_fu_2869_p2 or_ln95_36_fu_2875_p2 and_ln95_35_fu_2881_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_36_fu_2887_p2 max_diff_55_fu_2893_p3 max_diff_56_fu_2899_p3 faddfsub_32ns_32ns_32_4_full_dsp_1_U172 icmp_ln95_74_fu_2937_p2 icmp_ln95_75_fu_2943_p2 or_ln95_37_fu_2966_p2 icmp_ln95_76_fu_2970_p2 icmp_ln95_77_fu_2976_p2 or_ln95_38_fu_2982_p2 and_ln95_37_fu_2988_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U173 and_ln95_38_fu_2994_p2 max_diff_58_fu_3000_p3 max_diff_59_fu_3006_p3 local_vectors_U local_vectors_1_U local_vectors_2_U local_vectors_3_U local_vectors_4_U local_vectors_5_U local_vectors_6_U local_vectors_7_U local_vectors_8_U local_vectors_9_U p_ZZ14fitness_kernelE13local_vectors_10_U p_ZZ14fitness_kernelE13local_vectors_11_U p_ZZ14fitness_kernelE13local_vectors_12_U p_ZZ14fitness_kernelE13local_vectors_13_U p_ZZ14fitness_kernelE13local_vectors_14_U p_ZZ14fitness_kernelE13local_vectors_15_U p_ZZ14fitness_kernelE13local_vectors_16_U p_ZZ14fitness_kernelE13local_vectors_17_U p_ZZ14fitness_kernelE13local_vectors_18_U p_ZZ14fitness_kernelE13local_vectors_19_U control_s_axi_U gmem_vec_m_axi_U",
      "Instances": [
        {
          "ModuleName": "fitness_kernel_Pipeline_copy_loop",
          "InstanceName": "grp_fitness_kernel_Pipeline_copy_loop_fu_375",
          "BindInstances": "icmp_ln59_fu_462_p2 add_ln59_fu_467_p2 add_ln59_1_fu_520_p2 add_ln59_2_fu_477_p2 icmp_ln59_1_fu_483_p2 select_ln59_fu_489_p3"
        },
        {
          "ModuleName": "fitness_kernel_Pipeline_vec_loop",
          "InstanceName": "grp_fitness_kernel_Pipeline_vec_loop_fu_423",
          "BindInstances": "icmp_ln67_fu_4582_p2 add_ln67_fu_4587_p2 add_ln71_fu_4596_p2 mul_64ns_66ns_129_1_1_U38 p_cast_cast_fu_4609_p3 p_smodpre_fu_4617_p2 urem_64s_6ns_5_68_1_U45 empty_68_fu_4739_p2 p_smodpost_fu_4745_p3 cmp28_fu_7300_p2 sparsemux_41_5_32_1_1_U46 fadd_32ns_32ns_32_4_full_dsp_1_U25 sel_tmp_fu_7306_p2 empty_74_fu_7310_p3 sel_tmp2_fu_7317_p2 sel_tmp3_fu_7322_p2 empty_75_fu_7327_p3 add_ln76_fu_4651_p2 mul_64ns_66ns_129_1_1_U39 sparsemux_41_5_32_1_1_U47 fadd_32ns_32ns_32_4_full_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U27 sel_tmp5_fu_7334_p2 empty_78_fu_7338_p3 sel_tmp7_fu_7345_p2 sel_tmp8_fu_7350_p2 empty_79_fu_7355_p3 add_ln76_1_fu_4665_p2 mul_64ns_66ns_129_1_1_U40 sparsemux_41_5_32_1_1_U48 fadd_32ns_32ns_32_4_full_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U29 sel_tmp10_fu_7362_p2 empty_82_fu_7366_p3 sel_tmp12_fu_7373_p2 sel_tmp13_fu_7378_p2 empty_83_fu_7383_p3 add_ln76_2_fu_4679_p2 mul_64ns_66ns_129_1_1_U41 sparsemux_41_5_32_1_1_U49 fadd_32ns_32ns_32_4_full_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U31 sel_tmp15_fu_7390_p2 empty_86_fu_7394_p3 sel_tmp17_fu_7401_p2 sel_tmp18_fu_7406_p2 empty_87_fu_7411_p3 add_ln76_3_fu_4693_p2 mul_64ns_66ns_129_1_1_U42 sparsemux_41_5_32_1_1_U50 fadd_32ns_32ns_32_4_full_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U33 sel_tmp20_fu_7418_p2 empty_90_fu_7422_p3 sel_tmp22_fu_7429_p2 sel_tmp23_fu_7434_p2 empty_91_fu_7439_p3 add_ln76_4_fu_4707_p2 mul_64ns_66ns_129_1_1_U43 sparsemux_41_5_32_1_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U35 sel_tmp25_fu_7446_p2 empty_94_fu_7450_p3 sel_tmp27_fu_7457_p2 sel_tmp28_fu_7462_p2 empty_95_fu_7467_p3 add_ln76_5_fu_4721_p2 mul_64ns_66ns_129_1_1_U44 sparsemux_41_5_32_1_1_U52 fadd_32ns_32ns_32_4_full_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U37 sel_tmp30_fu_7474_p2 empty_98_fu_7478_p3 sel_tmp32_fu_7485_p2 sel_tmp33_fu_7490_p2 empty_99_fu_7495_p3 add_ln76_6_fu_4752_p2 mul_64ns_66ns_129_1_1_U38 sparsemux_41_5_32_1_1_U53 fadd_32ns_32ns_32_4_full_dsp_1_U25 sel_tmp35_fu_7572_p2 empty_102_fu_7576_p3 sel_tmp37_fu_7583_p2 sel_tmp38_fu_7588_p2 empty_103_fu_7593_p3 add_ln76_7_fu_4766_p2 mul_64ns_66ns_129_1_1_U39 sparsemux_41_5_32_1_1_U54 fadd_32ns_32ns_32_4_full_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U27 sel_tmp40_fu_7600_p2 empty_106_fu_7604_p3 sel_tmp42_fu_7611_p2 sel_tmp43_fu_7616_p2 empty_107_fu_7621_p3 add_ln76_8_fu_4780_p2 mul_64ns_66ns_129_1_1_U40 sparsemux_41_5_32_1_1_U55 fadd_32ns_32ns_32_4_full_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U29 sel_tmp45_fu_7628_p2 empty_110_fu_7632_p3 sel_tmp47_fu_7639_p2 sel_tmp48_fu_7644_p2 empty_111_fu_7649_p3 add_ln76_9_fu_4794_p2 mul_64ns_66ns_129_1_1_U41 sparsemux_41_5_32_1_1_U56 fadd_32ns_32ns_32_4_full_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U31 sel_tmp50_fu_7656_p2 empty_114_fu_7660_p3 sel_tmp52_fu_7667_p2 sel_tmp53_fu_7672_p2 empty_115_fu_7677_p3 add_ln76_10_fu_4808_p2 mul_64ns_66ns_129_1_1_U42 sparsemux_41_5_32_1_1_U57 fadd_32ns_32ns_32_4_full_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U33 sel_tmp55_fu_7684_p2 empty_118_fu_7688_p3 sel_tmp57_fu_7695_p2 sel_tmp58_fu_7700_p2 empty_119_fu_7705_p3 add_ln76_11_fu_4822_p2 mul_64ns_66ns_129_1_1_U43 sparsemux_41_5_32_1_1_U58 fadd_32ns_32ns_32_4_full_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U35 sel_tmp60_fu_7712_p2 empty_122_fu_7716_p3 sel_tmp62_fu_7723_p2 sel_tmp63_fu_7728_p2 empty_123_fu_7733_p3 add_ln76_12_fu_4836_p2 mul_64ns_66ns_129_1_1_U44 sparsemux_41_5_32_1_1_U59 fadd_32ns_32ns_32_4_full_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U37 sel_tmp65_fu_7740_p2 empty_126_fu_7744_p3 sel_tmp67_fu_7751_p2 sel_tmp68_fu_7756_p2 empty_127_fu_7761_p3 add_ln76_13_fu_5172_p2 mul_64ns_66ns_129_1_1_U38 sparsemux_41_5_32_1_1_U60 fadd_32ns_32ns_32_4_full_dsp_1_U25 sel_tmp70_fu_7838_p2 empty_130_fu_7842_p3 sel_tmp72_fu_7849_p2 sel_tmp73_fu_7854_p2 empty_131_fu_7859_p3 add_ln76_14_fu_5210_p2 mul_64ns_66ns_129_1_1_U39 sparsemux_41_5_32_1_1_U61 fadd_32ns_32ns_32_4_full_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U27 sel_tmp75_fu_7866_p2 empty_134_fu_7870_p3 sel_tmp77_fu_7877_p2 sel_tmp78_fu_7882_p2 empty_135_fu_7887_p3 add_ln76_15_fu_5248_p2 mul_64ns_66ns_129_1_1_U40 sparsemux_41_5_32_1_1_U62 fadd_32ns_32ns_32_4_full_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U29 sel_tmp80_fu_7894_p2 empty_138_fu_7898_p3 sel_tmp82_fu_7905_p2 sel_tmp83_fu_7910_p2 empty_139_fu_7915_p3 add_ln76_16_fu_5286_p2 mul_64ns_66ns_129_1_1_U41 sparsemux_41_5_32_1_1_U63 fadd_32ns_32ns_32_4_full_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U31 sel_tmp85_fu_7922_p2 empty_142_fu_7926_p3 sel_tmp87_fu_7933_p2 sel_tmp88_fu_7938_p2 empty_143_fu_7943_p3 add_ln76_17_fu_5324_p2 mul_64ns_66ns_129_1_1_U42 sparsemux_41_5_32_1_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U33 sel_tmp90_fu_7950_p2 empty_146_fu_7954_p3 sel_tmp92_fu_7961_p2 sel_tmp93_fu_7966_p2 empty_147_fu_7971_p3 add_ln76_18_fu_5362_p2 mul_64ns_66ns_129_1_1_U43 sparsemux_41_5_32_1_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U35 sel_tmp95_fu_7978_p2 empty_150_fu_7982_p3 sel_tmp97_fu_7989_p2 sel_tmp98_fu_7994_p2 empty_151_fu_7999_p3"
        }
      ]
    },
    "Info": {
      "fitness_kernel_Pipeline_copy_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fitness_kernel_Pipeline_vec_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fitness_kernel": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fitness_kernel_Pipeline_copy_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "copy_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "189",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "323",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fitness_kernel_Pipeline_vec_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.313"
        },
        "Loops": [{
            "Name": "vec_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "76"
          }],
        "Area": {
          "DSP": "138",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "16117",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "18651",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fitness_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.313"
        },
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "143",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "8",
          "FF": "18911",
          "AVAIL_FF": "460800",
          "UTIL_FF": "4",
          "LUT": "25626",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-16 17:44:51 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
