{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 21:19:17 2011 " "Info: Processing started: Sat Feb 12 21:19:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dled -c dled --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dled -c dled --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "int_div:inst1\|clk_p_r register scan_led:inst2\|disp_dat\[1\] register scan_led:inst2\|dig_r\[0\] 17.645 ns " "Info: Slack time is 17.645 ns for clock \"int_div:inst1\|clk_p_r\" between source register \"scan_led:inst2\|disp_dat\[1\]\" and destination register \"scan_led:inst2\|dig_r\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "402.58 MHz " "Info: Fmax is restricted to 402.58 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.736 ns + Largest register register " "Info: + Largest register to register requirement is 19.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination int_div:inst1\|clk_p_r 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"int_div:inst1\|clk_p_r\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source int_div:inst1\|clk_p_r 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"int_div:inst1\|clk_p_r\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_div:inst1\|clk_p_r destination 2.611 ns + Shortest register " "Info: + Shortest clock path from clock \"int_div:inst1\|clk_p_r\" to destination register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_div:inst1\|clk_p_r 1 CLK LCFF_X2_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 1; CLK Node = 'int_div:inst1\|clk_p_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_div:inst1|clk_p_r } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 1.113 ns int_div:inst1\|clk_p_r~clkctrl 2 COMB CLKCTRL_G0 12 " "Info: 2: + IC(1.113 ns) + CELL(0.000 ns) = 1.113 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'int_div:inst1\|clk_p_r~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.611 ns scan_led:inst2\|dig_r\[0\] 3 REG LCFF_X7_Y10_N7 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X7_Y10_N7; Fanout = 1; REG Node = 'scan_led:inst2\|dig_r\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { int_div:inst1|clk_p_r~clkctrl scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 25.51 % ) " "Info: Total cell delay = 0.666 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 74.49 % ) " "Info: Total interconnect delay = 1.945 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|dig_r[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_div:inst1\|clk_p_r source 2.611 ns - Longest register " "Info: - Longest clock path from clock \"int_div:inst1\|clk_p_r\" to source register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_div:inst1\|clk_p_r 1 CLK LCFF_X2_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 1; CLK Node = 'int_div:inst1\|clk_p_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_div:inst1|clk_p_r } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 1.113 ns int_div:inst1\|clk_p_r~clkctrl 2 COMB CLKCTRL_G0 12 " "Info: 2: + IC(1.113 ns) + CELL(0.000 ns) = 1.113 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'int_div:inst1\|clk_p_r~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.611 ns scan_led:inst2\|disp_dat\[1\] 3 REG LCFF_X7_Y10_N11 17 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X7_Y10_N11; Fanout = 17; REG Node = 'scan_led:inst2\|disp_dat\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[1] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 25.51 % ) " "Info: Total cell delay = 0.666 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 74.49 % ) " "Info: Total interconnect delay = 1.945 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[1] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|dig_r[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[1] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|dig_r[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[1] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.091 ns - Longest register register " "Info: - Longest register to register delay is 2.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan_led:inst2\|disp_dat\[1\] 1 REG LCFF_X7_Y10_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N11; Fanout = 17; REG Node = 'scan_led:inst2\|disp_dat\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led:inst2|disp_dat[1] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.650 ns) 1.205 ns scan_led:inst2\|Decoder0~7 2 COMB LCCOMB_X7_Y10_N14 2 " "Info: 2: + IC(0.555 ns) + CELL(0.650 ns) = 1.205 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 2; COMB Node = 'scan_led:inst2\|Decoder0~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { scan_led:inst2|disp_dat[1] scan_led:inst2|Decoder0~7 } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.202 ns) 1.983 ns scan_led:inst2\|dig_r\[0\]~7 3 COMB LCCOMB_X7_Y10_N6 1 " "Info: 3: + IC(0.576 ns) + CELL(0.202 ns) = 1.983 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'scan_led:inst2\|dig_r\[0\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { scan_led:inst2|Decoder0~7 scan_led:inst2|dig_r[0]~7 } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.091 ns scan_led:inst2\|dig_r\[0\] 4 REG LCFF_X7_Y10_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.091 ns; Loc. = LCFF_X7_Y10_N7; Fanout = 1; REG Node = 'scan_led:inst2\|dig_r\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { scan_led:inst2|dig_r[0]~7 scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 45.91 % ) " "Info: Total cell delay = 0.960 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 54.09 % ) " "Info: Total interconnect delay = 1.131 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { scan_led:inst2|disp_dat[1] scan_led:inst2|Decoder0~7 scan_led:inst2|dig_r[0]~7 scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.091 ns" { scan_led:inst2|disp_dat[1] {} scan_led:inst2|Decoder0~7 {} scan_led:inst2|dig_r[0]~7 {} scan_led:inst2|dig_r[0] {} } { 0.000ns 0.555ns 0.576ns 0.000ns } { 0.000ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|dig_r[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[1] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { scan_led:inst2|disp_dat[1] scan_led:inst2|Decoder0~7 scan_led:inst2|dig_r[0]~7 scan_led:inst2|dig_r[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.091 ns" { scan_led:inst2|disp_dat[1] {} scan_led:inst2|Decoder0~7 {} scan_led:inst2|dig_r[0]~7 {} scan_led:inst2|dig_r[0] {} } { 0.000ns 0.555ns 0.576ns 0.000ns } { 0.000ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register int_div:inst1\|count_p\[2\] register int_div:inst1\|count_p\[1\] 14.2 ns " "Info: Slack time is 14.2 ns for clock \"clock\" between source register \"int_div:inst1\|count_p\[2\]\" and destination register \"int_div:inst1\|count_p\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "172.41 MHz 5.8 ns " "Info: Fmax is 172.41 MHz (period= 5.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.736 ns + Largest register register " "Info: + Largest register to register requirement is 19.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.761 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns int_div:inst1\|count_p\[1\] 3 REG LCFF_X3_Y6_N3 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X3_Y6_N3; Fanout = 3; REG Node = 'int_div:inst1\|count_p\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock~clkctrl int_div:inst1|count_p[1] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[1] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.761 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns int_div:inst1\|count_p\[2\] 3 REG LCFF_X3_Y6_N5 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 3; REG Node = 'int_div:inst1\|count_p\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock~clkctrl int_div:inst1|count_p[2] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[1] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[1] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.536 ns - Longest register register " "Info: - Longest register to register delay is 5.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_div:inst1\|count_p\[2\] 1 REG LCFF_X3_Y6_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 3; REG Node = 'int_div:inst1\|count_p\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_div:inst1|count_p[2] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.624 ns) 1.681 ns int_div:inst1\|LessThan1~0 2 COMB LCCOMB_X2_Y6_N22 2 " "Info: 2: + IC(1.057 ns) + CELL(0.624 ns) = 1.681 ns; Loc. = LCCOMB_X2_Y6_N22; Fanout = 2; COMB Node = 'int_div:inst1\|LessThan1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { int_div:inst1|count_p[2] int_div:inst1|LessThan1~0 } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.202 ns) 2.254 ns int_div:inst1\|LessThan0~6 3 COMB LCCOMB_X2_Y6_N2 1 " "Info: 3: + IC(0.371 ns) + CELL(0.202 ns) = 2.254 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 1; COMB Node = 'int_div:inst1\|LessThan0~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { int_div:inst1|LessThan1~0 int_div:inst1|LessThan0~6 } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.616 ns) 3.242 ns int_div:inst1\|LessThan0~2 4 COMB LCCOMB_X2_Y6_N10 2 " "Info: 4: + IC(0.372 ns) + CELL(0.616 ns) = 3.242 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 2; COMB Node = 'int_div:inst1\|LessThan0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { int_div:inst1|LessThan0~6 int_div:inst1|LessThan0~2 } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.614 ns) 4.261 ns int_div:inst1\|LessThan0~5 5 COMB LCCOMB_X2_Y6_N26 16 " "Info: 5: + IC(0.405 ns) + CELL(0.614 ns) = 4.261 ns; Loc. = LCCOMB_X2_Y6_N26; Fanout = 16; COMB Node = 'int_div:inst1\|LessThan0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { int_div:inst1|LessThan0~2 int_div:inst1|LessThan0~5 } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.660 ns) 5.536 ns int_div:inst1\|count_p\[1\] 6 REG LCFF_X3_Y6_N3 3 " "Info: 6: + IC(0.615 ns) + CELL(0.660 ns) = 5.536 ns; Loc. = LCFF_X3_Y6_N3; Fanout = 3; REG Node = 'int_div:inst1\|count_p\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { int_div:inst1|LessThan0~5 int_div:inst1|count_p[1] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 49.06 % ) " "Info: Total cell delay = 2.716 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.820 ns ( 50.94 % ) " "Info: Total interconnect delay = 2.820 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { int_div:inst1|count_p[2] int_div:inst1|LessThan1~0 int_div:inst1|LessThan0~6 int_div:inst1|LessThan0~2 int_div:inst1|LessThan0~5 int_div:inst1|count_p[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.536 ns" { int_div:inst1|count_p[2] {} int_div:inst1|LessThan1~0 {} int_div:inst1|LessThan0~6 {} int_div:inst1|LessThan0~2 {} int_div:inst1|LessThan0~5 {} int_div:inst1|count_p[1] {} } { 0.000ns 1.057ns 0.371ns 0.372ns 0.405ns 0.615ns } { 0.000ns 0.624ns 0.202ns 0.616ns 0.614ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[1] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { int_div:inst1|count_p[2] int_div:inst1|LessThan1~0 int_div:inst1|LessThan0~6 int_div:inst1|LessThan0~2 int_div:inst1|LessThan0~5 int_div:inst1|count_p[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.536 ns" { int_div:inst1|count_p[2] {} int_div:inst1|LessThan1~0 {} int_div:inst1|LessThan0~6 {} int_div:inst1|LessThan0~2 {} int_div:inst1|LessThan0~5 {} int_div:inst1|count_p[1] {} } { 0.000ns 1.057ns 0.371ns 0.372ns 0.405ns 0.615ns } { 0.000ns 0.624ns 0.202ns 0.616ns 0.614ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "int_div:inst1\|clk_p_r register scan_led:inst2\|disp_dat\[0\] register scan_led:inst2\|disp_dat\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"int_div:inst1\|clk_p_r\" between source register \"scan_led:inst2\|disp_dat\[0\]\" and destination register \"scan_led:inst2\|disp_dat\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan_led:inst2\|disp_dat\[0\] 1 REG LCFF_X7_Y10_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N25; Fanout = 18; REG Node = 'scan_led:inst2\|disp_dat\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns scan_led:inst2\|disp_dat\[0\]~0 2 COMB LCCOMB_X7_Y10_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 1; COMB Node = 'scan_led:inst2\|disp_dat\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { scan_led:inst2|disp_dat[0] scan_led:inst2|disp_dat[0]~0 } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns scan_led:inst2\|disp_dat\[0\] 3 REG LCFF_X7_Y10_N25 18 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X7_Y10_N25; Fanout = 18; REG Node = 'scan_led:inst2\|disp_dat\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { scan_led:inst2|disp_dat[0]~0 scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { scan_led:inst2|disp_dat[0] scan_led:inst2|disp_dat[0]~0 scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { scan_led:inst2|disp_dat[0] {} scan_led:inst2|disp_dat[0]~0 {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination int_div:inst1\|clk_p_r 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"int_div:inst1\|clk_p_r\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source int_div:inst1\|clk_p_r 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"int_div:inst1\|clk_p_r\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_div:inst1\|clk_p_r destination 2.611 ns + Longest register " "Info: + Longest clock path from clock \"int_div:inst1\|clk_p_r\" to destination register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_div:inst1\|clk_p_r 1 CLK LCFF_X2_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 1; CLK Node = 'int_div:inst1\|clk_p_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_div:inst1|clk_p_r } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 1.113 ns int_div:inst1\|clk_p_r~clkctrl 2 COMB CLKCTRL_G0 12 " "Info: 2: + IC(1.113 ns) + CELL(0.000 ns) = 1.113 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'int_div:inst1\|clk_p_r~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.611 ns scan_led:inst2\|disp_dat\[0\] 3 REG LCFF_X7_Y10_N25 18 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X7_Y10_N25; Fanout = 18; REG Node = 'scan_led:inst2\|disp_dat\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 25.51 % ) " "Info: Total cell delay = 0.666 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 74.49 % ) " "Info: Total interconnect delay = 1.945 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_div:inst1\|clk_p_r source 2.611 ns - Shortest register " "Info: - Shortest clock path from clock \"int_div:inst1\|clk_p_r\" to source register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_div:inst1\|clk_p_r 1 CLK LCFF_X2_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 1; CLK Node = 'int_div:inst1\|clk_p_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_div:inst1|clk_p_r } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 1.113 ns int_div:inst1\|clk_p_r~clkctrl 2 COMB CLKCTRL_G0 12 " "Info: 2: + IC(1.113 ns) + CELL(0.000 ns) = 1.113 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'int_div:inst1\|clk_p_r~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.611 ns scan_led:inst2\|disp_dat\[0\] 3 REG LCFF_X7_Y10_N25 18 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X7_Y10_N25; Fanout = 18; REG Node = 'scan_led:inst2\|disp_dat\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 25.51 % ) " "Info: Total cell delay = 0.666 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 74.49 % ) " "Info: Total interconnect delay = 1.945 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { scan_led:inst2|disp_dat[0] scan_led:inst2|disp_dat[0]~0 scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { scan_led:inst2|disp_dat[0] {} scan_led:inst2|disp_dat[0]~0 {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[0] {} } { 0.000ns 1.113ns 0.832ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register int_div:inst1\|count_p\[15\] register int_div:inst1\|count_p\[15\] 753 ps " "Info: Minimum slack time is 753 ps for clock \"clock\" between source register \"int_div:inst1\|count_p\[15\]\" and destination register \"int_div:inst1\|count_p\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns + Shortest register register " "Info: + Shortest register to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_div:inst1\|count_p\[15\] 1 REG LCFF_X3_Y6_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 4; REG Node = 'int_div:inst1\|count_p\[15\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_div:inst1|count_p[15] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns int_div:inst1\|count_p\[15\]~46 2 COMB LCCOMB_X3_Y6_N30 1 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 1; COMB Node = 'int_div:inst1\|count_p\[15\]~46'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { int_div:inst1|count_p[15] int_div:inst1|count_p[15]~46 } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.755 ns int_div:inst1\|count_p\[15\] 3 REG LCFF_X3_Y6_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.755 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 4; REG Node = 'int_div:inst1\|count_p\[15\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { int_div:inst1|count_p[15]~46 int_div:inst1|count_p[15] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.59 % ) " "Info: Total cell delay = 0.314 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 58.41 % ) " "Info: Total interconnect delay = 0.441 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { int_div:inst1|count_p[15] int_div:inst1|count_p[15]~46 int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { int_div:inst1|count_p[15] {} int_div:inst1|count_p[15]~46 {} int_div:inst1|count_p[15] {} } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.761 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns int_div:inst1\|count_p\[15\] 3 REG LCFF_X3_Y6_N31 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 4; REG Node = 'int_div:inst1\|count_p\[15\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[15] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.761 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns int_div:inst1\|count_p\[15\] 3 REG LCFF_X3_Y6_N31 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 4; REG Node = 'int_div:inst1\|count_p\[15\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[15] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[15] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[15] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { int_div:inst1|count_p[15] int_div:inst1|count_p[15]~46 int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { int_div:inst1|count_p[15] {} int_div:inst1|count_p[15]~46 {} int_div:inst1|count_p[15] {} } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clock clock~clkctrl int_div:inst1|count_p[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|count_p[15] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock seg\[1\] scan_led:inst2\|disp_dat\[2\] 15.195 ns register " "Info: tco from clock \"clock\" to destination pin \"seg\[1\]\" through register \"scan_led:inst2\|disp_dat\[2\]\" is 15.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.676 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns int_div:inst1\|clk_p_r 3 CLK LCFF_X2_Y6_N9 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 1; CLK Node = 'int_div:inst1\|clk_p_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clock~clkctrl int_div:inst1|clk_p_r } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 4.178 ns int_div:inst1\|clk_p_r~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 4.178 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'int_div:inst1\|clk_p_r~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl } "NODE_NAME" } } { "int_div.v" "" { Text "D:/fpgatest/wx/dled/int_div.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.676 ns scan_led:inst2\|disp_dat\[2\] 5 REG LCFF_X7_Y10_N29 16 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 5.676 ns; Loc. = LCFF_X7_Y10_N29; Fanout = 16; REG Node = 'scan_led:inst2\|disp_dat\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[2] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 48.91 % ) " "Info: Total cell delay = 2.776 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 51.09 % ) " "Info: Total interconnect delay = 2.900 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { clock clock~clkctrl int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns 1.113ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.215 ns + Longest register pin " "Info: + Longest register to pin delay is 9.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan_led:inst2\|disp_dat\[2\] 1 REG LCFF_X7_Y10_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N29; Fanout = 16; REG Node = 'scan_led:inst2\|disp_dat\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led:inst2|disp_dat[2] } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.624 ns) 3.022 ns scan_led:inst2\|WideOr5~0 2 COMB LCCOMB_X12_Y4_N18 1 " "Info: 2: + IC(2.398 ns) + CELL(0.624 ns) = 3.022 ns; Loc. = LCCOMB_X12_Y4_N18; Fanout = 1; COMB Node = 'scan_led:inst2\|WideOr5~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { scan_led:inst2|disp_dat[2] scan_led:inst2|WideOr5~0 } "NODE_NAME" } } { "scan_led.v" "" { Text "D:/fpgatest/wx/dled/scan_led.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(3.286 ns) 9.215 ns seg\[1\] 3 PIN PIN_165 0 " "Info: 3: + IC(2.907 ns) + CELL(3.286 ns) = 9.215 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { scan_led:inst2|WideOr5~0 seg[1] } "NODE_NAME" } } { "dled.bdf" "" { Schematic "D:/fpgatest/wx/dled/dled.bdf" { { 136 432 608 152 "seg\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.910 ns ( 42.43 % ) " "Info: Total cell delay = 3.910 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.305 ns ( 57.57 % ) " "Info: Total interconnect delay = 5.305 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.215 ns" { scan_led:inst2|disp_dat[2] scan_led:inst2|WideOr5~0 seg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.215 ns" { scan_led:inst2|disp_dat[2] {} scan_led:inst2|WideOr5~0 {} seg[1] {} } { 0.000ns 2.398ns 2.907ns } { 0.000ns 0.624ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { clock clock~clkctrl int_div:inst1|clk_p_r int_div:inst1|clk_p_r~clkctrl scan_led:inst2|disp_dat[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { clock {} clock~combout {} clock~clkctrl {} int_div:inst1|clk_p_r {} int_div:inst1|clk_p_r~clkctrl {} scan_led:inst2|disp_dat[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns 1.113ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.215 ns" { scan_led:inst2|disp_dat[2] scan_led:inst2|WideOr5~0 seg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.215 ns" { scan_led:inst2|disp_dat[2] {} scan_led:inst2|WideOr5~0 {} seg[1] {} } { 0.000ns 2.398ns 2.907ns } { 0.000ns 0.624ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 21:19:18 2011 " "Info: Processing ended: Sat Feb 12 21:19:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
