#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14ddb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ddcf0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x14d3e00 .functor NOT 1, L_0x15102a0, C4<0>, C4<0>, C4<0>;
L_0x1510030 .functor XOR 1, L_0x150fef0, L_0x150ff90, C4<0>, C4<0>;
L_0x1510190 .functor XOR 1, L_0x1510030, L_0x15100f0, C4<0>, C4<0>;
v0x150cad0_0 .net *"_ivl_10", 0 0, L_0x15100f0;  1 drivers
v0x150cbd0_0 .net *"_ivl_12", 0 0, L_0x1510190;  1 drivers
v0x150ccb0_0 .net *"_ivl_2", 0 0, L_0x150fe50;  1 drivers
v0x150cd70_0 .net *"_ivl_4", 0 0, L_0x150fef0;  1 drivers
v0x150ce50_0 .net *"_ivl_6", 0 0, L_0x150ff90;  1 drivers
v0x150cf80_0 .net *"_ivl_8", 0 0, L_0x1510030;  1 drivers
v0x150d060_0 .net "a", 0 0, v0x150aa20_0;  1 drivers
v0x150d100_0 .net "b", 0 0, v0x150aac0_0;  1 drivers
v0x150d1a0_0 .net "c", 0 0, v0x150ab60_0;  1 drivers
v0x150d240_0 .var "clk", 0 0;
v0x150d2e0_0 .net "d", 0 0, v0x150acd0_0;  1 drivers
v0x150d380_0 .net "out_dut", 0 0, L_0x150fcf0;  1 drivers
v0x150d420_0 .net "out_ref", 0 0, L_0x150e3f0;  1 drivers
v0x150d4c0_0 .var/2u "stats1", 159 0;
v0x150d560_0 .var/2u "strobe", 0 0;
v0x150d600_0 .net "tb_match", 0 0, L_0x15102a0;  1 drivers
v0x150d6c0_0 .net "tb_mismatch", 0 0, L_0x14d3e00;  1 drivers
v0x150d890_0 .net "wavedrom_enable", 0 0, v0x150adc0_0;  1 drivers
v0x150d930_0 .net "wavedrom_title", 511 0, v0x150ae60_0;  1 drivers
L_0x150fe50 .concat [ 1 0 0 0], L_0x150e3f0;
L_0x150fef0 .concat [ 1 0 0 0], L_0x150e3f0;
L_0x150ff90 .concat [ 1 0 0 0], L_0x150fcf0;
L_0x15100f0 .concat [ 1 0 0 0], L_0x150e3f0;
L_0x15102a0 .cmp/eeq 1, L_0x150fe50, L_0x1510190;
S_0x14dde80 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x14ddcf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14de600 .functor NOT 1, v0x150ab60_0, C4<0>, C4<0>, C4<0>;
L_0x14e77f0 .functor NOT 1, v0x150aac0_0, C4<0>, C4<0>, C4<0>;
L_0x150db40 .functor AND 1, L_0x14de600, L_0x14e77f0, C4<1>, C4<1>;
L_0x150dbe0 .functor NOT 1, v0x150acd0_0, C4<0>, C4<0>, C4<0>;
L_0x150dd10 .functor NOT 1, v0x150aa20_0, C4<0>, C4<0>, C4<0>;
L_0x150de10 .functor AND 1, L_0x150dbe0, L_0x150dd10, C4<1>, C4<1>;
L_0x150def0 .functor OR 1, L_0x150db40, L_0x150de10, C4<0>, C4<0>;
L_0x150dfb0 .functor AND 1, v0x150aa20_0, v0x150ab60_0, C4<1>, C4<1>;
L_0x150e070 .functor AND 1, L_0x150dfb0, v0x150acd0_0, C4<1>, C4<1>;
L_0x150e130 .functor OR 1, L_0x150def0, L_0x150e070, C4<0>, C4<0>;
L_0x150e2a0 .functor AND 1, v0x150aac0_0, v0x150ab60_0, C4<1>, C4<1>;
L_0x150e310 .functor AND 1, L_0x150e2a0, v0x150acd0_0, C4<1>, C4<1>;
L_0x150e3f0 .functor OR 1, L_0x150e130, L_0x150e310, C4<0>, C4<0>;
v0x14d4070_0 .net *"_ivl_0", 0 0, L_0x14de600;  1 drivers
v0x14d4110_0 .net *"_ivl_10", 0 0, L_0x150de10;  1 drivers
v0x1509210_0 .net *"_ivl_12", 0 0, L_0x150def0;  1 drivers
v0x15092d0_0 .net *"_ivl_14", 0 0, L_0x150dfb0;  1 drivers
v0x15093b0_0 .net *"_ivl_16", 0 0, L_0x150e070;  1 drivers
v0x15094e0_0 .net *"_ivl_18", 0 0, L_0x150e130;  1 drivers
v0x15095c0_0 .net *"_ivl_2", 0 0, L_0x14e77f0;  1 drivers
v0x15096a0_0 .net *"_ivl_20", 0 0, L_0x150e2a0;  1 drivers
v0x1509780_0 .net *"_ivl_22", 0 0, L_0x150e310;  1 drivers
v0x1509860_0 .net *"_ivl_4", 0 0, L_0x150db40;  1 drivers
v0x1509940_0 .net *"_ivl_6", 0 0, L_0x150dbe0;  1 drivers
v0x1509a20_0 .net *"_ivl_8", 0 0, L_0x150dd10;  1 drivers
v0x1509b00_0 .net "a", 0 0, v0x150aa20_0;  alias, 1 drivers
v0x1509bc0_0 .net "b", 0 0, v0x150aac0_0;  alias, 1 drivers
v0x1509c80_0 .net "c", 0 0, v0x150ab60_0;  alias, 1 drivers
v0x1509d40_0 .net "d", 0 0, v0x150acd0_0;  alias, 1 drivers
v0x1509e00_0 .net "out", 0 0, L_0x150e3f0;  alias, 1 drivers
S_0x1509f60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x14ddcf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x150aa20_0 .var "a", 0 0;
v0x150aac0_0 .var "b", 0 0;
v0x150ab60_0 .var "c", 0 0;
v0x150ac30_0 .net "clk", 0 0, v0x150d240_0;  1 drivers
v0x150acd0_0 .var "d", 0 0;
v0x150adc0_0 .var "wavedrom_enable", 0 0;
v0x150ae60_0 .var "wavedrom_title", 511 0;
S_0x150a200 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1509f60;
 .timescale -12 -12;
v0x150a460_0 .var/2s "count", 31 0;
E_0x14d8990/0 .event negedge, v0x150ac30_0;
E_0x14d8990/1 .event posedge, v0x150ac30_0;
E_0x14d8990 .event/or E_0x14d8990/0, E_0x14d8990/1;
E_0x14d8be0 .event negedge, v0x150ac30_0;
E_0x14c09f0 .event posedge, v0x150ac30_0;
S_0x150a560 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1509f60;
 .timescale -12 -12;
v0x150a760_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x150a840 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1509f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x150afc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x14ddcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x150e550 .functor AND 1, v0x150aa20_0, v0x150aac0_0, C4<1>, C4<1>;
L_0x150e5c0 .functor OR 1, L_0x150e630, L_0x150e720, L_0x150e810, C4<0>;
L_0x150e900 .functor AND 1, L_0x150ea80, v0x150aac0_0, C4<1>, C4<1>;
L_0x150ecb0 .functor AND 1, v0x150aa20_0, L_0x150ed50, C4<1>, C4<1>;
L_0x150ee40 .functor AND 1, L_0x150eee0, v0x150acd0_0, C4<1>, C4<1>;
L_0x150f120 .functor AND 1, L_0x150f200, L_0x150f2f0, C4<1>, C4<1>;
L_0x150f540 .functor AND 1, v0x150ab60_0, v0x150acd0_0, C4<1>, C4<1>;
L_0x150f5b0 .functor AND 1, v0x150ab60_0, L_0x150f670, C4<1>, C4<1>;
L_0x150f760 .functor OR 1, L_0x150e550, L_0x150e5c0, L_0x150e900, C4<0>;
L_0x150f8f0 .functor OR 1, L_0x150ecb0, L_0x150ee40, L_0x150f120, C4<0>;
L_0x150fab0 .functor OR 1, L_0x150e5c0, L_0x150f540, L_0x150f5b0, C4<0>;
L_0x150fb70 .functor OR 1, L_0x150fab0, L_0x150f8f0, C4<0>, C4<0>;
L_0x150fcf0 .functor AND 1, L_0x150f760, L_0x150fb70, C4<1>, C4<1>;
v0x150b2b0_0 .net *"_ivl_1", 0 0, L_0x150e630;  1 drivers
v0x150b370_0 .net *"_ivl_11", 0 0, L_0x150eee0;  1 drivers
v0x150b430_0 .net *"_ivl_13", 0 0, L_0x150f200;  1 drivers
v0x150b500_0 .net *"_ivl_15", 0 0, L_0x150f2f0;  1 drivers
v0x150b5c0_0 .net *"_ivl_17", 0 0, L_0x150f670;  1 drivers
v0x150b6d0_0 .net *"_ivl_3", 0 0, L_0x150e720;  1 drivers
v0x150b790_0 .net *"_ivl_5", 0 0, L_0x150e810;  1 drivers
v0x150b850_0 .net *"_ivl_7", 0 0, L_0x150ea80;  1 drivers
v0x150b910_0 .net *"_ivl_9", 0 0, L_0x150ed50;  1 drivers
v0x150b9d0_0 .net "a", 0 0, v0x150aa20_0;  alias, 1 drivers
v0x150ba70_0 .net "b", 0 0, v0x150aac0_0;  alias, 1 drivers
v0x150bb60_0 .net "c", 0 0, v0x150ab60_0;  alias, 1 drivers
v0x150bc50_0 .net "d", 0 0, v0x150acd0_0;  alias, 1 drivers
v0x150bd40_0 .net "out", 0 0, L_0x150fcf0;  alias, 1 drivers
v0x150be00_0 .net "w1", 0 0, L_0x150e550;  1 drivers
v0x150bec0_0 .net "w10", 0 0, L_0x150f8f0;  1 drivers
v0x150bf80_0 .net "w11", 0 0, L_0x150fab0;  1 drivers
v0x150c150_0 .net "w12", 0 0, L_0x150fb70;  1 drivers
v0x150c210_0 .net "w2", 0 0, L_0x150e5c0;  1 drivers
v0x150c2d0_0 .net "w3", 0 0, L_0x150e900;  1 drivers
v0x150c390_0 .net "w4", 0 0, L_0x150ecb0;  1 drivers
v0x150c450_0 .net "w5", 0 0, L_0x150ee40;  1 drivers
v0x150c510_0 .net "w6", 0 0, L_0x150f120;  1 drivers
v0x150c5d0_0 .net "w7", 0 0, L_0x150f540;  1 drivers
v0x150c690_0 .net "w8", 0 0, L_0x150f5b0;  1 drivers
v0x150c750_0 .net "w9", 0 0, L_0x150f760;  1 drivers
L_0x150e630 .reduce/nor v0x150aa20_0;
L_0x150e720 .reduce/nor v0x150aac0_0;
L_0x150e810 .reduce/nor v0x150ab60_0;
L_0x150ea80 .reduce/nor v0x150aa20_0;
L_0x150ed50 .reduce/nor v0x150aac0_0;
L_0x150eee0 .reduce/nor v0x150ab60_0;
L_0x150f200 .reduce/nor v0x150ab60_0;
L_0x150f2f0 .reduce/nor v0x150acd0_0;
L_0x150f670 .reduce/nor v0x150acd0_0;
S_0x150c8b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x14ddcf0;
 .timescale -12 -12;
E_0x14d8730 .event anyedge, v0x150d560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x150d560_0;
    %nor/r;
    %assign/vec4 v0x150d560_0, 0;
    %wait E_0x14d8730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1509f60;
T_3 ;
    %fork t_1, S_0x150a200;
    %jmp t_0;
    .scope S_0x150a200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150a460_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x150acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x150ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x150aac0_0, 0;
    %assign/vec4 v0x150aa20_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c09f0;
    %load/vec4 v0x150a460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x150a460_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x150acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x150ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x150aac0_0, 0;
    %assign/vec4 v0x150aa20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14d8be0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x150a840;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14d8990;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x150aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x150aac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x150ab60_0, 0;
    %assign/vec4 v0x150acd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1509f60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x14ddcf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150d560_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14ddcf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x150d240_0;
    %inv;
    %store/vec4 v0x150d240_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14ddcf0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x150ac30_0, v0x150d6c0_0, v0x150d060_0, v0x150d100_0, v0x150d1a0_0, v0x150d2e0_0, v0x150d420_0, v0x150d380_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14ddcf0;
T_7 ;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14ddcf0;
T_8 ;
    %wait E_0x14d8990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x150d4c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150d4c0_0, 4, 32;
    %load/vec4 v0x150d600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150d4c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x150d4c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150d4c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x150d420_0;
    %load/vec4 v0x150d420_0;
    %load/vec4 v0x150d380_0;
    %xor;
    %load/vec4 v0x150d420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150d4c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x150d4c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150d4c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response41/top_module.sv";
