# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DataPath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/MDR2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/MDR2.v 
# -- Compiling module MDR2
# 
# Top level modules:
# 	MDR2
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v 
# -- Compiling module booth_mul_combinational
# 
# Top level modules:
# 	booth_mul_combinational
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_MUX.v 
# -- Compiling module Bus_MUX
# 
# Top level modules:
# 	Bus_MUX
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_Encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_Encoder.v 
# -- Compiling module Bus_Encoder
# 
# Top level modules:
# 	Bus_Encoder
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shra.v 
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shr.v 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shl.v 
# -- Compiling module shl
# 
# Top level modules:
# 	shl
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/ror.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/ror.v 
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/rol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/rol.v 
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# End time: 18:23:51 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/not_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/not_module.v 
# -- Compiling module not_module
# 
# Top level modules:
# 	not_module
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/neg.v 
# -- Compiling module neg
# 
# Top level modules:
# 	neg
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/and_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/and_or.v 
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v 
# -- Compiling module div_combinational
# 
# Top level modules:
# 	div_combinational
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_b_cell.v 
# -- Compiling module CLA_b_cell
# 
# Top level modules:
# 	CLA_b_cell
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v 
# -- Compiling module CLA_32bit_adder
# 
# Top level modules:
# 	CLA_32bit_adder
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v 
# -- Compiling module CLA_16bit_adder
# 
# Top level modules:
# 	CLA_16bit_adder
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v 
# -- Compiling module CLA_4bit_adder
# 
# Top level modules:
# 	CLA_4bit_adder
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/add_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system {C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on Feb 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system" C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v 
# -- Compiling module tb_phase1
# ** Warning: C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v(154): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_phase1
# End time: 18:23:52 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_phase1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_phase1 
# Start time: 18:23:52 on Feb 14,2024
# Loading work.tb_phase1
# Loading work.DataPath
# Loading work.register
# Loading work.MDR2
# Loading work.Bus_MUX
# Loading work.Bus_Encoder
# Loading work.ALU
# Loading work.and_or
# Loading work.neg
# Loading work.not_module
# Loading work.rol
# Loading work.ror
# Loading work.shl
# Loading work.shra
# Loading work.shr
# Loading work.add_sub
# Loading work.CLA_32bit_adder
# Loading work.CLA_16bit_adder
# Loading work.CLA_4bit_adder
# Loading work.CLA_b_cell
# Loading work.booth_mul_combinational
# Loading work.div_combinational
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module tb_phase1 at C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v line 76
# End time: 18:26:35 on Feb 14,2024, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
