Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 22:13:19 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/dec_MIMD_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                   |
+---------------------------+-----------------------------------------------------------------------------+
| Requirement               | 10.000                                                                      |
| Path Delay                | 6.979                                                                       |
| Logic Delay               | 1.433(21%)                                                                  |
| Net Delay                 | 5.546(79%)                                                                  |
| Clock Skew                | -0.049                                                                      |
| Slack                     | 2.768                                                                       |
| Clock Uncertainty         | 0.035                                                                       |
| Clock Relationship        | Safely Timed                                                                |
| Clock Delay Group         | Same Clock                                                                  |
| Logic Levels              | 6                                                                           |
| Routes                    | NA                                                                          |
| Logical Path              | FDRE/C-(1)-LUT5-(1)-LUT6-(5)-LUT6-(5)-LUT4-(100)-LUT6-(70)-LUT6-(5)-FDRE/CE |
| Start Point Clock         | ap_clk                                                                      |
| End Point Clock           | ap_clk                                                                      |
| DSP Block                 | None                                                                        |
| RAM Registers             | None-None                                                                   |
| IO Crossings              | 0                                                                           |
| Config Crossings          | 0                                                                           |
| SLR Crossings             | 0                                                                           |
| PBlocks                   | 0                                                                           |
| High Fanout               | 100                                                                         |
| Dont Touch                | 0                                                                           |
| Mark Debug                | 0                                                                           |
| Start Point Pin Primitive | FDRE/C                                                                      |
| End Point Pin Primitive   | FDRE/CE                                                                     |
| Start Point Pin           | selec_assign_fu_98_reg[8]/C                                                 |
| End Point Pin             | fifo_depth_gt1_gen.empty_n_reg/CE                                           |
+---------------------------+-----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+---+---+---+----+
| End Point Clock | Requirement |  4 |  5  |  6  | 7 | 8 | 9 | 10 |
+-----------------+-------------+----+-----+-----+---+---+---+----+
| ap_clk          | 10.000ns    | 16 | 681 | 246 | 8 | 8 | 7 | 34 |
+-----------------+-------------+----+-----+-----+---+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


