module collector_v3 (
  input finished_0,
  input finished_1,
  input finished_2,
  input finished_3,
  output reg all_finished
);
  reg l0;
  reg l1;
  initial begin
    l0 = 0;
    l1 = 0;
  end
  assign all_finished = (!l0) & ((!(((finished_3) & (finished_2)) & ((finished_0) & (finished_1)))) & (!l1));
  always @(posedge $global_clock) begin
    l0 <= (!((!l0) & (!((!(((finished_3) & (finished_2)) & ((finished_0) & (finished_1)))) & (!l1))))) & (!l1);
    l1 <= (!l0) & (!((!(((finished_3) & (finished_2)) & ((finished_0) & (finished_1)))) & (!l1)));
  end
endmodule