# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	9.543    */-0.277        */0.257         alu/\alu_out_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	9.541    */1.694         */0.259         alu/\alu_out_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	9.378    */2.005         */0.422         alu/\alu_out_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	9.377    */2.185         */0.423         alu/\alu_out_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	9.378    */2.627         */0.422         alu/\alu_out_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	9.539    */2.965         */0.261         alu/\alu_out_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	9.378    */2.975         */0.422         alu/\alu_out_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	9.376    */3.306         */0.424         alu/\alu_out_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	9.378    */3.475         */0.422         alu/\alu_out_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	9.363    */3.625         */0.437         alu/\alu_out_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	9.377    */3.783         */0.423         alu/\alu_out_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	9.366    */3.900         */0.434         alu/\alu_out_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	9.367    */3.973         */0.433         alu/\alu_out_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	9.369    */4.468         */0.431         alu/\alu_out_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	9.369    */5.044         */0.431         alu/\alu_out_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	9.370    */5.392         */0.430         alu/\alu_out_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.345    */5.986         */0.455         register_file/\reg_file_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.347    */5.990         */0.453         register_file/\reg_file_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.021         */0.429         register_file/\reg_file_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.024         */0.426         register_file/\reg_file_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.026         */0.424         register_file/\reg_file_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.027         */0.425         register_file/\reg_file_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.030         */0.426         register_file/\reg_file_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.031         */0.426         register_file/\reg_file_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.032         */0.425         register_file/\reg_file_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.032         */0.424         register_file/\reg_file_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.033         */0.425         register_file/\reg_file_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.035         */0.425         register_file/\reg_file_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.035         */0.425         register_file/\reg_file_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.036         */0.424         register_file/\reg_file_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.036         */0.424         register_file/\reg_file_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.037         */0.422         register_file/\reg_file_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.037         */0.422         register_file/\reg_file_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.037         */0.423         register_file/\reg_file_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.039         */0.421         register_file/\reg_file_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.042         */0.423         register_file/\reg_file_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.043         */0.422         register_file/\reg_file_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.045         */0.425         register_file/\reg_file_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.046         */0.420         register_file/\reg_file_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.046         */0.427         register_file/\reg_file_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.047         */0.424         register_file/\reg_file_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.049         */0.422         register_file/\reg_file_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.049         */0.423         register_file/\reg_file_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.050         */0.423         register_file/\reg_file_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.051         */0.421         register_file/\reg_file_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.051         */0.423         register_file/\reg_file_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.055         */0.427         register_file/\reg_file_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.056         */0.427         register_file/\reg_file_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.057         */0.429         register_file/\reg_file_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.057         */0.422         register_file/\reg_file_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.345    */6.057         */0.455         register_file/\reg_file_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.059         */0.423         register_file/\reg_file_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.059         */0.421         register_file/\reg_file_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.060         */0.422         register_file/\reg_file_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.061         */0.421         register_file/\reg_file_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.062         */0.425         register_file/\reg_file_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.433    */6.066         */0.367         register_file/\reg_file_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.423    6.067/*         0.377/*         register_file/\reg_file_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.067/*         0.377/*         register_file/\reg_file_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.067/*         0.377/*         register_file/\reg_file_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.067/*         0.377/*         register_file/\reg_file_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.067/*         0.377/*         register_file/\reg_file_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.068         */0.423         register_file/\reg_file_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.423    6.068/*         0.377/*         register_file/\reg_file_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.068/*         0.377/*         register_file/\reg_file_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.068/*         0.377/*         register_file/\reg_file_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.068/*         0.377/*         register_file/\reg_file_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.068/*         0.377/*         register_file/\reg_file_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.068/*         0.377/*         register_file/\reg_file_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.069/*         0.377/*         register_file/\reg_file_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.069/*         0.377/*         register_file/\reg_file_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.069/*         0.377/*         register_file/\reg_file_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.069/*         0.377/*         register_file/\reg_file_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.070/*         0.377/*         register_file/\reg_file_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.070/*         0.377/*         register_file/\reg_file_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.070/*         0.377/*         register_file/\reg_file_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.070/*         0.377/*         register_file/\reg_file_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.070/*         0.377/*         register_file/\reg_file_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.070         */0.425         register_file/\reg_file_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.423    6.071/*         0.377/*         register_file/\reg_file_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.071/*         0.377/*         register_file/\reg_file_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.071/*         0.377/*         register_file/\reg_file_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.071/*         0.377/*         register_file/\reg_file_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.075         */0.422         register_file/\reg_file_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.081         */0.421         register_file/\reg_file_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.091         */0.425         register_file/\reg_file_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.441    */6.091         */0.359         register_file/\reg_file_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.092         */0.423         register_file/\reg_file_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.095         */0.424         register_file/\reg_file_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.097         */0.423         register_file/\reg_file_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.098         */0.423         register_file/\reg_file_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.100         */0.422         register_file/\reg_file_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.104         */0.423         register_file/\reg_file_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.448    */6.105         */0.352         register_file/\reg_file_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.448    */6.110         */0.352         register_file/\reg_file_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.123         */0.428         async_fifo/dut2/\fifo_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.129         */0.425         register_file/\reg_file_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.130         */0.425         register_file/\reg_file_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.130         */0.426         async_fifo/dut2/\fifo_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.131         */0.427         async_fifo/dut2/\fifo_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.131         */0.426         async_fifo/dut2/\fifo_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.132         */0.429         register_file/\reg_file_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.132         */0.424         async_fifo/dut2/\fifo_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.133         */0.424         register_file/\reg_file_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.133         */0.424         async_fifo/dut2/\fifo_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.134         */0.424         async_fifo/dut2/\fifo_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.449    */6.134         */0.351         register_file/\reg_file_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.136         */0.426         async_fifo/dut2/\fifo_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.136         */0.425         async_fifo/dut2/\fifo_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.137         */0.427         async_fifo/dut2/\fifo_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.137         */0.423         register_file/\reg_file_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.137         */0.426         async_fifo/dut2/\fifo_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.139         */0.425         async_fifo/dut2/\fifo_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */6.140         */0.430         async_fifo/dut2/\fifo_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.141         */0.426         async_fifo/dut2/\fifo_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.141         */0.427         register_file/\reg_file_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.142         */0.424         async_fifo/dut2/\fifo_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.142         */0.425         async_fifo/dut2/\fifo_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.142         */0.423         async_fifo/dut2/\fifo_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.143         */0.423         register_file/\reg_file_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.144         */0.428         async_fifo/dut2/\fifo_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.144         */0.422         async_fifo/dut2/\fifo_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */6.145         */0.431         register_file/\reg_file_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.145         */0.421         register_file/\reg_file_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.145         */0.421         register_file/\reg_file_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.147         */0.426         register_file/\reg_file_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.147         */0.424         async_fifo/dut2/\fifo_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */6.147         */0.429         register_file/\reg_file_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.148         */0.427         async_fifo/dut2/\fifo_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */6.148         */0.431         register_file/\reg_file_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.148         */0.423         async_fifo/dut2/\fifo_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.148         */0.426         async_fifo/dut2/\fifo_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.149         */0.427         async_fifo/dut2/\fifo_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.150         */0.422         async_fifo/dut2/\fifo_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.150         */0.425         async_fifo/dut2/\fifo_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.150         */0.422         async_fifo/dut2/\fifo_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.150         */0.422         async_fifo/dut2/\fifo_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.151         */0.422         async_fifo/dut2/\fifo_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.151         */0.422         async_fifo/dut2/\fifo_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.151         */0.420         async_fifo/dut2/\fifo_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.151         */0.421         async_fifo/dut2/\fifo_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.151         */0.422         async_fifo/dut2/\fifo_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.152         */0.422         async_fifo/dut2/\fifo_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */6.153         */0.429         register_file/\reg_file_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.153         */0.423         async_fifo/dut2/\fifo_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.155         */0.429         register_file/\reg_file_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.155         */0.423         async_fifo/dut2/\fifo_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.155         */0.424         async_fifo/dut2/\fifo_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.155         */0.423         register_file/\reg_file_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */6.156         */0.430         register_file/\reg_file_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.156         */0.422         async_fifo/dut2/\fifo_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.156         */0.420         async_fifo/dut2/\fifo_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.156         */0.422         async_fifo/dut2/\fifo_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.157         */0.424         register_file/\reg_file_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.158         */0.421         async_fifo/dut2/\fifo_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */6.158         */0.430         register_file/\reg_file_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.158         */0.421         async_fifo/dut2/\fifo_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.159         */0.423         async_fifo/dut2/\fifo_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.160         */0.422         async_fifo/dut2/\fifo_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.161         */0.426         register_file/\reg_file_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.161         */0.422         async_fifo/dut2/\fifo_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.161         */0.425         register_file/\reg_file_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.161         */0.423         async_fifo/dut2/\fifo_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.516    */6.161         */0.284         register_file/\reg_file_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.163         */0.426         register_file/\reg_file_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.164         */0.422         async_fifo/dut2/\fifo_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.164         */0.423         register_file/\reg_file_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.164         */0.421         register_file/\reg_file_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.165         */0.425         register_file/\reg_file_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.166         */0.427         register_file/\reg_file_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.167         */0.421         register_file/\reg_file_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.169         */0.421         async_fifo/dut2/\fifo_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.169         */0.426         register_file/\reg_file_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.170         */0.427         async_fifo/dut2/\fifo_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */6.170         */0.429         register_file/\reg_file_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.173         */0.422         register_file/\reg_file_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.174         */0.423         register_file/\reg_file_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.176         */0.425         async_fifo/dut2/\fifo_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.177         */0.424         register_file/\reg_file_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.177         */0.427         async_fifo/dut2/\fifo_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.177         */0.421         register_file/\reg_file_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.178         */0.422         register_file/\reg_file_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.178         */0.422         register_file/\reg_file_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.179         */0.425         async_fifo/dut2/\fifo_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.179         */0.427         async_fifo/dut2/\fifo_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.179         */0.426         register_file/\reg_file_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.180         */0.424         async_fifo/dut2/\fifo_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.180         */0.423         register_file/\reg_file_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.181         */0.425         register_file/\reg_file_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.182         */0.423         async_fifo/dut2/\fifo_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.183         */0.422         register_file/\reg_file_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.183         */0.427         register_file/\reg_file_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.183         */0.422         register_file/\reg_file_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.515    */6.185         */0.285         register_file/\reg_file_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.185         */0.425         async_fifo/dut2/\fifo_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.185         */0.424         register_file/\reg_file_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.185         */0.421         register_file/\reg_file_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.186         */0.424         register_file/\reg_file_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.186         */0.425         async_fifo/dut2/\fifo_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.186         */0.421         register_file/\reg_file_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.187         */0.420         async_fifo/dut2/\fifo_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.517    */6.187         */0.283         register_file/\reg_file_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.366    */6.188         */0.434         async_fifo/dut2/\fifo_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.188         */0.421         register_file/\reg_file_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.188         */0.423         async_fifo/dut2/\fifo_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.188         */0.424         register_file/\reg_file_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.514    */6.189         */0.286         register_file/\reg_file_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.516    */6.189         */0.284         register_file/\reg_file_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.189         */0.424         async_fifo/dut2/\fifo_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.190         */0.422         async_fifo/dut2/\fifo_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */6.191         */0.431         register_file/\reg_file_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.191         */0.422         async_fifo/dut2/\fifo_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.515    */6.192         */0.285         register_file/\reg_file_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.192         */0.422         async_fifo/dut2/\fifo_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.192         */0.426         async_fifo/dut2/\fifo_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.193         */0.422         async_fifo/dut2/\fifo_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.193         */0.425         async_fifo/dut2/\fifo_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */6.194         */0.429         register_file/\reg_file_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.194         */0.426         async_fifo/dut2/\fifo_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.518    */6.195         */0.282         register_file/\reg_file_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.518    */6.195         */0.282         register_file/\reg_file_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.195         */0.427         async_fifo/dut2/\fifo_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.196         */0.423         async_fifo/dut2/\fifo_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.198         */0.422         async_fifo/dut2/\fifo_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.198         */0.427         async_fifo/dut2/\fifo_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.199         */0.421         register_file/\reg_file_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.200         */0.424         async_fifo/dut2/\fifo_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.200         */0.423         async_fifo/dut2/\fifo_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.201         */0.424         async_fifo/dut2/\fifo_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.202         */0.428         async_fifo/dut2/\fifo_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.202         */0.426         async_fifo/dut2/\fifo_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.202         */0.422         async_fifo/dut2/\fifo_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */6.203         */0.430         async_fifo/dut2/\fifo_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.204         */0.423         async_fifo/dut2/\fifo_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.205         */0.428         async_fifo/dut2/\fifo_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.206         */0.425         async_fifo/dut2/\fifo_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.368    */6.206         */0.432         async_fifo/dut2/\fifo_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.207         */0.423         async_fifo/dut2/\fifo_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.207         */0.422         async_fifo/dut2/\fifo_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.208         */0.422         async_fifo/dut2/\fifo_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.209         */0.424         async_fifo/dut2/\fifo_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.210         */0.425         async_fifo/dut2/\fifo_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.211         */0.429         async_fifo/dut2/\fifo_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.212         */0.423         async_fifo/dut2/\fifo_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.212         */0.422         async_fifo/dut2/\fifo_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.214         */0.425         register_file/\reg_file_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.214         */0.422         async_fifo/dut2/\fifo_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.214         */0.424         async_fifo/dut2/\fifo_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.214         */0.423         async_fifo/dut2/\fifo_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.214         */0.423         async_fifo/dut2/\fifo_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.215         */0.425         async_fifo/dut2/\fifo_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.215         */0.425         async_fifo/dut2/\fifo_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.215         */0.423         async_fifo/dut2/\fifo_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.215         */0.425         register_file/\reg_file_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.215         */0.423         async_fifo/dut2/\fifo_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.216         */0.423         async_fifo/dut2/\fifo_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.217         */0.420         async_fifo/dut2/\fifo_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.219         */0.423         async_fifo/dut2/\fifo_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.219         */0.422         async_fifo/dut2/\fifo_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.220         */0.427         async_fifo/dut2/\fifo_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.220         */0.421         async_fifo/dut2/\fifo_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.220         */0.421         async_fifo/dut2/\fifo_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.222         */0.421         async_fifo/dut2/\fifo_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.222         */0.425         register_file/\reg_file_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.222         */0.424         async_fifo/dut2/\fifo_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.223         */0.421         async_fifo/dut2/\fifo_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.225         */0.425         async_fifo/dut2/\fifo_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.226         */0.424         async_fifo/dut2/\fifo_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.226         */0.422         register_file/\reg_file_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.226         */0.425         async_fifo/dut2/\fifo_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.226         */0.422         async_fifo/dut2/\fifo_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.226         */0.421         async_fifo/dut2/\fifo_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.226         */0.421         register_file/\reg_file_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.227         */0.423         async_fifo/dut2/\fifo_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.227         */0.425         async_fifo/dut2/\fifo_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.227         */0.424         async_fifo/dut2/\fifo_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.228         */0.422         async_fifo/dut2/\fifo_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.228         */0.421         register_file/\reg_file_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.229         */0.424         async_fifo/dut2/\fifo_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.230         */0.428         register_file/\reg_file_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.233         */0.426         register_file/\reg_file_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.233         */0.423         async_fifo/dut2/\fifo_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.235         */0.423         async_fifo/dut2/\fifo_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.235         */0.424         async_fifo/dut2/\fifo_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.236         */0.423         async_fifo/dut2/\fifo_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.238         */0.423         async_fifo/dut2/\fifo_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.239         */0.421         async_fifo/dut2/\fifo_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.239         */0.421         async_fifo/dut2/\fifo_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.241         */0.421         async_fifo/dut2/\fifo_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.241         */0.422         async_fifo/dut2/\fifo_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.242         */0.425         register_file/\reg_file_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.244         */0.422         register_file/\reg_file_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.246         */0.423         register_file/\reg_file_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.246         */0.422         register_file/\reg_file_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.248         */0.422         register_file/\reg_file_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.252         */0.421         register_file/\reg_file_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */6.260         */0.417         register_file/\rddata_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */6.338         */0.418         register_file/\rddata_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */6.355         */0.415         register_file/\rddata_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.714    6.357/*         0.087/*         register_file/\reg_file_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    6.357/*         0.087/*         register_file/\reg_file_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    6.358/*         0.087/*         register_file/\reg_file_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    6.358/*         0.087/*         register_file/\reg_file_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    6.359/*         0.087/*         register_file/\reg_file_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    6.360/*         0.087/*         register_file/\reg_file_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.728    6.372/*         0.072/*         register_file/\reg_file_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.728    6.372/*         0.072/*         register_file/\reg_file_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.728    6.373/*         0.072/*         register_file/\reg_file_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.728    6.373/*         0.072/*         register_file/\reg_file_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.728    6.374/*         0.072/*         register_file/\reg_file_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.391    */6.389         */0.409         async_fifo/dut1/\w_address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */6.393         */0.417         register_file/\rddata_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.384    */6.477         */0.416         register_file/\rddata_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */6.494         */0.418         register_file/\rddata_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */6.563         */0.417         register_file/\rddata_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */6.588         */0.415         register_file/\rddata_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */6.624         */0.409         async_fifo/dut1/\w_address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.386    */6.642         */0.414         async_fifo/dut1/\w_address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */6.681         */0.418         async_fifo/dut1/\wr_ptr_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */6.686         */0.417         async_fifo/dut1/\wr_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */6.690         */0.417         async_fifo/dut1/\wr_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.384    */6.693         */0.416         async_fifo/dut1/\wr_ptr_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	9.509    6.749/*         0.291/*         alu/out_valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.389    */6.767         */0.411         async_fifo/dut1/\w_address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.413    6.780/*         0.387/*         register_file/\reg_file_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.780/*         0.387/*         register_file/\reg_file_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.780/*         0.387/*         register_file/\reg_file_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.780/*         0.387/*         register_file/\reg_file_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.781/*         0.387/*         register_file/\reg_file_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.782/*         0.387/*         register_file/\reg_file_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.413    6.782/*         0.387/*         register_file/\reg_file_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.782/*         0.386/*         register_file/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.784/*         0.386/*         register_file/\reg_file_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.784/*         0.386/*         register_file/\reg_file_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.784/*         0.386/*         register_file/\reg_file_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.784/*         0.386/*         register_file/\reg_file_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.784/*         0.386/*         register_file/\reg_file_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.784/*         0.386/*         register_file/\reg_file_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.785/*         0.386/*         register_file/\reg_file_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.785/*         0.386/*         register_file/\reg_file_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.785/*         0.386/*         register_file/\reg_file_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.785/*         0.386/*         register_file/\reg_file_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.785/*         0.386/*         register_file/\reg_file_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.785/*         0.386/*         register_file/\reg_file_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.786/*         0.386/*         register_file/\reg_file_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.786/*         0.386/*         register_file/\reg_file_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.786/*         0.386/*         register_file/\reg_file_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.787/*         0.386/*         register_file/\reg_file_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.788/*         0.386/*         register_file/\reg_file_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.389    */6.788         */0.411         async_fifo/dut1/\wr_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.414    6.790/*         0.386/*         register_file/\reg_file_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.791/*         0.386/*         register_file/\reg_file_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.792/*         0.386/*         register_file/\reg_file_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.792/*         0.386/*         register_file/\reg_file_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.792/*         0.386/*         register_file/\reg_file_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.792/*         0.386/*         register_file/\reg_file_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.792/*         0.386/*         register_file/\reg_file_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.794/*         0.386/*         register_file/\reg_file_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.794/*         0.386/*         register_file/\reg_file_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.794/*         0.386/*         register_file/\reg_file_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.794/*         0.386/*         register_file/\reg_file_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.795/*         0.386/*         register_file/\reg_file_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.796/*         0.382/*         async_fifo/dut2/\fifo_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.796/*         0.382/*         async_fifo/dut2/\fifo_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.796/*         0.382/*         async_fifo/dut2/\fifo_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.796/*         0.382/*         async_fifo/dut2/\fifo_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.797/*         0.382/*         async_fifo/dut2/\fifo_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.797/*         0.382/*         async_fifo/dut2/\fifo_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.797/*         0.382/*         async_fifo/dut2/\fifo_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.797/*         0.382/*         async_fifo/dut2/\fifo_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.797/*         0.386/*         register_file/\reg_file_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.798/*         0.386/*         register_file/\reg_file_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.798/*         0.382/*         async_fifo/dut2/\fifo_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.799/*         0.382/*         async_fifo/dut2/\fifo_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.799/*         0.382/*         async_fifo/dut2/\fifo_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.799/*         0.382/*         async_fifo/dut2/\fifo_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.799/*         0.382/*         async_fifo/dut2/\fifo_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.799/*         0.384/*         async_fifo/dut2/\fifo_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.800/*         0.386/*         register_file/\reg_file_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.800/*         0.384/*         async_fifo/dut2/\fifo_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.800/*         0.382/*         async_fifo/dut2/\fifo_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.801/*         0.382/*         async_fifo/dut2/\fifo_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.801/*         0.386/*         register_file/\reg_file_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.801/*         0.382/*         async_fifo/dut2/\fifo_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.801/*         0.384/*         async_fifo/dut2/\fifo_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.802/*         0.384/*         async_fifo/dut2/\fifo_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.802/*         0.382/*         async_fifo/dut2/\fifo_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.802/*         0.384/*         async_fifo/dut2/\fifo_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.803/*         0.382/*         async_fifo/dut2/\fifo_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.803/*         0.382/*         async_fifo/dut2/\fifo_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.803/*         0.386/*         register_file/\reg_file_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.803/*         0.386/*         register_file/\reg_file_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.803/*         0.384/*         async_fifo/dut2/\fifo_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.804/*         0.382/*         async_fifo/dut2/\fifo_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.805/*         0.384/*         async_fifo/dut2/\fifo_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.806/*         0.384/*         async_fifo/dut2/\fifo_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.807/*         0.382/*         async_fifo/dut2/\fifo_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.808/*         0.384/*         async_fifo/dut2/\fifo_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.808/*         0.384/*         async_fifo/dut2/\fifo_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.808/*         0.384/*         async_fifo/dut2/\fifo_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.808/*         0.384/*         async_fifo/dut2/\fifo_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.809/*         0.386/*         register_file/\reg_file_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.810/*         0.382/*         async_fifo/dut2/\fifo_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.810/*         0.382/*         async_fifo/dut2/\fifo_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.810/*         0.382/*         async_fifo/dut2/\fifo_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.810/*         0.384/*         async_fifo/dut2/\fifo_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.810/*         0.382/*         async_fifo/dut2/\fifo_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.811/*         0.384/*         async_fifo/dut2/\fifo_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.811/*         0.381/*         async_fifo/dut2/\fifo_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut2/\fifo_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut2/\fifo_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut1/\wr_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut1/\wr_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut1/\w_address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.812/*         0.382/*         async_fifo/dut2/\fifo_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut2/\fifo_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.812/*         0.381/*         async_fifo/dut1/\wr_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.813/*         0.386/*         register_file/\reg_file_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.813/*         0.382/*         async_fifo/dut2/\fifo_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.813/*         0.384/*         async_fifo/dut2/\fifo_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.813/*         0.382/*         async_fifo/dut2/\fifo_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.813/*         0.382/*         async_fifo/dut2/\fifo_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.813/*         0.381/*         async_fifo/dut1/\wr_ptr_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.814/*         0.381/*         async_fifo/dut1/\wr_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.814/*         0.381/*         async_fifo/dut4/\q2_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.815/*         0.384/*         async_fifo/dut2/\fifo_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.815/*         0.382/*         async_fifo/dut2/\fifo_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.815/*         0.381/*         async_fifo/dut4/\q2_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.815/*         0.381/*         async_fifo/dut4/\q2_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.817/*         0.381/*         async_fifo/dut4/\q2_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.817/*         0.384/*         async_fifo/dut2/\fifo_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.817/*         0.381/*         async_fifo/dut4/\q1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.817/*         0.382/*         async_fifo/dut2/\fifo_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.817/*         0.382/*         async_fifo/dut2/\fifo_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.817/*         0.382/*         async_fifo/dut2/\fifo_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.818/*         0.382/*         async_fifo/dut2/\fifo_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.818/*         0.381/*         async_fifo/dut4/\q2_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.818/*         0.382/*         async_fifo/dut2/\fifo_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.818/*         0.384/*         async_fifo/dut2/\fifo_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.819/*         0.381/*         async_fifo/dut4/\q1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.819/*         0.382/*         async_fifo/dut2/\fifo_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.820/*         0.381/*         data_sync/dut3/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.820/*         0.381/*         data_sync/dut2/q_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.820/*         0.381/*         data_sync/dut1/\enable_sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.820/*         0.381/*         data_sync/dut2/out_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.820/*         0.381/*         async_fifo/dut4/\q1_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.820/*         0.381/*         data_sync/dut1/\enable_sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.821/*         0.381/*         async_fifo/dut4/\q1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.821/*         0.384/*         async_fifo/dut2/\fifo_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.821/*         0.381/*         async_fifo/dut4/\q1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.821/*         0.384/*         async_fifo/dut2/\fifo_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.822/*         0.381/*         data_sync/dut3/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.822/*         0.381/*         data_sync/dut3/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.824/*         0.381/*         data_sync/dut3/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.824/*         0.382/*         async_fifo/dut2/\fifo_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.825/*         0.382/*         async_fifo/dut2/\fifo_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.825/*         0.382/*         async_fifo/dut2/\fifo_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.825/*         0.381/*         data_sync/dut3/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.825/*         0.381/*         sys_ctrl/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.825/*         0.383/*         async_fifo/dut2/\fifo_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.825/*         0.381/*         sys_ctrl/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.825/*         0.382/*         async_fifo/dut2/\fifo_reg[4][6] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.825/*         0.382/*         alu/\alu_out_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.825/*         0.381/*         sys_ctrl/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.825/*         0.382/*         async_fifo/dut2/\fifo_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.825/*         0.381/*         data_sync/dut3/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.827/*         0.381/*         data_sync/dut3/\sync_bus_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.828/*         0.382/*         alu/\alu_out_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.829/*         0.381/*         data_sync/dut3/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.829/*         0.383/*         async_fifo/dut2/\fifo_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.830/*         0.383/*         async_fifo/dut2/\fifo_reg[6][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.830/*         0.382/*         alu/\alu_out_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.830/*         0.383/*         async_fifo/dut2/\fifo_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.830/*         0.383/*         async_fifo/dut2/\fifo_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.831/*         0.383/*         async_fifo/dut2/\fifo_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.831/*         0.383/*         async_fifo/dut2/\fifo_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.832/*         0.383/*         async_fifo/dut2/\fifo_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.832/*         0.383/*         async_fifo/dut2/\fifo_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.834/*         0.381/*         register_file/\reg_file_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.837/*         0.381/*         register_file/\reg_file_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.837/*         0.383/*         async_fifo/dut2/\fifo_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    6.837/*         0.383/*         async_fifo/dut2/\fifo_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.840/*         0.382/*         async_fifo/dut2/\fifo_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.840/*         0.382/*         async_fifo/dut1/\w_address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.840/*         0.382/*         async_fifo/dut2/\fifo_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.840/*         0.381/*         register_file/\reg_file_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.840/*         0.382/*         async_fifo/dut1/\w_address_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.840/*         0.382/*         alu/\alu_out_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.840/*         0.382/*         async_fifo/dut2/\fifo_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.841/*         0.381/*         register_file/\reg_file_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.841/*         0.382/*         async_fifo/dut2/\fifo_reg[3][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.842/*         0.382/*         alu/\alu_out_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.842/*         0.382/*         alu/\alu_out_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.844/*         0.382/*         async_fifo/dut1/\w_address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.844/*         0.381/*         register_file/\reg_file_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.845/*         0.381/*         register_file/\reg_file_reg[15][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.846/*         0.382/*         alu/\alu_out_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.846/*         0.382/*         alu/\alu_out_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.847/*         0.381/*         register_file/\reg_file_reg[13][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.848/*         0.382/*         alu/\alu_out_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.848/*         0.382/*         async_fifo/dut2/\fifo_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.849/*         0.381/*         register_file/\reg_file_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.849/*         0.381/*         register_file/\reg_file_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.850/*         0.381/*         register_file/\reg_file_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.851/*         0.382/*         async_fifo/dut2/\fifo_reg[4][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.851/*         0.382/*         alu/\alu_out_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    6.852/*         0.391/*         sys_ctrl/\address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    6.852/*         0.391/*         sys_ctrl/\address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.852/*         0.382/*         async_fifo/dut2/\fifo_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.853/*         0.381/*         register_file/\reg_file_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    6.856/*         0.382/*         async_fifo/dut2/\fifo_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.856/*         0.381/*         async_fifo/dut2/\fifo_reg[5][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.410    6.858/*         0.390/*         alu/\alu_out_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.859/*         0.381/*         register_file/\reg_file_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.860/*         0.381/*         async_fifo/dut2/\fifo_reg[7][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.860/*         0.382/*         alu/\alu_out_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.861/*         0.381/*         register_file/\reg_file_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.861/*         0.381/*         sys_ctrl/\address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.862/*         0.381/*         register_file/\rddata_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.862/*         0.381/*         register_file/\rddata_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.862/*         0.381/*         register_file/\reg_file_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.862/*         0.381/*         register_file/rddata_valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.862/*         0.381/*         register_file/\rddata_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.863/*         0.381/*         register_file/\rddata_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.863/*         0.381/*         async_fifo/dut2/\fifo_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.863/*         0.381/*         async_fifo/dut2/\fifo_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.863/*         0.381/*         async_fifo/dut2/\fifo_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.864/*         0.381/*         register_file/\rddata_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.864/*         0.382/*         alu/\alu_out_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.864/*         0.381/*         register_file/\reg_file_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.865/*         0.381/*         register_file/\reg_file_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.865/*         0.381/*         register_file/\rddata_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.868/*         0.381/*         async_fifo/dut2/\fifo_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.869/*         0.381/*         register_file/\reg_file_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.872/*         0.381/*         register_file/\rddata_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.872/*         0.381/*         register_file/\rddata_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.872/*         0.381/*         async_fifo/dut2/\fifo_reg[5][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.419    6.878/*         0.381/*         alu/out_valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.380    */7.065         */0.420         sys_ctrl/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.727    7.111/*         0.073/*         register_file/\reg_file_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	9.733    7.147/*         0.067/*         register_file/\reg_file_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	9.704    7.150/*         0.096/*         register_file/\reg_file_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.704    7.150/*         0.096/*         register_file/\reg_file_reg[1][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.740    7.184/*         0.060/*         alu/\alu_out_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.740    7.184/*         0.060/*         alu/\alu_out_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.740    7.184/*         0.060/*         alu/\alu_out_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.269         */0.415         sys_ctrl/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */7.337         */0.409         register_file/rddata_valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.317    */7.480         */0.483         sys_ctrl/\address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */7.488         */0.424         sys_ctrl/\address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */7.533         */0.418         sys_ctrl/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */7.566         */0.431         sys_ctrl/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.758    */7.644         */0.042         clock_gating_cell/dut0/E    1
REF_CLK(R)->REF_CLK(R)	9.349    */7.658         */0.451         sys_ctrl/\address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.350    */7.668         */0.450         sys_ctrl/\address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */7.944         */0.419         data_sync/dut3/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */7.955         */0.417         data_sync/dut3/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.965         */0.415         data_sync/dut3/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.966         */0.415         data_sync/dut3/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.968         */0.415         data_sync/dut3/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.969         */0.415         data_sync/dut3/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.969         */0.415         data_sync/dut3/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */7.969         */0.415         data_sync/dut3/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.406    8.305/*         0.394/*         sys_ctrl/\address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         register_file/\reg_file_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.314/*         0.384/*         sys_ctrl/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.315/*         0.384/*         register_file/\reg_file_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.315/*         0.384/*         register_file/\reg_file_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.315/*         0.384/*         register_file/\reg_file_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.315/*         0.384/*         register_file/\reg_file_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.315/*         0.384/*         register_file/\reg_file_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.315/*         0.384/*         register_file/\reg_file_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.316/*         0.384/*         register_file/\reg_file_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.316/*         0.384/*         register_file/\reg_file_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.417    8.316/*         0.384/*         register_file/\reg_file_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.727    8.627/*         0.073/*         register_file/\reg_file_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	9.449    8.648/*         0.351/*         data_sync/dut2/out_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	9.272    */8.796         */0.528         alu/out_valid_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.271    */8.805         */0.529         alu/\alu_out_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.274    */8.811         */0.526         alu/\alu_out_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.275    */8.816         */0.525         alu/\alu_out_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.275    */8.816         */0.525         alu/\alu_out_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.275    */8.817         */0.525         alu/\alu_out_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.275    */8.817         */0.525         alu/\alu_out_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.276    */8.819         */0.524         alu/\alu_out_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.276    */8.819         */0.524         alu/\alu_out_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.277    */8.830         */0.523         alu/\alu_out_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.278    */8.831         */0.522         alu/\alu_out_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.278    */8.832         */0.522         alu/\alu_out_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.281    */8.833         */0.519         alu/\alu_out_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.268    */8.936         */0.532         alu/\alu_out_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	9.387    */8.942         */0.413         ref_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.387    */8.946         */0.413         data_sync/dut2/q_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.388    */8.948         */0.412         async_fifo/dut4/\q2_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.388    */8.949         */0.412         async_fifo/dut4/\q2_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.389    */8.959         */0.411         async_fifo/dut4/\q2_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */8.959         */0.410         async_fifo/dut4/\q2_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */8.960         */0.410         async_fifo/dut4/\q2_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.388    */8.962         */0.412         ref_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */8.963         */0.410         data_sync/dut1/\enable_sync_reg_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.371    */9.027         */0.429         alu/\alu_out_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.372    */9.032         */0.428         alu/\alu_out_reg[1] /SI    1
@(R)->REF_CLK(R)	9.453    9.139/*         0.347/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	9.461    9.147/*         0.339/*         ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
@(R)->REF_CLK(R)	9.461    9.147/*         0.339/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   */78.468        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.757/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.759/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.789/*        20.000/*        SO[4]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.792/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */79.199        */0.527         async_fifo/dut2/\fifo_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */79.209        */0.525         async_fifo/dut2/\fifo_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */79.212        */0.525         register_file/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */79.224        */0.522         register_file/\reg_file_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */79.239        */0.519         UART_tx/uut0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */93.663        */0.412         uart_RX/dut1/\data_bit_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */93.901        */0.424         uart_RX/dut1/\data_bit_counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */93.972        */0.409         uart_RX/dut1/\data_bit_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */94.008        */0.423         uart_RX/dut2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */94.248        */0.420         uart_RX/dut3/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.359   */94.408        */0.441         uart_RX/dut2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.480   94.457/*        0.320/*         uart_RX/dut3/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.484   94.476/*        0.316/*         uart_RX/dut3/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.488   94.494/*        0.312/*         uart_RX/dut3/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.489   94.499/*        0.311/*         uart_RX/dut3/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.489   94.501/*        0.311/*         uart_RX/dut3/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.491   94.506/*        0.310/*         uart_RX/dut3/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.363   */94.683        */0.437         uart_RX/dut3/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */94.730        */0.408         rx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */94.948        */0.410         rx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.349   */95.115        */0.451         uart_RX/dut4/parity_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.356   */95.125        */0.444         uart_RX/dut6/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.160        */0.410         rx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.362        */0.410         uart_RX/dut1/\edge_counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.369        */0.409         uart_RX/dut1/\edge_counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.369        */0.409         uart_RX/dut1/\edge_counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.369        */0.409         uart_RX/dut1/\edge_counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.369        */0.409         uart_RX/dut1/\edge_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */95.370        */0.408         rx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.372        */0.409         uart_RX/dut1/\edge_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.484   95.465/*        0.316/*         uart_RX/dut2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */95.575        */0.408         rx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.781        */0.410         rx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.504   95.808/*        0.296/*         UART_tx/uut2/parity_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.349   */95.822        */0.451         rx_div/clk_reg_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.960        */0.409         rx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */96.089        */0.414         uart_RX/dut0/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.090        */0.417         uart_RX/dut0/\sampled_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.092        */0.416         uart_RX/dut0/\sampled_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */96.106        */0.413         uart_RX/dut0/\sampled_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */96.211        */0.409         tx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.521   96.222/*        0.280/*         rx_div/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */96.434        */0.410         tx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */96.584        */0.407         UART_tx/uut1/\parallel_data_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */96.631        */0.408         UART_tx/uut1/\parallel_data_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */96.643        */0.409         tx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */96.657        */0.408         UART_tx/uut1/\parallel_data_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */96.687        */0.408         UART_tx/uut1/\parallel_data_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */96.695        */0.407         UART_tx/uut1/\parallel_data_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */96.698        */0.407         UART_tx/uut1/\parallel_data_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */96.719        */0.406         UART_tx/uut1/\parallel_data_reg_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */96.813        */0.409         async_fifo/dut3/\rd_address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */96.840        */0.409         tx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.932        */0.419         async_fifo/dut3/\rd_address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.938        */0.418         async_fifo/dut3/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.938        */0.418         async_fifo/dut3/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.948        */0.417         async_fifo/dut3/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.957        */0.415         async_fifo/dut3/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.958        */0.415         async_fifo/dut3/\rd_ptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.962        */0.419         async_fifo/dut3/\rd_address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */97.028        */0.412         tx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.147        */0.410         async_fifo/dut3/\rd_address_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.172        */0.418         UART_tx/uut1/\parallel_data_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.231        */0.408         tx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.346   */97.342        */0.454         tx_div/clk_reg_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.403        */0.410         tx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */97.641        */0.411         tx_div/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.445   97.732/*        0.355/*         data_sync/dut1/\enable_sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.466   97.817/*        0.334/*         q1_reg/D    1
@(R)->SCAN_CLK(R)	99.407   97.837/*        0.393/*         UART_tx/uut1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.407   97.837/*        0.393/*         UART_tx/uut1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.847/*        0.383/*         UART_tx/uut1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.847/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.848/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.848/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.848/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.848/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.848/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.849/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.850/*        0.383/*         UART_tx/uut1/\parallel_data_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.850/*        0.383/*         async_fifo/dut3/\rd_address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.850/*        0.383/*         UART_tx/uut2/parity_bit_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.850/*        0.383/*         UART_tx/uut0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.852/*        0.383/*         async_fifo/dut3/\rd_address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.853/*        0.383/*         async_fifo/dut3/\rd_address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.854/*        0.383/*         async_fifo/dut3/\rd_address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.855/*        0.383/*         async_fifo/dut5/\q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.855/*        0.383/*         async_fifo/dut5/\q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.856/*        0.383/*         async_fifo/dut5/\q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.856/*        0.383/*         async_fifo/dut5/\q2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.856/*        0.383/*         async_fifo/dut5/\q2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.856/*        0.383/*         async_fifo/dut5/\q2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.856/*        0.383/*         async_fifo/dut5/\q1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.857/*        0.383/*         async_fifo/dut5/\q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.857/*        0.383/*         async_fifo/dut5/\q2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.858/*        0.383/*         async_fifo/dut5/\q2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.859/*        0.383/*         async_fifo/dut3/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.859/*        0.383/*         async_fifo/dut3/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.407   97.861/*        0.393/*         q2_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.861/*        0.383/*         UART_tx/uut0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.863/*        0.383/*         UART_tx/uut0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.864/*        0.383/*         async_fifo/dut3/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.864/*        0.383/*         async_fifo/dut3/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.865/*        0.383/*         pulse_gen/q_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.866/*        0.383/*         pulse_gen/out_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.869/*        0.383/*         async_fifo/dut3/\rd_ptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.873/*        0.383/*         q1_reg/RN    1
@(R)->SCAN_CLK(R)	99.407   97.874/*        0.393/*         uart_RX/dut4/parity_error_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.877/*        0.383/*         uart_RX/dut3/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.407   97.877/*        0.393/*         uart_RX/dut6/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.877/*        0.383/*         uart_RX/dut3/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.883/*        0.383/*         uart_RX/dut3/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.890/*        0.383/*         uart_RX/dut3/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.894/*        0.383/*         uart_RX/dut0/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.896/*        0.383/*         uart_RX/dut3/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.896/*        0.383/*         uart_RX/dut3/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.896/*        0.383/*         uart_RX/dut1/\data_bit_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.896/*        0.383/*         uart_RX/dut3/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.896/*        0.383/*         uart_RX/dut2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.896/*        0.383/*         uart_RX/dut2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.897/*        0.383/*         uart_RX/dut3/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.899/*        0.383/*         uart_RX/dut2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.904/*        0.383/*         uart_RX/dut0/\sampled_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.907/*        0.383/*         uart_RX/dut0/\sampled_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.910/*        0.383/*         uart_RX/dut1/\edge_counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.910/*        0.383/*         uart_RX/dut1/\edge_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.910/*        0.383/*         uart_RX/dut1/\data_bit_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.911/*        0.383/*         uart_RX/dut1/\edge_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.911/*        0.383/*         uart_RX/dut1/\data_bit_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.911/*        0.383/*         uart_RX/dut1/\edge_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.914/*        0.383/*         uart_RX/dut1/\edge_counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.916/*        0.383/*         uart_RX/dut1/\edge_counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.917/*        0.383/*         uart_RX/dut0/\sampled_data_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.141   */97.990        */0.659         uart_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.351   */98.030        */0.449         UART_tx/uut1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */98.077        */0.421         UART_tx/uut0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.366   */98.117        */0.435         UART_tx/uut1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */98.146        */0.406         pulse_gen/out_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.395   */98.154        */0.405         UART_tx/uut1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.501   98.254/*        0.299/*         UART_tx/uut0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.507   98.290/*        0.293/*         UART_tx/uut0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.358   */98.306        */0.442         pulse_gen/q_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.144   */98.395        */0.656         sys_ctrl/\address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.456        */0.607         async_fifo/dut3/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.204   */98.496        */0.596         register_file/\reg_file_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.225   */98.542        */0.575         async_fifo/dut3/\rd_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.221   */98.543        */0.579         tx_div/clk_reg_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */98.559        */0.425         async_fifo/dut4/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */98.587        */0.421         async_fifo/dut5/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.226   */98.588        */0.574         async_fifo/dut3/\rd_address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.595        */0.559         register_file/\reg_file_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */98.596        */0.419         async_fifo/dut4/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.600        */0.417         async_fifo/dut5/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */98.600        */0.419         async_fifo/dut4/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */98.603        */0.420         async_fifo/dut5/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.234   */98.616        */0.566         register_file/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.235   */98.620        */0.565         async_fifo/dut3/\rd_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */98.623        */0.422         async_fifo/dut4/\q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.218   */98.626        */0.582         register_file/\reg_file_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */98.629        */0.418         async_fifo/dut5/\q1_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.403   98.635/*        0.397/*         rx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   98.638/*        0.397/*         tx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	99.413   98.643/*        0.387/*         rx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.644/*        0.387/*         rx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.644/*        0.387/*         rx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.644/*        0.387/*         rx_div/\counter_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.644        */0.531         sys_ctrl/\current_state_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.413   98.644/*        0.387/*         rx_div/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.644/*        0.387/*         rx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.645/*        0.387/*         rx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.645/*        0.387/*         rx_div/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.646/*        0.387/*         tx_div/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.646/*        0.387/*         tx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.647/*        0.387/*         tx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.649/*        0.387/*         tx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.649/*        0.387/*         tx_div/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.649/*        0.387/*         tx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.649/*        0.387/*         tx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.413   98.651/*        0.387/*         tx_div/\counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.245   */98.660        */0.555         register_file/\reg_file_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.671        */0.553         register_file/\reg_file_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.674        */0.526         uart_RX/dut1/\edge_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.675        */0.552         register_file/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.685        */0.547         register_file/\reg_file_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.251   */98.693        */0.549         sys_ctrl/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.251   */98.693        */0.549         data_sync/dut2/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.221   */98.694        */0.579         sys_ctrl/\address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.697        */0.547         register_file/\reg_file_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.712        */0.524         uart_RX/dut2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.724        */0.560         register_file/\reg_file_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.259   */98.732        */0.541         uart_RX/dut2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.733        */0.540         uart_RX/dut1/\edge_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.734        */0.540         sys_ctrl/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.734        */0.540         register_file/\reg_file_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.737        */0.540         register_file/\reg_file_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.738        */0.539         async_fifo/dut1/\w_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.738        */0.521         UART_tx/uut0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */98.742        */0.406         async_fifo/dut5/\q1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.742        */0.539         register_file/\reg_file_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.745        */0.538         uart_RX/dut1/\edge_counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */98.747        */0.407         async_fifo/dut4/\q1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.754        */0.536         uart_RX/dut1/\edge_counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.754        */0.536         uart_RX/dut0/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.754        */0.536         register_file/\reg_file_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.755        */0.533         register_file/\reg_file_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.756        */0.536         register_file/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.756        */0.536         async_fifo/dut1/\w_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.757        */0.536         data_sync/dut3/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.757        */0.535         uart_RX/dut0/\sampled_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.758        */0.535         uart_RX/dut2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.759        */0.535         async_fifo/dut1/\w_address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.233   */98.760        */0.567         UART_tx/uut1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.760        */0.525         uart_RX/dut3/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.761        */0.535         register_file/\reg_file_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.762        */0.535         data_sync/dut3/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.233   */98.763        */0.567         rx_div/clk_reg_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.764        */0.534         tx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.764        */0.534         data_sync/dut3/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.767        */0.534         tx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.769        */0.533         uart_RX/dut1/\edge_counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.769        */0.533         UART_tx/uut1/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.771        */0.533         tx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.772        */0.533         tx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.773        */0.533         tx_div/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.774        */0.532         data_sync/dut3/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.775        */0.532         data_sync/dut3/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.236   */98.778        */0.564         sys_ctrl/\address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.778        */0.532         UART_tx/uut0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.778        */0.532         tx_div/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.781        */0.531         rx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.781        */0.531         data_sync/dut3/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.783        */0.531         async_fifo/dut3/\rd_address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.783        */0.531         async_fifo/dut2/\fifo_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.784        */0.531         async_fifo/dut1/\wr_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.784        */0.531         rx_div/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.785        */0.530         async_fifo/dut3/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.786        */0.530         uart_RX/dut1/\data_bit_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.788        */0.530         async_fifo/dut1/\wr_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.788        */0.530         register_file/\reg_file_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         async_fifo/dut3/\rd_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         data_sync/dut3/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         tx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         rx_div/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         async_fifo/dut3/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.792        */0.520         async_fifo/dut3/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         register_file/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         rx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         async_fifo/dut1/\wr_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         async_fifo/dut4/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.796        */0.528         rx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.246   */98.797        */0.554         uart_RX/dut4/parity_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         rx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         rx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         async_fifo/dut1/\wr_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.800        */0.516         uart_RX/dut3/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.800        */0.516         uart_RX/dut3/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         register_file/\rddata_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.803        */0.516         uart_RX/dut3/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.804        */0.516         uart_RX/dut3/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.804        */0.560         q2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         uart_RX/dut1/\data_bit_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         register_file/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.806        */0.526         register_file/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         async_fifo/dut1/\wr_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         async_fifo/dut2/\fifo_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         uart_RX/dut3/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         register_file/rddata_valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         register_file/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         register_file/\rddata_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.809        */0.516         uart_RX/dut3/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         register_file/\rddata_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         pulse_gen/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.812        */0.515         uart_RX/dut3/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         register_file/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         register_file/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         register_file/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         register_file/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         register_file/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         register_file/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         register_file/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         register_file/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         register_file/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         register_file/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.814        */0.553         register_file/\reg_file_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.814        */0.558         uart_RX/dut6/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         register_file/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.815        */0.523         async_fifo/dut2/\fifo_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         register_file/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         async_fifo/dut2/\fifo_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         register_file/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         async_fifo/dut2/\fifo_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         register_file/\rddata_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         register_file/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         register_file/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         async_fifo/dut2/\fifo_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         register_file/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         register_file/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         register_file/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         async_fifo/dut2/\fifo_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         async_fifo/dut2/\fifo_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         async_fifo/dut2/\fifo_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         async_fifo/dut2/\fifo_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         uart_RX/dut0/\sampled_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         register_file/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         async_fifo/dut2/\fifo_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         register_file/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         register_file/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         uart_RX/dut1/\edge_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         async_fifo/dut2/\fifo_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         register_file/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         async_fifo/dut2/\fifo_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         register_file/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         async_fifo/dut2/\fifo_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         register_file/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         async_fifo/dut2/\fifo_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         async_fifo/dut2/\fifo_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         register_file/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         register_file/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         async_fifo/dut2/\fifo_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         register_file/\rddata_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         async_fifo/dut2/\fifo_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         async_fifo/dut2/\fifo_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         register_file/\rddata_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         async_fifo/dut2/\fifo_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         register_file/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         register_file/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         register_file/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         async_fifo/dut2/\fifo_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         async_fifo/dut2/\fifo_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         register_file/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         async_fifo/dut2/\fifo_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         register_file/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         async_fifo/dut2/\fifo_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         register_file/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         async_fifo/dut2/\fifo_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         register_file/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         async_fifo/dut2/\fifo_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         async_fifo/dut2/\fifo_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         async_fifo/dut2/\fifo_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         async_fifo/dut2/\fifo_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         register_file/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         async_fifo/dut2/\fifo_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         async_fifo/dut2/\fifo_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         register_file/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         register_file/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         async_fifo/dut2/\fifo_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         register_file/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         async_fifo/dut2/\fifo_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         async_fifo/dut2/\fifo_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         async_fifo/dut2/\fifo_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         async_fifo/dut2/\fifo_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         register_file/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         async_fifo/dut2/\fifo_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         async_fifo/dut2/\fifo_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         async_fifo/dut2/\fifo_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         register_file/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.825        */0.521         register_file/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         async_fifo/dut2/\fifo_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         async_fifo/dut2/\fifo_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         register_file/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         register_file/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.826        */0.557         UART_tx/uut1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         register_file/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         register_file/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         register_file/\reg_file_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         register_file/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         register_file/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         register_file/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut2/\fifo_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         async_fifo/dut4/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         register_file/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         register_file/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         register_file/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         register_file/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         register_file/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         async_fifo/dut2/\fifo_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         register_file/\reg_file_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         async_fifo/dut2/\fifo_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         register_file/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         register_file/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         register_file/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         register_file/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         async_fifo/dut2/\fifo_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         async_fifo/dut2/\fifo_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         register_file/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         async_fifo/dut2/\fifo_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.828        */0.517         uart_RX/dut0/\sampled_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         register_file/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         register_file/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         register_file/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         register_file/\rddata_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         register_file/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         async_fifo/dut2/\fifo_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         register_file/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         register_file/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         register_file/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         register_file/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         async_fifo/dut2/\fifo_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.830        */0.522         register_file/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.830        */0.522         async_fifo/dut2/\fifo_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.831        */0.520         async_fifo/dut2/\fifo_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         async_fifo/dut2/\fifo_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         register_file/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         async_fifo/dut2/\fifo_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         UART_tx/uut1/\parallel_data_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         UART_tx/uut1/\parallel_data_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         register_file/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         register_file/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         register_file/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         UART_tx/uut1/\parallel_data_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         UART_tx/uut1/\parallel_data_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         register_file/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut2/\fifo_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         async_fifo/dut4/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         async_fifo/dut2/\fifo_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         async_fifo/dut2/\fifo_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         register_file/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         register_file/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         async_fifo/dut2/\fifo_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         async_fifo/dut2/\fifo_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         register_file/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         register_file/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         register_file/\rddata_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         async_fifo/dut2/\fifo_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         async_fifo/dut2/\fifo_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         register_file/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         register_file/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         register_file/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         register_file/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         register_file/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         async_fifo/dut2/\fifo_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         UART_tx/uut1/\parallel_data_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         async_fifo/dut2/\fifo_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         async_fifo/dut2/\fifo_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         async_fifo/dut2/\fifo_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         register_file/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         UART_tx/uut1/\parallel_data_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         async_fifo/dut2/\fifo_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         register_file/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         async_fifo/dut2/\fifo_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         async_fifo/dut2/\fifo_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         async_fifo/dut2/\fifo_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         async_fifo/dut5/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         register_file/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         register_file/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         data_sync/dut1/\enable_sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         async_fifo/dut2/\fifo_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         UART_tx/uut2/parity_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         async_fifo/dut2/\fifo_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         async_fifo/dut2/\fifo_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         async_fifo/dut2/\fifo_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         async_fifo/dut2/\fifo_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         register_file/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         async_fifo/dut5/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         data_sync/dut1/\enable_sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         async_fifo/dut2/\fifo_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         async_fifo/dut2/\fifo_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         async_fifo/dut5/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         async_fifo/dut2/\fifo_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         async_fifo/dut2/\fifo_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         async_fifo/dut5/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         register_file/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         register_file/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         async_fifo/dut4/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         register_file/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         async_fifo/dut4/\q2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         async_fifo/dut5/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         async_fifo/dut4/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         async_fifo/dut2/\fifo_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.840        */0.518         ref_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.841        */0.521         UART_tx/uut1/\parallel_data_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.841        */0.521         async_fifo/dut5/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         register_file/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.844        */0.520         q1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.846        */0.520         async_fifo/dut4/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.849        */0.520         data_sync/dut3/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.849        */0.518         uart_RX/dut1/\data_bit_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.850        */0.516         uart_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.850        */0.520         async_fifo/dut4/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         async_fifo/dut4/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         async_fifo/dut4/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.851        */0.521         uart_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         async_fifo/dut5/\q2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.853        */0.519         async_fifo/dut5/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.853        */0.521         ref_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.854        */0.519         data_sync/dut2/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.855        */0.519         async_fifo/dut5/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.860        */0.518         async_fifo/dut5/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.862        */0.518         ref_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.863        */0.518         rx_div/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.871        */0.517         UART_tx/uut1/\parallel_data_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.871        */0.517         tx_div/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.873        */0.516         pulse_gen/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.882        */0.503         register_file/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.886        */0.504         register_file/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.891        */0.501         register_file/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.895        */0.527         register_file/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.318   */98.907        */0.482         register_file/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.319   */98.921        */0.481         register_file/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.361   */98.925        */0.439         q2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.933        */0.502         register_file/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.949        */0.412         async_fifo/dut5/\q2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.302   */98.954        */0.498         register_file/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.302   */98.954        */0.498         register_file/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.303   */98.957        */0.497         register_file/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.960        */0.412         uart_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.960        */0.410         async_fifo/dut5/\q2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.961        */0.533         sys_ctrl/\address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.962        */0.410         async_fifo/dut5/\q2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.962        */0.532         sys_ctrl/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.963        */0.410         uart_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.964        */0.410         async_fifo/dut5/\q2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.969        */0.409         async_fifo/dut5/\q2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.306   */98.972        */0.494         register_file/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.309   */98.985        */0.491         register_file/\reg_file_reg[1][4] /SI    1
@(R)->SCAN_CLK(R)	99.452   99.100/*        0.348/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.461   99.108/*        0.339/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.461   99.109/*        0.339/*         uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
UART_RX_CLK(R)->UART_TX_CLK(R)	216.600  213.436/*       54.200/*        start_glitch    1
UART_RX_CLK(R)->UART_TX_CLK(R)	216.600  */214.865       */54.200        stop_error    1
UART_RX_CLK(R)->UART_TX_CLK(R)	216.600  */215.303       */54.200        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8617.600 */8615.373      */54.200        tx_out    1
