{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707385389310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707385389311 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hyperram_system 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"hyperram_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707385389336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707385389466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707385389466 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385389576 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707385389576 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385389579 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385389579 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707385389579 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385389580 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707385389580 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_85t1:auto_generated\|ram_block1a0 " "Atom \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_85t1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1707385389583 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_85t1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1707385389583 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707385389896 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707385389905 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707385390407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707385390407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707385390407 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707385390407 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 7123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707385390414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 7125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707385390414 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707385390414 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707385390414 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707385390414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707385390418 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707385390569 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 " "The parameters of the PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 and the PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707385391077 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1707385391077 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385391125 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385391125 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707385391125 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385391127 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707385391127 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707385391129 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707385391129 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707385391631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707385391631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707385391631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707385391631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707385391631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1707385391631 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707385391658 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707385391682 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707385391718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707385391726 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707385391745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707385391747 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707385391747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "rwdsgen " "Overwriting existing clock: rwdsgen" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1707385391747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "shifted_clock " "Overwriting existing clock: shifted_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1707385391747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_x8 " "Overwriting existing clock: clk_x8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1707385391747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707385391747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707385391795 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385391797 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385391797 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1707385391797 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707385391831 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000    clk_10kHz " "100000.000    clk_10kHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50MHz " "  20.000    clk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500       clk_x8 " "   2.500       clk_x8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       hBusCk " "  20.000       hBusCk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      rwdsgen " "  20.000      rwdsgen" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 shifted_clock " "  20.000 shifted_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707385391832 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707385391832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G13 " "Automatically promoted avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G13" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Promoted node mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 7106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 6697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 3493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707385392269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|W_rf_wren " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|W_rf_wren" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707385392269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707385392269 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707385392269 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707385392270 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 3489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707385392270 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707385392909 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707385392915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707385392916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707385392924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707385392935 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707385392949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707385392949 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707385392960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707385393162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707385393168 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707385393168 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } } { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 116 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1707385393216 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1707385393216 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1707385393216 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 clk\[0\] hBusCk~output " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1707385393217 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 clk\[0\] hBusnCk~output " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusnCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1707385393217 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl " "Input port INCLK\[0\] of node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 116 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 16 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1707385393219 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 116 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1707385393219 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" is driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } } { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_altpll.v" 47 -1 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 116 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1707385393229 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/db/pll_x8_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 361 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 250 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1707385393229 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusnCk " "CK/CKn pin hBusnCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusnCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusnCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1707385393412 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusCk " "CK/CKn pin hBusCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1707385393412 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707385393420 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707385393428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707385394838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707385395807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707385395855 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707385400737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707385400738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707385401539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707385404914 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707385404914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707385406193 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1707385406193 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707385406193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707385406195 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.92 " "Total time spent on timing analysis during the Fitter is 2.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707385406402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707385406468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707385407219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707385407221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707385407829 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707385409607 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1707385410204 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1707385410220 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone 10 LP " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVTTL 23 " "Pin slowClk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { slowClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 24 " "Pin reset uses I/O standard 3.3-V LVTTL at 24" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCk 3.3-V LVTTL 25 " "Pin mcuSpiCk uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCs 3.3-V LVTTL 11 " "Pin mcuSpiCs uses I/O standard 3.3-V LVTTL at 11" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiCs } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCs" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVTTL 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVTTL at 10" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuUartTx } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[0\] 3.3-V LVTTL 58 " "Pin hBusD\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[1\] 3.3-V LVTTL 59 " "Pin hBusD\[1\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[2\] 3.3-V LVTTL 49 " "Pin hBusD\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[3\] 3.3-V LVTTL 50 " "Pin hBusD\[3\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[4\] 3.3-V LVTTL 46 " "Pin hBusD\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[5\] 3.3-V LVTTL 60 " "Pin hBusD\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[6\] 3.3-V LVTTL 65 " "Pin hBusD\[6\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[7\] 3.3-V LVTTL 66 " "Pin hBusD\[7\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusRwds 3.3-V LVTTL 51 " "Pin hBusRwds uses I/O standard 3.3-V LVTTL at 51" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusRwds } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusRwds" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[0\] 3.3-V LVTTL 33 " "Pin mcuSpiIo\[0\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[1\] 3.3-V LVTTL 32 " "Pin mcuSpiIo\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[2\] 3.3-V LVTTL 31 " "Pin mcuSpiIo\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[3\] 3.3-V LVTTL 28 " "Pin mcuSpiIo\[3\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVTTL 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVTTL at 7" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVTTL 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVTTL 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVTTL 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVTTL 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVTTL 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVTTL 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVTTL 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVTTL 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVTTL 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVTTL 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVTTL 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVTTL 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVTTL 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVTTL 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVTTL 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVTTL 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVTTL 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVTTL 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVTTL 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVTTL at 115" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVTTL 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVTTL 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVTTL 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVTTL 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVTTL 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVTTL 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVTTL 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVTTL 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVTTL 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVTTL 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVTTL 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVTTL 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVTTL 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVTTL 22 " "Pin mainClk uses I/O standard 3.3-V LVTTL at 22" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mainClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410220 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707385410220 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707385410222 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1707385410222 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "37 " "Following 37 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[0\] a permanently disabled " "Pin mcuSpiIo\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[1\] a permanently disabled " "Pin mcuSpiIo\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[2\] a permanently disabled " "Pin mcuSpiIo\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[3\] a permanently disabled " "Pin mcuSpiIo\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently disabled " "Pin lsasBus\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently disabled " "Pin lsasBus\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently disabled " "Pin lsasBus\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently disabled " "Pin lsasBus\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently disabled " "Pin lsasBus\[4\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently disabled " "Pin lsasBus\[5\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently disabled " "Pin lsasBus\[6\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently disabled " "Pin lsasBus\[7\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707385410222 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1707385410222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/output_files/hyperram_system.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system_e/output_files/hyperram_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707385410495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707385411335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 10:43:31 2024 " "Processing ended: Thu Feb  8 10:43:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707385411335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707385411335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707385411335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707385411335 ""}
