1 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
2 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
3 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
4 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
5 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
6 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
7 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
8 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
9 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
10 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
11 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
12 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
13 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
14 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
15 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
16 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
17 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
18 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
19 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
20 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
21 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
22 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
23 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
24 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
25 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
26 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
27 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
28 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
29 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
30 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
31 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
32 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
33 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
34 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
35 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
36 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
37 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
38 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
39 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
40 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
41 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
42 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
43 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
44 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
45 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
46 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
47 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
48 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
49 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
50 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
51 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
52 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
53 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
54 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
55 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
56 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
57 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
58 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
59 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
60 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
61 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
62 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
63 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
64 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
65 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
66 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
67 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
68 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
69 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
70 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
71 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
72 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
73 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
74 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
75 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
76 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
77 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
78 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
79 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
80 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
81 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
82 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
83 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
84 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
85 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
86 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
87 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
88 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
89 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
90 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
91 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
92 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
93 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
94 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
95 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
96 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
97 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
98 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
99 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
100 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
101 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
102 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
103 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
104 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
105 FPGA_VCCAUX_MON 0.009913 3.281250 0.032386 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
106 FPGA_VCCAUX_MON 0.009907 3.281250 0.032364 FPGA_VCCINT_MON -0.000194 1.093750 0.000200
