I 000047 55 779           1541770890373 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541770890374 2018.11.09 11:41:30)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code bfbbb7ebede8efa9baeaade5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1541770890371)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541770890394 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541770890395 2018.11.09 11:41:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code cecac69bc8989fd8ce9a8d959ac8cfc89dc9cbc8cf)
	(_ent
		(_time 1541770890392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541770890409 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541770890410 2018.11.09 11:41:30)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code dedad68cd8888fc8dbd1cb848cd8dfd88dd9dbd8da)
	(_ent
		(_time 1541770890407)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 3117          1541770890422 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541770890423 2018.11.09 11:41:30)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code ede9e7beefbaecfaebe9ffb7eaebbeebbeebe8eaef)
	(_ent
		(_time 1541770890420)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((memtoreg)(memtoreg))
				((memwrite)(memwrite))
				((branch)(branch))
				((alusrc)(alusrc))
				((c)(c))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((aluop)(aluop))
			)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 12856         1541770890466 struct
(_unit VHDL(datapath 0 6(struct 0 19))
	(_version vde)
	(_time 1541770890467 2018.11.09 11:41:30)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 1c18491b4e4a4c0a4f1e0c464c1b181a141a181a1d)
	(_ent
		(_time 1541770890441)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 59(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 60(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 60(_ent (_in))))
				(_port(_int d1 30 0 60(_ent (_in))))
				(_port(_int s -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 62(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 62(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 52(_ent)))
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 55(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 36(_ent (_in))))
				(_port(_int b 11 0 36(_ent (_in))))
				(_port(_int y 12 0 37(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 66(_ent((i 8)))))
				(_port(_int clock -1 0 67(_ent (_in))))
				(_port(_int clear -1 0 67(_ent (_in))))
				(_port(_int enable -1 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 68(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 69(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int we3 -1 0 29(_ent (_in))))
				(_port(_int ra1 8 0 30(_ent (_in))))
				(_port(_int ra2 8 0 30(_ent (_in))))
				(_port(_int wa3 8 0 30(_ent (_in))))
				(_port(_int wd3 9 0 31(_ent (_in))))
				(_port(_int rd1 10 0 32(_ent (_out))))
				(_port(_int rd2 10 0 32(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 46(_ent (_in))))
				(_port(_int c -1 0 47(_ent (_in))))
				(_port(_int y 16 0 48(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 41(_ent (_in))))
				(_port(_int y 14 0 42(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int b 5 0 21(_ent (_in))))
				(_port(_int alucontrol 6 0 22(_ent (_in))))
				(_port(_int result 7 0 23(_ent (_buffer))))
				(_port(_int zero -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 88(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 92(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 96(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_implicit)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 112(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_implicit)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((we3)(we3))
				((ra1)(ra1))
				((ra2)(ra2))
				((wa3)(wa3))
				((wd3)(wd3))
				((rd1)(rd1))
				((rd2)(rd2))
			)
		)
	)
	(_inst se 0 125(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((c)(c))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 134(_comp registrador_n)
		(_gen
			((N)((i 134)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_implicit)
			(_gen
				((N)((i 134)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 142(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst pcadd2 0 145(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 149(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 153(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 159(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_implicit)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 173(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_implicit)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 180(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int pcsrc -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 15(_ent(_buffer))))
		(_port(_int writedata 3 0 15(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 72(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 73(_arch(_uni))))
		(_sig(_int pcnext 18 0 73(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 74(_arch(_uni))))
		(_sig(_int pcplus4 18 0 74(_arch(_uni))))
		(_sig(_int pcbranch 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 78(_arch(_uni))))
		(_sig(_int s_writedata 21 0 78(_arch(_uni))))
		(_sig(_int s_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 82(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{133~downto~0}~13 0 83(_array -1((_dto i 133 i 0)))))
		(_sig(_int s_id 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{102~downto~0}~13 0 84(_array -1((_dto i 102 i 0)))))
		(_sig(_int s_ex 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{69~downto~0}~13 0 85(_array -1((_dto i 69 i 0)))))
		(_sig(_int s_mem 25 0 85(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 137(_array -1((_dto i 133 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 134(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 162(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 159(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 176(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 173(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(34))(_sens(12)(20)))))
			(line__129(_arch 1 0 129(_assignment(_trgt(17))(_sens(30(d_25_0))(30(d_63_60))))))
			(line__134(_arch 2 0 134(_assignment(_alias((~ANONYMOUS~38)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(35))(_sens(7)(16)(22)(24)(28)(30(d_63_32))))))
			(line__159(_arch 3 0 159(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(36))(_sens(21)(27)(29)(31(d_5_0))(31(d_69_38))))))
			(line__166(_arch 4 0 166(_assignment(_alias((zero)(s_ex(70))))(_simpleassign BUF)(_trgt(10))(_sens(32(70))))))
			(line__167(_arch 5 0 167(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(13))(_sens(32(d_69_38))))))
			(line__168(_arch 6 0 168(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(14))(_sens(32(d_37_6))))))
			(line__173(_arch 7 0 173(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(37))(_sens(15)(32(d_5_0))(32(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (32(70))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 1156          1541770890484 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541770890485 2018.11.09 11:41:30)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 2c2879282b7b7d3a79783876292a292a782a282a78)
	(_ent
		(_time 1541770890482)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541770890497 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541770890498 2018.11.09 11:41:30)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 3c386b393c6b3e2b3d3a2e666b3a6f3a6a3b3c3b3e)
	(_ent
		(_time 1541770890495)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 6602          1541770890511 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541770890512 2018.11.09 11:41:30)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4b4f13494d1c1a5d1c4d52114e4d4e4d1f4d424d1f)
	(_ent
		(_time 1541770890509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1520          1541770890526 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541770890527 2018.11.09 11:41:30)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5b5f5e58080c064d0f084f010f5d585d0f5d5a5d52)
	(_ent
		(_time 1541770890524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 4301          1541770890538 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541770890539 2018.11.09 11:41:30)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6a6e6f6a323c3e7d6b3f2e30326d6a6d696c3e6c63)
	(_ent
		(_time 1541770890536)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 891           1541770890545 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541770890546 2018.11.09 11:41:30)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 6a6e6f6b3e3c3679683f2e313e6d6269686c3e6d6f)
	(_ent
		(_time 1541770890543)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1618          1541770890557 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541770890558 2018.11.09 11:41:30)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 7a7f297b2e2d296c7e7f6320787c7f7d787c7f7c7d)
	(_ent
		(_time 1541770890555)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000054 55 1130          1541770890570 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541770890571 2018.11.09 11:41:30)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8a8fd984deddd99c828a99d1df8d888c8b8c8e8cdc)
	(_ent
		(_time 1541770890568)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1258          1541770890582 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541770890583 2018.11.09 11:41:30)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8a8fd884d2ddd99cde8c9fd1d38d8e8d898c838c8d)
	(_ent
		(_time 1541770890580)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541770890594 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541770890595 2018.11.09 11:41:30)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 999ccb96c3cbcf8e9acedac6ca9e9a9fca9a9b9e9a)
	(_ent
		(_time 1541770890592)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000045 55 1878          1541770890606 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541770890607 2018.11.09 11:41:30)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code a9acfcfea5fffebeaffbbbf3fdaffcafaaafa1aead)
	(_ent
		(_time 1541770890604)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((writedata)(writedata))
				((dataadr)(dataadr))
				((memwrite)(memwrite))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000045 55 2908          1541770890620 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541770890621 2018.11.09 11:41:30)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b9bcecede6efedaebfbcffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1541770890618)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000047 55 12659         1541770890651 struct
(_unit VHDL(datapath 0 6(struct 0 19))
	(_version vde)
	(_time 1541770890652 2018.11.09 11:41:30)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d8dc8d8ad18e88ce8bdac88288dfdcded0dedcded9)
	(_ent
		(_time 1541770890440)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 59(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 60(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 60(_ent (_in))))
				(_port(_int d1 30 0 60(_ent (_in))))
				(_port(_int s -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 62(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 62(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 52(_ent)))
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 55(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 36(_ent (_in))))
				(_port(_int b 11 0 36(_ent (_in))))
				(_port(_int y 12 0 37(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 66(_ent((i 8)))))
				(_port(_int clock -1 0 67(_ent (_in))))
				(_port(_int clear -1 0 67(_ent (_in))))
				(_port(_int enable -1 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 68(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 69(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int we3 -1 0 29(_ent (_in))))
				(_port(_int ra1 8 0 30(_ent (_in))))
				(_port(_int ra2 8 0 30(_ent (_in))))
				(_port(_int wa3 8 0 30(_ent (_in))))
				(_port(_int wd3 9 0 31(_ent (_in))))
				(_port(_int rd1 10 0 32(_ent (_out))))
				(_port(_int rd2 10 0 32(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 46(_ent (_in))))
				(_port(_int c -1 0 47(_ent (_in))))
				(_port(_int y 16 0 48(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 41(_ent (_in))))
				(_port(_int y 14 0 42(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int b 5 0 21(_ent (_in))))
				(_port(_int alucontrol 6 0 22(_ent (_in))))
				(_port(_int result 7 0 23(_ent (_buffer))))
				(_port(_int zero -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 88(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 92(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 96(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 112(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 125(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 134(_comp registrador_n)
		(_gen
			((N)((i 134)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 134)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 142(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 145(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 149(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 153(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 159(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 173(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 180(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int pcsrc -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 15(_ent(_buffer))))
		(_port(_int writedata 3 0 15(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 72(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 73(_arch(_uni))))
		(_sig(_int pcnext 18 0 73(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 74(_arch(_uni))))
		(_sig(_int pcplus4 18 0 74(_arch(_uni))))
		(_sig(_int pcbranch 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 78(_arch(_uni))))
		(_sig(_int s_writedata 21 0 78(_arch(_uni))))
		(_sig(_int s_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 82(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{133~downto~0}~13 0 83(_array -1((_dto i 133 i 0)))))
		(_sig(_int s_id 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{102~downto~0}~13 0 84(_array -1((_dto i 102 i 0)))))
		(_sig(_int s_ex 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{69~downto~0}~13 0 85(_array -1((_dto i 69 i 0)))))
		(_sig(_int s_mem 25 0 85(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 137(_array -1((_dto i 133 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 134(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 162(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 159(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 176(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 173(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(34))(_sens(20)(12)))))
			(line__129(_arch 1 0 129(_assignment(_trgt(17))(_sens(30(d_25_0))(30(d_63_60))))))
			(line__134(_arch 2 0 134(_assignment(_alias((~ANONYMOUS~38)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(35))(_sens(16)(22)(24)(28)(30(d_63_32))(7)))))
			(line__159(_arch 3 0 159(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(36))(_sens(21)(27)(29)(31(d_5_0))(31(d_69_38))))))
			(line__166(_arch 4 0 166(_assignment(_alias((zero)(s_ex(70))))(_simpleassign BUF)(_trgt(10))(_sens(32(70))))))
			(line__167(_arch 5 0 167(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(13))(_sens(32(d_69_38))))))
			(line__168(_arch 6 0 168(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(14))(_sens(32(d_37_6))))))
			(line__173(_arch 7 0 173(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(37))(_sens(32(d_5_0))(32(d_69_38))(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (32(70))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2877          1541770890665 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541770890666 2018.11.09 11:41:30)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code e7e3b5b4b6b0e6f0e1e3f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1541770890419)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 1738          1541770890677 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541770890678 2018.11.09 11:41:30)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e7e2b2b4e5b1b0f0e1b5f5bdb3e1b2e1e4e1efe0e3)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541772699047 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541772699048 2018.11.09 12:11:39)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code de8bd58cdf898fc889d8c784dbd8dbd88ad8d7d88a)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541772699069 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541772699070 2018.11.09 12:11:39)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code eebaeebdbeb9bdf8eaebf7b4ece8ebe9ece8ebe8e9)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541772699083 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541772699084 2018.11.09 12:11:39)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code feaaffaea2a9ade8aaf8eba5a7f9faf9fdf8f7f8f9)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541772699094 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541772699095 2018.11.09 12:11:39)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 0d590d0b0a5f5b1a0e5a4e525e0a0e0b5e0e0f0a0e)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541772699106 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541772699107 2018.11.09 12:11:39)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 1d491c1a4c4a4e0b151d0e46481a1f1b1c1b191b4b)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541772699118 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541772699119 2018.11.09 12:11:39)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1d484a1b4c4b410e1f485946491a151e1f1b491a18)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541772699131 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541772699132 2018.11.09 12:11:39)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2d787a29787a703b797e3977792b2e2b792b2c2b24)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541772699145 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541772699146 2018.11.09 12:11:39)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 3c693b393b6b6d2a69682866393a393a683a383a68)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541772699159 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541772699160 2018.11.09 12:11:39)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 4c19494e4c1b4e5b4d4a5e161b4a1f4a1a4b4c4b4e)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541772699172 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541772699173 2018.11.09 12:11:39)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5b0e59585a0d0a4d5b0f18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541772699185 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541772699186 2018.11.09 12:11:39)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6b3e696b6a3d3a7d6e647e31396d6a6d386c6e6d6f)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541772699198 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541772699199 2018.11.09 12:11:39)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7b2e797a2d2c2b6d7e2e69212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000045 55 2908          1541772699227 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541772699228 2018.11.09 12:11:39)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8ade8d848ddcde9d8c8fccd1db8d8e8cdc8d8a8d8e)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541772699233 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541772699234 2018.11.09 12:11:39)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9ace9d95cecccd8d9cc888c0ce9ccf9c999c929d9e)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541772729214 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541772729215 2018.11.09 12:12:09)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code abaeaafcadfcfabdfcadb2f1aeadaeadffada2adff)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541772729236 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541772729237 2018.11.09 12:12:09)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code babeb0eeeeede9acbebfa3e0b8bcbfbdb8bcbfbcbd)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541772729250 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541772729251 2018.11.09 12:12:09)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code cacec19f929d99dc9eccdf9193cdcecdc9ccc3cccd)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541772729261 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541772729262 2018.11.09 12:12:09)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code daded188d8888ccdd98d998589ddd9dc89d9d8ddd9)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541772729272 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541772729273 2018.11.09 12:12:09)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code e9ede3bae5bebaffe1e9fab2bceeebefe8efedefbf)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541772729284 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541772729285 2018.11.09 12:12:09)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e9ecb5bbe5bfb5faebbcadb2bdeee1eaebefbdeeec)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541772729297 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541772729298 2018.11.09 12:12:09)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code f9fca5a9f1aea4efadaaeda3adfffaffadfff8fff0)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541772729310 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541772729311 2018.11.09 12:12:09)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 080d050e545f591e5d5c1c520d0e0d0e5c0e0c0e5c)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541772729324 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541772729325 2018.11.09 12:12:09)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 181d171f434f1a0f191e0a424f1e4b1e4e1f181f1a)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541772729338 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541772729339 2018.11.09 12:12:09)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 282d202c737e793e287c6b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541772729351 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541772729352 2018.11.09 12:12:09)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 37323f32636166213238226d653136316430323133)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541772729364 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541772729365 2018.11.09 12:12:09)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 47424f45441017514212551d174143414341424045)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541772729385 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541772729386 2018.11.09 12:12:09)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 57520a54590103405600130d0f505750545103515e)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541772729391 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541772729392 2018.11.09 12:12:09)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 57535a54060103405152110c065053510150575053)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541772729397 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541772729398 2018.11.09 12:12:09)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 66626b66653031716034743c3260336065606e6162)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774441795 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774441796 2018.11.09 12:40:41)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 7c7f247d7b2b2d6a2b7a6526797a797a287a757a28)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774441819 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774441820 2018.11.09 12:40:41)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 8c8edf82dadbdf9a888995d68e8a898b8e8a898a8b)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774441831 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774441832 2018.11.09 12:40:41)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 9c9ece93c6cbcf8ac89a89c7c59b989b9f9a959a9b)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774441843 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774441844 2018.11.09 12:40:41)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code aba9f9fcaaf9fdbca8fce8f4f8aca8adf8a8a9aca8)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774441855 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774441856 2018.11.09 12:40:41)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code bbb9e8efecece8adb3bba8e0eebcb9bdbabdbfbded)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774441867 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774441868 2018.11.09 12:40:41)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code cbc8ce9f9c9d97d8c99e8f909fccc3c8c9cd9fccce)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774441879 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774441880 2018.11.09 12:40:41)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code cbc8ce9e989c96dd9f98df919fcdc8cd9fcdcacdc2)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774441892 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774441893 2018.11.09 12:40:41)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code dad98f88df8d8bcc8f8ece80dfdcdfdc8edcdedc8e)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774441907 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774441908 2018.11.09 12:40:41)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code eae9bdb9e8bde8fdebecf8b0bdecb9ecbcedeaede8)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774441922 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774441923 2018.11.09 12:40:41)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f9faa9a9a3afa8eff9adbaa2adfff8ffaafefcfff8)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774441936 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774441937 2018.11.09 12:40:41)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 090a5a0f535f581f0c061c535b0f080f5a0e0c0f0d)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774441949 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774441950 2018.11.09 12:40:41)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 191a4a1e144e490f1c4c0b43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774441969 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774441970 2018.11.09 12:40:41)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 282b2e2c297e7c3f297f6c72702f282f2b2e7c2e21)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774441976 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774441977 2018.11.09 12:40:41)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 383a6e3d666e6c2f3e3d7e63693f3c3e6e3f383f3c)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774441982 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774441983 2018.11.09 12:40:41)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 383a6e3d356e6f2f3e6a2a626c3e6d3e3b3e303f3c)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774486242 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774486243 2018.11.09 12:41:26)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 121413154445430445140b481714171446141b1446)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774486264 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774486265 2018.11.09 12:41:26)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 222528262575713426273b78202427252024272425)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774486277 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774486278 2018.11.09 12:41:26)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 31363a34396662276537246a683635363237383736)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774486288 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774486289 2018.11.09 12:41:26)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 41464a43131317564216021e124642471242434642)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774486299 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774486300 2018.11.09 12:41:26)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 50575a53550703465850430b055752565156545606)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774486311 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774486312 2018.11.09 12:41:26)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 50560c5255060c435205140b045758535256045755)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774486327 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774486328 2018.11.09 12:41:26)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 60663c6061373d763433743a346663663466616669)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774486343 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774486344 2018.11.09 12:41:26)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 70767c71242721662524642a757675762476747624)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774486357 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774486358 2018.11.09 12:41:26)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 7f79717e7a287d687e796d2528792c7929787f787d)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774486371 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774486372 2018.11.09 12:41:26)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8f8986818ad9de998fdbccd4db898e89dc888a898e)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774486385 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774486386 2018.11.09 12:41:26)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9f9996909ac9ce899a908ac5cd999e99cc989a999b)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774486397 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774486398 2018.11.09 12:41:26)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code aea8a7f9fff9feb8abfbbcf4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774486420 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774486421 2018.11.09 12:41:26)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code beb8e2eae2e8eaa9bfe9fae4e6b9beb9bdb8eab8b7)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774486426 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774486427 2018.11.09 12:41:26)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code cdcac198cf9b99dacbc88b969ccac9cb9bcacdcac9)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774486432 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774486433 2018.11.09 12:41:26)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code cdcac1989c9b9adacb9fdf9799cb98cbcecbc5cac9)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774520972 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774520973 2018.11.09 12:42:00)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c0ce9f95949791d697c6d99ac5c6c5c694c6c9c694)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774520995 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774520996 2018.11.09 12:42:00)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d0df8482d58783c6d4d5c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774521009 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774521010 2018.11.09 12:42:01)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e0efb5b3e9b7b3f6b4e6f5bbb9e7e4e7e3e6e9e6e7)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774521020 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774521021 2018.11.09 12:42:01)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code efe0babceabdb9f8ecb8acb0bce8ece9bcecede8ec)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774521032 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774521033 2018.11.09 12:42:01)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code efe0bbbcbcb8bcf9e7effcb4bae8ede9eee9ebe9b9)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774521044 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774521045 2018.11.09 12:42:01)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code fff1fdaeaca9a3ecfdaabba4abf8f7fcfdf9abf8fa)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774521056 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774521057 2018.11.09 12:42:01)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0e015a085a5953185a5d1a545a080d085a080f0807)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774521068 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774521069 2018.11.09 12:42:01)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 1e111a191f494f084b4a0a441b181b184a181a184a)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774521083 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774521084 2018.11.09 12:42:01)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 2e21282a28792c392f283c7479287d2878292e292c)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774521096 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774521097 2018.11.09 12:42:01)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2e212f2a28787f382e7a6d757a282f287d292b282f)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774521110 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774521111 2018.11.09 12:42:01)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3d323c383a6b6c2b383228676f3b3c3b6e3a383b39)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774521122 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774521123 2018.11.09 12:42:01)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4d424c4f1d1a1d5b48185f171d4b494b494b484a4f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774521144 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774521145 2018.11.09 12:42:01)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6c63386c363a387b6d3b2836346b6c6b6f6a386a65)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774521151 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774521152 2018.11.09 12:42:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c62686c693a387b6a692a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774521157 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774521158 2018.11.09 12:42:01)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 6c62686c3a3a3b7b6a3e7e36386a396a6f6a646b68)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774535539 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774535540 2018.11.09 12:42:15)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a3f6a2f4f4f4f2b5f4a5baf9a6a5a6a5f7a5aaa5f7)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774535562 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774535563 2018.11.09 12:42:15)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code b2e6b8e6b5e5e1a4b6b7abe8b0b4b7b5b0b4b7b4b5)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774535676 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774535677 2018.11.09 12:42:15)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 2f7b252b70787c397b293a7476282b282c29262928)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774535697 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774535698 2018.11.09 12:42:15)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 4f1b454d4a1d19584c180c101c484c491c4c4d484c)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774535709 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774535710 2018.11.09 12:42:15)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 5e0a555d0e090d48565e4d050b595c585f585a5808)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774535721 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774535722 2018.11.09 12:42:15)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5e0b035c0e08024d5c0b1a050a59565d5c580a595b)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774535732 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774535733 2018.11.09 12:42:15)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5e0b035d0a0903480a0d4a040a585d580a585f5857)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774535744 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774535745 2018.11.09 12:42:15)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 6e3b636e6f393f783b3a7a346b686b683a686a683a)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774535757 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774535758 2018.11.09 12:42:15)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 7e2b717f78297c697f786c2429782d7828797e797c)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774535769 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774535770 2018.11.09 12:42:15)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8dd885838adbdc9b8dd9ced6d98b8c8bde8a888b8c)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774535782 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774535783 2018.11.09 12:42:15)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9dc895929acbcc8b989288c7cf9b9c9bce9a989b99)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774535794 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774535795 2018.11.09 12:42:15)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9dc89592cdcacd8b98c88fc7cd9b999b999b989a9f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774535817 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774535818 2018.11.09 12:42:15)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code bce9e1e8e6eae8abbdebf8e6e4bbbcbbbfbae8bab5)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774535823 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774535824 2018.11.09 12:42:15)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bce8b1e8b9eae8abbab9fae7edbbb8baeabbbcbbb8)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774535829 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774535830 2018.11.09 12:42:15)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bce8b1e8eaeaebabbaeeaee6e8bae9babfbab4bbb8)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774812910 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774812911 2018.11.09 12:46:52)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 22242f267475733475243b782724272476242b2476)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774812934 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774812935 2018.11.09 12:46:52)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 41464743451612574544581b434744464347444746)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774812947 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774812948 2018.11.09 12:46:52)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 51565652590602470557440a085655565257585756)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774812960 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774812961 2018.11.09 12:46:52)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 51565652030307465206120e025652570252535652)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774812973 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774812974 2018.11.09 12:46:52)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 60676660653733766860733b356762666166646636)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774812986 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774812987 2018.11.09 12:46:52)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7076207075262c637225342b247778737276247775)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774812997 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774812998 2018.11.09 12:46:52)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8086d08e81d7dd96d4d394dad4868386d486818689)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774813009 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774813010 2018.11.09 12:46:53)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 8f898f818dd8de99dadb9bd58a898a89db898b89db)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774813022 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774813023 2018.11.09 12:46:53)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 8f898d818ad88d988e899dd5d889dc89d9888f888d)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774813034 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774813035 2018.11.09 12:46:53)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9f999a909ac9ce899fcbdcc4cb999e99cc989a999e)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774813047 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774813048 2018.11.09 12:46:53)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code aea8abf9a8f8ffb8aba1bbf4fca8afa8fda9aba8aa)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774813059 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774813060 2018.11.09 12:46:53)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code beb8bbeaefe9eea8bbebace4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12774         1541774813072 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541774813073 2018.11.09 12:46:53)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code cec8ce9b9a989ed89dc1de949ec9cac8c6c8cac8cf)
	(_ent
		(_time 1541774813069)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 136(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 145(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 148(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 152(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 156(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 162(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 176(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 183(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 139(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 136(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 165(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 162(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 179(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 176(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__136(_arch 2 0 136(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__162(_arch 3 0 162(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))))))
			(line__169(_arch 4 0 169(_assignment(_trgt(31))(_sens(4)(13(0))(30)))))
			(line__170(_arch 5 0 170(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__171(_arch 6 0 171(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__176(_arch 7 0 176(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 4348          1541774813091 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774813092 2018.11.09 12:46:53)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code dddb8d8f808b89cadc88998785dadddadedb89dbd4)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774813097 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774813098 2018.11.09 12:46:53)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code dddadd8fdf8b89cadbd89b868cdad9db8bdadddad9)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774813103 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774813104 2018.11.09 12:46:53)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code edeaedbebcbbbafaebbfffb7b9ebb8ebeeebe5eae9)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774827478 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774827479 2018.11.09 12:47:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 141149134443450243120d4e1112111240121d1240)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774827501 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774827502 2018.11.09 12:47:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 242072202573773220213d7e262221232622212223)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774827515 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774827516 2018.11.09 12:47:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3337643639646025673526686a34373430353a3534)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774827527 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774827528 2018.11.09 12:47:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 43471441131115544014001c104440451040414440)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774827539 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774827540 2018.11.09 12:47:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 52560451550501445a524109075550545354565404)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774827551 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774827552 2018.11.09 12:47:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5257525055040e415007160906555a515054065557)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774827566 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774827567 2018.11.09 12:47:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 6267626261353f743631763836646164366463646b)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774827581 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774827582 2018.11.09 12:47:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 727722732425236427266628777477742674767426)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774827596 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774827597 2018.11.09 12:47:07)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 8184d38fd3d68396808793dbd687d287d786818683)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774827610 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774827611 2018.11.09 12:47:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9194c49ec3c7c08791c5d2cac5979097c296949790)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774827623 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774827624 2018.11.09 12:47:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a1a4f4f6f3f7f0b7a4aeb4fbf3a7a0a7f2a6a4a7a5)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774827636 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774827637 2018.11.09 12:47:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b0b5e5e4b4e7e0a6b5e5a2eae0b6b4b6b4b6b5b7b2)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12774         1541774827649 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541774827650 2018.11.09 12:47:07)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c0c59095c19690d693cfd09a90c7c4c6c8c6c4c6c1)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 136(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 145(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 148(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 152(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 156(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 162(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 176(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 183(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 139(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 136(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 165(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 162(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 179(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 176(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__136(_arch 2 0 136(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__162(_arch 3 0 162(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))))))
			(line__169(_arch 4 0 169(_assignment(_trgt(31))(_sens(4)(13(0))(30)))))
			(line__170(_arch 5 0 170(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__171(_arch 6 0 171(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__176(_arch 7 0 176(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541774827664 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541774827665 2018.11.09 12:47:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code cfca989acf98ced8ca9edd95c8c99cc99cc9cac8cd)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541774827670 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774827671 2018.11.09 12:47:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code cfcacf9a90999bd8ce9a8b9597c8cfc8ccc99bc9c6)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774827676 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774827677 2018.11.09 12:47:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code cfcb9f9acf999bd8c9ca89949ec8cbc999c8cfc8cb)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774827682 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774827683 2018.11.09 12:47:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code dfdb8f8d8c8988c8d98dcd858bd98ad9dcd9d7d8db)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775348518 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775348519 2018.11.09 12:55:48)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 5b5e52585d0c0a4d0c5d42015e5d5e5d0f5d525d0f)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775348542 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775348543 2018.11.09 12:55:48)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 7a7e787b2e2d296c7e7f6320787c7f7d787c7f7c7d)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775348555 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775348556 2018.11.09 12:55:48)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8a8e8984d2ddd99cde8c9fd1d38d8e8d898c838c8d)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775348567 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775348568 2018.11.09 12:55:48)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8a8e898488d8dc9d89ddc9d5d98d898cd989888d89)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775348579 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775348580 2018.11.09 12:55:48)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9a9e9895cecdc98c929a89c1cf9d989c9b9c9e9ccc)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775348591 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775348592 2018.11.09 12:55:48)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a9acfdffa5fff5baabfcedf2fdaea1aaabaffdaeac)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775348604 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775348605 2018.11.09 12:55:48)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b9bcededb1eee4afedeaade3edbfbabfedbfb8bfb0)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775348618 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775348619 2018.11.09 12:55:48)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b9bcbdede4eee8afecedade3bcbfbcbfedbfbdbfed)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775348632 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775348633 2018.11.09 12:55:48)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code c9cccf9c939ecbdec8cfdb939ecf9acf9fcec9cecb)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775348645 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775348646 2018.11.09 12:55:48)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d8ddd98a838e89ced88c9b838cded9de8bdfddded9)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775348659 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775348660 2018.11.09 12:55:48)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e8ede9bbb3beb9feede7fdb2baeee9eebbefedeeec)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775348672 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775348673 2018.11.09 12:55:48)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f7f2f6a7f4a0a7e1f2a2e5ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541775348688 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775348689 2018.11.09 12:55:48)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 07020501565006100256155d000154015401020005)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775348694 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775348695 2018.11.09 12:55:48)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 17124210194143001642534d4f101710141143111e)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775348700 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775348701 2018.11.09 12:55:48)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 17131210464143001112514c461013114110171013)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775348706 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775348707 2018.11.09 12:55:48)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 17131210154140001145054d4311421114111f1013)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775366544 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775366545 2018.11.09 12:56:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code cacbc59fcf9d9bdc9dccd390cfcccfcc9eccc3cc9e)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775366568 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775366569 2018.11.09 12:56:06)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code dadade888e8d89ccdedfc380d8dcdfddd8dcdfdcdd)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775366614 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775366615 2018.11.09 12:56:06)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 09090d0f095e5a1f5d0f1c52500e0d0e0a0f000f0e)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775366638 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775366639 2018.11.09 12:56:06)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 28282c2c737a7e3f2b7f6b777b2f2b2e7b2b2a2f2b)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775366651 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775366652 2018.11.09 12:56:06)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 28282d2c257f7b3e20283b737d2f2a2e292e2c2e7e)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775366664 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775366665 2018.11.09 12:56:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 38396b3c356e642b3a6d7c636c3f303b3a3e6c3f3d)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775366676 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775366677 2018.11.09 12:56:06)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4746144541101a511314531d13414441134146414e)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775366690 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775366691 2018.11.09 12:56:06)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 57565454040006410203430d525152510351535103)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775366703 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775366704 2018.11.09 12:56:06)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 67666667333065706661753d306134613160676065)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775366716 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775366717 2018.11.09 12:56:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 76777077232027607622352d227077702571737077)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775366729 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775366730 2018.11.09 12:56:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 86878088d3d0d790838993dcd4808780d581838082)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775366741 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775366742 2018.11.09 12:56:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8687808884d1d69083d394dcd68082808280838184)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12818         1541775366756 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541775366757 2018.11.09 12:56:06)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code a5a4a6f2a1f3f5b3f6f3b5fff5a2a1a3ada3a1a3a4)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 185(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 181(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 178(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__172(_arch 5 0 172(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__173(_arch 6 0 173(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__178(_arch 7 0 178(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541775366801 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775366802 2018.11.09 12:56:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c4c5c0919693c5d3c195d69ec3c297c297c2c1c3c6)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775366807 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775366808 2018.11.09 12:56:06)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d4d58786d98280c3d581908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775366813 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775366814 2018.11.09 12:56:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d4d4d786868280c3d2d1928f85d3d0d282d3d4d3d0)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775366819 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775366820 2018.11.09 12:56:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d4d4d786d58283c3d286c68e80d281d2d7d2dcd3d0)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775460081 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775460082 2018.11.09 12:57:40)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 26752b227471773071203f7c2320232072202f2072)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775460103 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775460104 2018.11.09 12:57:40)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 356733303562662331302c6f373330323733303332)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775460116 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775460117 2018.11.09 12:57:40)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 45174247491216531143501e1c42414246434c4342)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775460128 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775460129 2018.11.09 12:57:40)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 55075256030703425602160a065256530656575256)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775460140 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775460141 2018.11.09 12:57:40)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 55075356550206435d55460e005257535453515303)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775460152 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775460153 2018.11.09 12:57:40)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 64373465653238776631203f30636c676662306361)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775460163 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775460164 2018.11.09 12:57:40)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 74272475712329622027602e20727772207275727d)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775460175 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775460176 2018.11.09 12:57:40)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 83d0838dd4d4d295d6d797d986858685d7858785d7)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775460189 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775460190 2018.11.09 12:57:40)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 93c0919cc3c49184929581c9c495c095c594939491)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775460203 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775460204 2018.11.09 12:57:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 93c0969cc3c5c28593c7d0c8c7959295c094969592)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775460217 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775460218 2018.11.09 12:57:40)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a3f0a6f4f3f5f2b5a6acb6f9f1a5a2a5f0a4a6a5a7)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775460230 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775460231 2018.11.09 12:57:40)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b2e1b7e6b4e5e2a4b7e7a0e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12839         1541775460244 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541775460245 2018.11.09 12:57:40)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c291c297c19492d49191d29892c5c6c4cac4c6c4c3)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 179(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 186(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 182(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 179(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__172(_arch 5 0 172(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__173(_arch 6 0 173(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__179(_arch 7 0 179(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541775460258 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775460259 2018.11.09 12:57:40)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d281d5808685d3c5d783c088d5d481d481d4d7d5d0)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775460264 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775460265 2018.11.09 12:57:40)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d2818280d98486c5d38796888ad5d2d5d1d486d4db)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775460270 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775460271 2018.11.09 12:57:40)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e1b3e1b2b6b7b5f6e7e4a7bab0e6e5e7b7e6e1e6e5)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775460276 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775460277 2018.11.09 12:57:40)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e1b3e1b2e5b7b6f6e7b3f3bbb5e7b4e7e2e7e9e6e5)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775534971 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775534972 2018.11.09 12:58:54)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code b0b6b1e4e4e7e1a6e7b6a9eab5b6b5b6e4b6b9b6e4)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775534993 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775534994 2018.11.09 12:58:54)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d0d7da82d58783c6d4d5c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775535020 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775535021 2018.11.09 12:58:55)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code dfd8d48d80888cc98bd9ca8486d8dbd8dcd9d6d9d8)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775535032 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775535033 2018.11.09 12:58:55)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code efe8e4bceabdb9f8ecb8acb0bce8ece9bcecede8ec)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775535045 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775535046 2018.11.09 12:58:55)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code fef9f4aeaea9ade8f6feeda5abf9fcf8fff8faf8a8)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775535059 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775535060 2018.11.09 12:58:55)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 0e0853095e58521d0c5b4a555a09060d0c085a090b)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775535075 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775535076 2018.11.09 12:58:55)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 1e1843194a4943084a4d0a444a181d184a181f1817)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775535090 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775535091 2018.11.09 12:58:55)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 2d2b20292d7a7c3b78793977282b282b792b292b79)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775535104 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775535105 2018.11.09 12:58:55)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 3d3b32383a6a3f2a3c3b2f676a3b6e3b6b3a3d3a3f)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775535116 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775535117 2018.11.09 12:58:55)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4d4b454f4a1b1c5b4d190e16194b4c4b1e4a484b4c)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775535130 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775535131 2018.11.09 12:58:55)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4d4b454f4a1b1c5b484258171f4b4c4b1e4a484b49)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775535144 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775535145 2018.11.09 12:58:55)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 5c5a545f0b0b0c4a59094e060c5a585a585a595b5e)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12987         1541775535157 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541775535158 2018.11.09 12:58:55)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 6c6a616c3e3a3c7a3f3e7c363c6b686a646a686a6d)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 14 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 180(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 187(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 183(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 180(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__172(_arch 5 0 172(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__173(_arch 6 0 173(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__174(_arch 7 0 174(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__180(_arch 8 0 180(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 15 -1)
)
I 000047 55 2681          1541775535175 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775535176 2018.11.09 12:58:55)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7b7d717a7f2c7a6c7e2a69217c7d287d287d7e7c79)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775535181 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775535182 2018.11.09 12:58:55)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8b8dd685d0dddf9c8adecfd1d38c8b8c888ddf8d82)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775535187 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775535188 2018.11.09 12:58:55)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8b8c86858fdddf9c8d8ecdd0da8c8f8ddd8c8b8c8f)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775535193 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775535194 2018.11.09 12:58:55)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8b8c8685dcdddc9c8dd999d1df8dde8d888d838c8f)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541780642850 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541780642851 2018.11.09 14:24:02)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 530353500404024504554a095655565507555a5507)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541780642873 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541780642874 2018.11.09 14:24:02)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 732278727524206577766a29717576747175767574)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541780642887 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541780642888 2018.11.09 14:24:02)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 82d3888c89d5d194d68497d9db85868581848b8485)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541780642899 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541780642900 2018.11.09 14:24:02)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 82d3888cd3d0d49581d5c1ddd1858184d181808581)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541780642911 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541780642912 2018.11.09 14:24:02)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 92c3999d95c5c1849a9281c9c795909493949694c4)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541780642928 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541780642929 2018.11.09 14:24:02)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a1f1fcf7a5f7fdb2a3f4e5faf5a6a9a2a3a7f5a6a4)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541780642939 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541780642940 2018.11.09 14:24:02)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b1e1ece5b1e6eca7e5e2a5ebe5b7b2b7e5b7b0b7b8)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541780642953 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541780642954 2018.11.09 14:24:02)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c191cc94949690d79495d59bc4c7c4c795c7c5c795)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541780642967 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541780642968 2018.11.09 14:24:02)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code d080df828387d2c7d1d6c28a87d683d686d7d0d7d2)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541780642979 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541780642980 2018.11.09 14:24:02)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e0b0e8b3b3b6b1f6e0b4a3bbb4e6e1e6b3e7e5e6e1)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541780642993 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541780642994 2018.11.09 14:24:02)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e0b0e8b3b3b6b1f6e5eff5bab2e6e1e6b3e7e5e6e4)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541780643005 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541780643006 2018.11.09 14:24:03)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f0a0f8a0f4a7a0e6f5a5e2aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12987         1541780643019 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541780643020 2018.11.09 14:24:03)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code ffaff2afa8a9afe9acadefa5aff8fbf9f7f9fbf9fe)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 14 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 180(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 187(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 183(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 180(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__172(_arch 5 0 172(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__173(_arch 6 0 173(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__174(_arch 7 0 174(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__180(_arch 8 0 180(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 15 -1)
)
I 000047 55 2681          1541780643033 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541780643034 2018.11.09 14:24:03)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0f5f5d090f580e180a5e1d5508095c095c090a080d)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541780643039 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541780643040 2018.11.09 14:24:03)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 0f5f0a0950595b180e5a4b5557080f080c095b0906)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541780643045 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541780643046 2018.11.09 14:24:03)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 1e4f4b191d484a09181b58454f191a1848191e191a)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541780643051 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541780643052 2018.11.09 14:24:03)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 1e4f4b194e484909184c0c444a184b181d1816191a)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541780828628 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541780828629 2018.11.09 14:27:08)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 095c560f545e581f5e0f10530c0f0c0f5d0f000f5d)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541780828651 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541780828652 2018.11.09 14:27:08)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 287c7c2c257f7b3e2c2d31722a2e2d2f2a2e2d2e2f)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541780828663 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541780828664 2018.11.09 14:27:08)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 37636232396064216331226c6e30333034313e3130)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541780828675 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541780828676 2018.11.09 14:27:08)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 376362326365612034607468643034316434353034)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541780828687 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541780828688 2018.11.09 14:27:08)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 47131345451014514f47541c124045414641434111)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541780828700 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541780828701 2018.11.09 14:27:08)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5702555555010b445502130c03505f545551035052)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541780828712 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541780828713 2018.11.09 14:27:08)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5702555451000a410304430d03515451035156515e)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541780828725 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541780828726 2018.11.09 14:27:08)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 66333466343137703332723c636063603260626032)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541780828738 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541780828739 2018.11.09 14:27:08)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 76232677232174617770642c217025702071767174)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541780828752 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541780828753 2018.11.09 14:27:08)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 86d3d188d3d0d79086d2c5ddd2808780d581838087)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541780828766 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541780828767 2018.11.09 14:27:08)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 95c0c29ac3c3c483909a80cfc7939493c692909391)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541780828778 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541780828779 2018.11.09 14:27:08)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 95c0c29a94c2c58390c087cfc59391939193909297)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12987         1541780828792 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541780828793 2018.11.09 14:27:08)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code a5f0f7f2a1f3f5b3f6f7b5fff5a2a1a3ada3a1a3a4)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 14 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 180(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 187(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 183(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 180(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__172(_arch 5 0 172(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__173(_arch 6 0 173(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__174(_arch 7 0 174(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__180(_arch 8 0 180(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 15 -1)
)
I 000047 55 2681          1541780828807 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541780828808 2018.11.09 14:27:08)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code b4e1e1e0e6e3b5a3b1e5a6eeb3b2e7b2e7b2b1b3b6)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541780828813 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541780828814 2018.11.09 14:27:08)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code b4e1b6e0b9e2e0a3b5e1f0eeecb3b4b3b7b2e0b2bd)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541780828819 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541780828820 2018.11.09 14:27:08)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code c4909691969290d3c2c1829f95c3c0c292c3c4c3c0)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1949          1541780828825 test
(_unit VHDL(testbench 0 6(test 0 12))
	(_version vde)
	(_time 1541780828826 2018.11.09 14:27:08)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code c4909691c59293d3c393d69e90c291c2c7c2ccc3c0)
	(_ent
		(_time 1541780828823)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int writedata 1 0 15(_ent (_out))))
				(_port(_int dataadr 1 0 15(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 24(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(s_writedata))
			((dataadr)(s_dataadr))
			((memwrite)(s_memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 8(_ent(_out))))
		(_port(_int dataadr 0 0 8(_ent(_out))))
		(_port(_int certo -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_writedata 2 0 18(_arch(_uni))))
		(_sig(_int s_dataadr 2 0 18(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 20(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((writedata)(s_writedata)))(_trgt(2))(_sens(5)))))
			(line__27(_arch 1 0 27(_assignment(_alias((dataadr)(s_dataadr)))(_trgt(3))(_sens(6)))))
			(line__50(_arch 2 0 50(_prcs(_trgt(4))(_sens(0)(5)(6))(_dssslsensitivity 1)(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . test 3 -1)
)
I 000047 55 6602          1541781010372 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541781010373 2018.11.09 14:30:10)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code efe0e2bcedb8bef9b8e9f6b5eae9eae9bbe9e6e9bb)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541781010395 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541781010396 2018.11.09 14:30:10)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0e0009085e595d180a0b17540c080b090c080b0809)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541781010409 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541781010410 2018.11.09 14:30:10)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0e00080852595d185a081b5557090a090d08070809)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541781010423 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541781010424 2018.11.09 14:30:10)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1e101819184c48091d495d414d191d184d1d1c191d)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541781010438 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541781010439 2018.11.09 14:30:10)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 2d232a297c7a7e3b252d3e76782a2f2b2c2b292b7b)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541781010451 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541781010452 2018.11.09 14:30:10)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3d326c396c6b612e3f687966693a353e3f3b693a38)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541781010463 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541781010464 2018.11.09 14:30:10)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4d421c4f181a105b191e5917194b4e4b194b4c4b44)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541781010478 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541781010479 2018.11.09 14:30:10)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 5c535d5f5b0b0d4a09084806595a595a085a585a08)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541781010491 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541781010492 2018.11.09 14:30:10)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 6c636f6c6c3b6e7b6d6a7e363b6a3f6a3a6b6c6b6e)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541781010504 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541781010505 2018.11.09 14:30:10)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7c73787d7c2a2d6a7c283f27287a7d7a2f7b797a7d)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541781010518 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541781010519 2018.11.09 14:30:10)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7c73787d7c2a2d6a797369262e7a7d7a2f7b797a78)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541781010531 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541781010532 2018.11.09 14:30:10)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8b848f85dddcdb9d8ede99d1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12987         1541781010545 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541781010546 2018.11.09 14:30:10)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 9b949a94c8cdcb8dc8c98bc1cb9c9f9d939d9f9d9a)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 14 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 180(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 187(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 183(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 180(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(21)(13)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(17)(23)(25)(29)(32(d_63_32))(32(0))(3)(4)(5)(7)(9)(11)))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__172(_arch 5 0 172(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__173(_arch 6 0 173(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__174(_arch 7 0 174(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__180(_arch 8 0 180(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(34(d_5_0))(34(d_69_38))(34(103))(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 15 -1)
)
I 000047 55 2681          1541781010560 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541781010561 2018.11.09 14:30:10)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code aaa5acfdadfdabbdaffbb8f0adacf9acf9acafada8)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541781010566 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541781010567 2018.11.09 14:30:10)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code aaa5fbfdf2fcfebdabffeef0f2adaaada9acfeaca3)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541781010572 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541781010573 2018.11.09 14:30:10)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bab4bbeebdeceeadbcbffce1ebbdbebcecbdbabdbe)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541781010578 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541781010579 2018.11.09 14:30:10)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bab4bbeeeeecedadbce8a8e0eebcefbcb9bcb2bdbe)
	(_ent
		(_time 1541781010576)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541784172207 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541784172208 2018.11.09 15:22:52)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f2a0f8a2a4a5a3e4a5f4eba8f7f4f7f4a6f4fbf4a6)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541784172230 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541784172231 2018.11.09 15:22:52)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 025104040555511406071b58000407050004070405)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541784172244 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541784172245 2018.11.09 15:22:52)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1241151519454104461407494b15161511141b1415)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541784172256 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541784172257 2018.11.09 15:22:52)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 21722625737377362276627e722622277222232622)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541784172268 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541784172269 2018.11.09 15:22:52)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 21722725257672372921327a742623272027252777)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541784172282 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541784172283 2018.11.09 15:22:52)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3163613535676d223364756a653639323337653634)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541784172296 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541784172297 2018.11.09 15:22:52)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4012104241171d561413541a144643461446414649)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541784172310 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541784172311 2018.11.09 15:22:52)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 50025053040701460504440a555655560456545604)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541784172326 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541784172327 2018.11.09 15:22:52)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 60326260333762776166723a376633663667606762)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541784172339 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541784172340 2018.11.09 15:22:52)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6f3d6a6f6a393e796f3b2c343b696e693c686a696e)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541784172353 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541784172354 2018.11.09 15:22:52)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7f2d7a7e7a292e697a706a252d797e792c787a797b)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541784172365 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541784172366 2018.11.09 15:22:52)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7f2d7a7e2d282f697a2a6d252f797b797b797a787d)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541784172381 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541784172382 2018.11.09 15:22:52)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9ecc99919dc99f899bcf8cc49998cd98cd989b999c)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541784172387 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541784172388 2018.11.09 15:22:52)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9eccce91c2c8ca899fcbdac4c6999e999d98ca9897)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541784172394 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541784172395 2018.11.09 15:22:52)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9ecd9e919dc8ca89989bd8c5cf999a98c8999e999a)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541784172400 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541784172401 2018.11.09 15:22:52)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code aefdaef9fef8f9b9a8fcbcf4faa8fba8ada8a6a9aa)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541784179614 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541784179615 2018.11.09 15:22:59)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e1b1e8b2b4b6b0f7b6e7f8bbe4e7e4e7b5e7e8e7b5)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541784179637 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541784179638 2018.11.09 15:22:59)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code f0a1f2a0f5a7a3e6f4f5e9aaf2f6f5f7f2f6f5f6f7)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541784179651 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541784179652 2018.11.09 15:22:59)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 00510206095753165406155b590704070306090607)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541784179664 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541784179665 2018.11.09 15:22:59)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 0f5e0d090a5d59180c584c505c080c095c0c0d080c)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541784179676 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541784179677 2018.11.09 15:22:59)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0f5e0c095c585c19070f1c545a080d090e090b0959)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541784179688 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541784179689 2018.11.09 15:22:59)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1f4f4a194c49430c1d4a5b444b18171c1d194b181a)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541784179702 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541784179703 2018.11.09 15:22:59)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2f7f7a2b787872397b7c3b757b292c297b292e2926)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541784179716 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541784179717 2018.11.09 15:22:59)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 3e6e3b3b3f696f286b6a2a643b383b386a383a386a)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541784179733 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541784179734 2018.11.09 15:22:59)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 4e1e494c48194c594f485c1419481d4818494e494c)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541784179747 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541784179748 2018.11.09 15:22:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5e0e5e5d58080f485e0a1d050a585f580d595b585f)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541784179762 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541784179763 2018.11.09 15:22:59)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6d3d6d6d6a3b3c7b686278373f6b6c6b3e6a686b69)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541784179775 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541784179776 2018.11.09 15:22:59)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7d2d7d7c2d2a2d6b78286f272d7b797b797b787a7f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 13359         1541784179789 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541784179790 2018.11.09 15:22:59)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 8cdc8982dedadc9ade8f9cd6dc8b888a848a888a8d)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 14 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst recover 0 104(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pc))
			((Q)(_open))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 143(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 159(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 163(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 170(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 186(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 193(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 146(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 143(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 173(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 170(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 189(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 186(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__143(_arch 2 0 143(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__170(_arch 3 0 170(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__177(_arch 4 0 177(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__178(_arch 5 0 178(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__179(_arch 6 0 179(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__180(_arch 7 0 180(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__186(_arch 8 0 186(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 15 -1)
)
I 000047 55 2681          1541784179804 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541784179805 2018.11.09 15:22:59)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9ccc9e9399cb9d8b99cd8ec69b9acf9acf9a999b9e)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541784179810 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541784179811 2018.11.09 15:22:59)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9cccc993c6cac88b9dc9d8c6c49b9c9b9f9ac89a95)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541784179816 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541784179817 2018.11.09 15:22:59)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9ccd999399cac88b9a99dac7cd9b989aca9b9c9b98)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541784179822 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541784179823 2018.11.09 15:22:59)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code acfda9fbfafafbbbaafebef6f8aaf9aaafaaa4aba8)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541784737829 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541784737830 2018.11.09 15:32:17)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 5c5d505f5b0b0d4a0b5a4506595a595a085a555a08)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541784737852 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541784737853 2018.11.09 15:32:17)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 7b7b7c7a2c2c286d7f7e6221797d7e7c797d7e7d7c)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541784737866 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541784737867 2018.11.09 15:32:17)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8b8b8d85d0dcd89ddf8d9ed0d28c8f8c888d828d8c)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541784737878 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541784737879 2018.11.09 15:32:17)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8b8b8d858ad9dd9c88dcc8d4d88c888dd888898c88)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541784737890 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541784737891 2018.11.09 15:32:17)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9a9a9d95cecdc98c929a89c1cf9d989c9b9c9e9ccc)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541784737904 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541784737905 2018.11.09 15:32:17)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code aaabfbfcfefcf6b9a8ffeef1feada2a9a8acfeadaf)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541784737918 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541784737919 2018.11.09 15:32:17)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b9b8e8edb1eee4afedeaade3edbfbabfedbfb8bfb0)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541784737932 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541784737933 2018.11.09 15:32:17)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c9c8c89c949e98df9c9ddd93cccfcccf9dcfcdcf9d)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000053 55 1030          1541784737947 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541784737948 2018.11.09 15:32:17)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code d9d8da8b838edbced8dfcb838edf8adf8fded9dedb)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541784737960 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541784737961 2018.11.09 15:32:17)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e8e9ecbbb3beb9fee8bcabb3bceee9eebbefedeee9)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541784737974 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541784737975 2018.11.09 15:32:17)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e8e9ecbbb3beb9feede7fdb2baeee9eebbefedeeec)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541784737987 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541784737988 2018.11.09 15:32:17)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f8f9fca8f4afa8eefdadeaa2a8fefcfefcfefdfffa)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12992         1541784738001 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541784738002 2018.11.09 15:32:18)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 08090a0e015e581e5a091852580f0c0e000e0c0e09)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 11 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 12 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 103(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst recover 0 106(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pc))
			((Q)(_open))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst if_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 127(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 134(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 145(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 154(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 157(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 165(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 172(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 188(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 195(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 114(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 148(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 145(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 175(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 172(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 191(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 188(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__138(_arch 1 0 138(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__145(_arch 2 0 145(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__172(_arch 3 0 172(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__179(_arch 4 0 179(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__180(_arch 5 0 180(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__181(_arch 6 0 181(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__182(_arch 7 0 182(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__188(_arch 8 0 188(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 13 -1)
)
I 000047 55 2681          1541784738016 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541784738017 2018.11.09 15:32:18)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 17161210464016001246054d101144114411121015)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541784738022 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541784738023 2018.11.09 15:32:18)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 17164510194143001642534d4f101710141143111e)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541784738028 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541784738029 2018.11.09 15:32:18)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 27272523767173302122617c762023217120272023)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541784738034 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541784738035 2018.11.09 15:32:18)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 27272523257170302175357d7321722124212f2023)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541784756765 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541784756766 2018.11.09 15:32:36)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 55010a560402044302534c0f5053505301535c5301)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541784756788 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541784756789 2018.11.09 15:32:36)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 742120757523276270716d2e767271737672717273)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541784756803 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541784756804 2018.11.09 15:32:36)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 84d1d18a89d3d792d08291dfdd83808387828d8283)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541784756816 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541784756817 2018.11.09 15:32:36)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 84d1d18ad3d6d29387d3c7dbd7838782d787868387)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541784756828 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541784756829 2018.11.09 15:32:36)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 94c1c09b95c3c7829c9487cfc193969295929092c2)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541784756842 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541784756843 2018.11.09 15:32:36)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a3f7a1f5a5f5ffb0a1f6e7f8f7a4aba0a1a5f7a4a6)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541784756854 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541784756855 2018.11.09 15:32:36)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b3e7b1e7b1e4eea5e7e0a7e9e7b5b0b5e7b5b2b5ba)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541784756869 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541784756870 2018.11.09 15:32:36)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c3979196949492d59697d799c6c5c6c597c5c7c597)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541784756882 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541784756883 2018.11.09 15:32:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d2868580838483c4d286918986d4d3d481d5d7d4d3)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541784756897 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541784756898 2018.11.09 15:32:36)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e2b6b5b1b3b4b3f4e7edf7b8b0e4e3e4b1e5e7e4e6)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541784756910 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541784756911 2018.11.09 15:32:36)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e2b6b5b1e4b5b2f4e7b7f0b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12992         1541784756926 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541784756927 2018.11.09 15:32:36)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code f1a5a3a1f1a7a1e7a3f0e1aba1f6f5f7f9f7f5f7f0)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 11 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 12 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 103(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst recover 0 106(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pc))
			((Q)(_open))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst if_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 127(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 134(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 145(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 154(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 157(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 165(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 172(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 188(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 195(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 114(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 148(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 145(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 175(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 172(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 191(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 188(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__138(_arch 1 0 138(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__145(_arch 2 0 145(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__172(_arch 3 0 172(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__179(_arch 4 0 179(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__180(_arch 5 0 180(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__181(_arch 6 0 181(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__182(_arch 7 0 182(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__188(_arch 8 0 188(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 13 -1)
)
I 000047 55 2681          1541784756941 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541784756942 2018.11.09 15:32:36)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 01540207565600160450135b060752075207040603)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541784756947 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541784756948 2018.11.09 15:32:36)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 11444516194745061044554b491611161217451718)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541784756957 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541784756958 2018.11.09 15:32:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 11451516464745061714574a401615174716111615)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541784756963 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541784756964 2018.11.09 15:32:36)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 20742424257677372672327a742675262326282724)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541784772096 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541784772097 2018.11.09 15:32:52)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 35656e306462642362332c6f3033303361333c3361)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541784772121 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541784772122 2018.11.09 15:32:52)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 550405565502064351504c0f575350525753505352)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541784772134 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541784772135 2018.11.09 15:32:52)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 64353564693337723062713f3d63606367626d6263)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541784772146 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541784772147 2018.11.09 15:32:52)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 64353564333632736733273b376367623767666367)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541784772159 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541784772160 2018.11.09 15:32:52)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 74252475752327627c74672f217376727572707222)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541784772173 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541784772174 2018.11.09 15:32:52)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 83d3858c85d5df9081d6c7d8d7848b808185d78486)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541784772185 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541784772186 2018.11.09 15:32:52)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 93c3959c91c4ce85c7c087c9c7959095c79592959a)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541784772198 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541784772199 2018.11.09 15:32:52)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code a3f3f5f4f4f4f2b5f6f7b7f9a6a5a6a5f7a5a7a5f7)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541784772209 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541784772210 2018.11.09 15:32:52)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b2e2e1e6e3e4e3a4b2e6f1e9e6b4b3b4e1b5b7b4b3)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541784772223 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541784772224 2018.11.09 15:32:52)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code b2e2e1e6e3e4e3a4b7bda7e8e0b4b3b4e1b5b7b4b6)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541784772236 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541784772237 2018.11.09 15:32:52)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code c2929197c49592d4c797d09892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12992         1541784772250 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541784772251 2018.11.09 15:32:52)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d2828480d18482c480d3c28882d5d6d4dad4d6d4d3)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 11 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 12 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 103(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst recover 0 106(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pc))
			((Q)(_open))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst if_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 127(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 134(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 145(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 154(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 157(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 165(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 172(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 188(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 195(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 114(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 148(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 145(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 175(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 172(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 191(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 188(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__138(_arch 1 0 138(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__145(_arch 2 0 145(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__172(_arch 3 0 172(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__179(_arch 4 0 179(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__180(_arch 5 0 180(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__181(_arch 6 0 181(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__182(_arch 7 0 182(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__188(_arch 8 0 188(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 13 -1)
)
I 000047 55 2681          1541784772265 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541784772266 2018.11.09 15:32:52)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code e1b1b0b2b6b6e0f6e4b0f3bbe6e7b2e7b2e7e4e6e3)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541784772271 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541784772272 2018.11.09 15:32:52)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code e1b1e7b2e9b7b5f6e0b4a5bbb9e6e1e6e2e7b5e7e8)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541784772277 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541784772278 2018.11.09 15:32:52)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f1a0a7a1a6a7a5e6f7f4b7aaa0f6f5f7a7f6f1f6f5)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541784772283 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541784772284 2018.11.09 15:32:52)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code f1a0a7a1f5a7a6e6f7a3e3aba5f7a4f7f2f7f9f6f5)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541798328628 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541798328629 2018.11.09 19:18:48)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 693b6669343e387f3e6f70336c6f6c6f3d6f606f3d)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541798328654 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541798328655 2018.11.09 19:18:48)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 88db8c8685dfdb9e8c8d91d28a8e8d8f8a8e8d8e8f)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541798328670 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541798328671 2018.11.09 19:18:48)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 97c4929899c0c481c39182ccce90939094919e9190)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541798328682 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541798328683 2018.11.09 19:18:48)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 97c49298c3c5c18094c0d4c8c4909491c494959094)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541798328694 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541798328695 2018.11.09 19:18:48)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code a7f4a3f0a5f0f4b1afa7b4fcf2a0a5a1a6a1a3a1f1)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541798328706 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541798328707 2018.11.09 19:18:48)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a7f5f5f1a5f1fbb4a5f2e3fcf3a0afa4a5a1f3a0a2)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541798328717 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541798328718 2018.11.09 19:18:48)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b7e5e5e3b1e0eaa1e3e4a3ede3b1b4b1e3b1b6b1be)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541798328733 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541798328734 2018.11.09 19:18:48)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d684d484848187c08382c28cd3d0d3d082d0d2d082)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541798328746 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541798328747 2018.11.09 19:18:48)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e6b4e1b5b3b0b7f0e6b2a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541798328761 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541798328762 2018.11.09 19:18:48)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e6b4e1b5b3b0b7f0e3e9f3bcb4e0e7e0b5e1e3e0e2)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541798328775 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541798328776 2018.11.09 19:18:48)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f5a7f2a5f4a2a5e3f0a0e7afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541798328795 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541798328796 2018.11.09 19:18:48)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 05570103565204120054175f020356035603000207)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541798328801 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541798328802 2018.11.09 19:18:48)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 14464713194240031541504e4c131413171240121d)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541798328809 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541798328810 2018.11.09 19:18:48)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 24772720767270332221627f752320227223242320)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541798328817 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541798328818 2018.11.09 19:18:48)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 24772720257273332276367e7022712227222c2320)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541798343696 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541798343697 2018.11.09 19:19:03)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 3f38373a3d686e29683926653a393a396b3936396b)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541798343720 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541798343721 2018.11.09 19:19:03)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 4f494c4d1c181c594b4a56154d494a484d494a4948)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541798343735 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541798343736 2018.11.09 19:19:03)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 6e686c6e32393d783a687b3537696a696d68676869)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541798343746 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541798343747 2018.11.09 19:19:03)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 7e787c7f782c28697d293d212d797d782d7d7c797d)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541798343757 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541798343758 2018.11.09 19:19:03)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8d8b8e83dcdade9b858d9ed6d88a8f8b8c8b898bdb)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541798343769 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541798343770 2018.11.09 19:19:03)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 8d8ad882dcdbd19e8fd8c9d6d98a858e8f8bd98a88)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541798343781 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541798343782 2018.11.09 19:19:03)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 9d9ac892c8cac08bc9ce89c7c99b9e9bc99b9c9b94)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541798343794 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541798343795 2018.11.09 19:19:03)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code acaba9fbabfbfdbaf9f8b8f6a9aaa9aaf8aaa8aaf8)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541798343806 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541798343807 2018.11.09 19:19:03)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code bcbbbce8bceaedaabce8ffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541798343819 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541798343820 2018.11.09 19:19:03)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code bcbbbce8bceaedaab9b3a9e6eebabdbaefbbb9bab8)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541798343831 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541798343832 2018.11.09 19:19:03)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code cccbcc999b9b9cdac999de969ccac8cac8cac9cbce)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 13457         1541798343844 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541798343845 2018.11.09 19:19:03)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code dbdcde89888d8bcd898ecb818bdcdfddd3dddfddda)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 32 0 61(_ent (_in))))
				(_port(_int d1 32 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 33 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 32 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 33 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 8)))
		)
		(_port
			((d0)(~ANONYMOUS~38))
			((d1)(_string \"00000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 8)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 150(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~40))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 159(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 162(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 166(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 170(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 177(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~44))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 193(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~50))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 200(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 26 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 27 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 141(_array -1((_dto i 7 i 0)))))
		(_sig(_int ~ANONYMOUS~38 28 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 153(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 150(_arch(_uni))))
		(_type(_int ~ANONYMOUS~45 0 180(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~44 30 0 177(_arch(_uni))))
		(_type(_int ~ANONYMOUS~51 0 196(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~50 31 0 193(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__150(_arch 3 0 150(_assignment(_alias((~ANONYMOUS~40)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__177(_arch 4 0 177(_assignment(_alias((~ANONYMOUS~44)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__184(_arch 5 0 184(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__185(_arch 6 0 185(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__186(_arch 7 0 186(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__187(_arch 8 0 187(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__193(_arch 9 0 193(_assignment(_alias((~ANONYMOUS~50)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541798343860 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541798343861 2018.11.09 19:19:03)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code ebece9b8efbceafceebaf9b1ecedb8edb8edeeece9)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541798343866 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541798343867 2018.11.09 19:19:03)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code fbfcaeaba0adafecfaaebfa1a3fcfbfcf8fdaffdf2)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541798343872 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541798343873 2018.11.09 19:19:03)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code fbfdfeabffadafecfdfebda0aafcfffdadfcfbfcff)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541798343878 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541798343879 2018.11.09 19:19:03)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code fbfdfeabacadacecfda9e9a1affdaefdf8fdf3fcff)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541798353133 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541798353134 2018.11.09 19:19:13)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 1d18121a1d4a4c0b4a1b0447181b181b491b141b49)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541798353155 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541798353156 2018.11.09 19:19:13)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 3c3838396a6b6f2a383925663e3a393b3e3a393a3b)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541798353168 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541798353169 2018.11.09 19:19:13)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3c383939666b6f2a683a2967653b383b3f3a353a3b)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541798353180 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541798353181 2018.11.09 19:19:13)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 4b4f4e494a191d5c481c0814184c484d1848494c48)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541798353191 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541798353192 2018.11.09 19:19:13)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 4b4f4f491c1c185d434b58101e4c494d4a4d4f4d1d)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541798353203 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541798353204 2018.11.09 19:19:13)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5b5e09590c0d0748590e1f000f5c5358595d0f5c5e)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541798353215 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541798353216 2018.11.09 19:19:13)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 6b6e396b383c367d3f387f313f6d686d3f6d6a6d62)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541798353230 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541798353231 2018.11.09 19:19:13)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 8a8f88848fdddb9cdfde9ed08f8c8f8cde8c8e8cde)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541798353245 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541798353246 2018.11.09 19:19:13)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9a9f9d9598cccb8c9aced9c1ce9c9b9cc99d9f9c9b)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541798353258 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541798353259 2018.11.09 19:19:13)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9a9f9d9598cccb8c9f958fc0c89c9b9cc99d9f9c9e)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541798353271 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541798353272 2018.11.09 19:19:13)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code a9acaefea4fef9bfacfcbbf3f9afadafadafacaeab)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 13457         1541798353286 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541798353287 2018.11.09 19:19:13)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code b9bcbbedb1efe9afebeca9e3e9bebdbfb1bfbdbfb8)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 32 0 61(_ent (_in))))
				(_port(_int d1 32 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 33 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 32 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 33 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 8)))
		)
		(_port
			((d0)(~ANONYMOUS~38))
			((d1)(_string \"00000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 8)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 150(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~40))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 159(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 162(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 166(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 170(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 177(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~44))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 193(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~50))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 200(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 26 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 27 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 141(_array -1((_dto i 7 i 0)))))
		(_sig(_int ~ANONYMOUS~38 28 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 153(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 150(_arch(_uni))))
		(_type(_int ~ANONYMOUS~45 0 180(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~44 30 0 177(_arch(_uni))))
		(_type(_int ~ANONYMOUS~51 0 196(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~50 31 0 193(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__150(_arch 3 0 150(_assignment(_alias((~ANONYMOUS~40)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__177(_arch 4 0 177(_assignment(_alias((~ANONYMOUS~44)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__184(_arch 5 0 184(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__185(_arch 6 0 185(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__186(_arch 7 0 186(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__187(_arch 8 0 187(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__193(_arch 9 0 193(_assignment(_alias((~ANONYMOUS~50)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541798353301 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541798353302 2018.11.09 19:19:13)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c8cdcd9d969fc9dfcd99da92cfce9bce9bcecdcfca)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541798353307 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541798353308 2018.11.09 19:19:13)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d8dd8a8ad98e8ccfd98d9c8280dfd8dfdbde8cded1)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541798353313 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541798353314 2018.11.09 19:19:13)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d8dcda8a868e8ccfdedd9e8389dfdcde8edfd8dfdc)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541798353319 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541798353320 2018.11.09 19:19:13)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d8dcda8ad58e8fcfde8aca828cde8ddedbded0dfdc)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 329           1541798959169 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 9))
	(_version vde)
	(_time 1541798959170 2018.11.09 19:29:19)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 7b7a767a282d7e6d7a7569212e7d7f7d7e7d787d73)
	(_ent
		(_time 1541798959167)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541799353515 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541799353516 2018.11.09 19:35:53)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e3e2e3b0b4b4b2f5b4e5fab9e6e5e6e5b7e5eae5b7)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541799353539 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541799353540 2018.11.09 19:35:53)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 020251040555511406071b58000407050004070405)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541799353552 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541799353553 2018.11.09 19:35:53)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0202500409555114560417595b05060501040b0405)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541799353564 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541799353565 2018.11.09 19:35:53)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 12124015434044051145514d411511144111101511)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541799353576 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541799353577 2018.11.09 19:35:53)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 22227126257571342a223179772520242324262474)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541799353589 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541799353590 2018.11.09 19:35:53)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3130343535676d223364756a653639323337653634)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541799353602 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541799353603 2018.11.09 19:35:53)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4140444341161c571512551b154742471547404748)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541799353616 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541799353617 2018.11.09 19:35:53)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 51500452040600470405450b545754570557555705)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541799353630 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541799353631 2018.11.09 19:35:53)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 60613060333631766034233b346661663367656661)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541799353645 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541799353646 2018.11.09 19:35:53)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6061306033363176656f753a326661663367656664)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541799353658 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541799353659 2018.11.09 19:35:53)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 70712071742720667525622a207674767476757772)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 13457         1541799353673 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541799353674 2018.11.09 19:35:53)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 7f7e2a7e28292f692d2a6f252f787b7977797b797e)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 32 0 61(_ent (_in))))
				(_port(_int d1 32 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 33 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 32 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 33 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 8)))
		)
		(_port
			((d0)(~ANONYMOUS~38))
			((d1)(_string \"00000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 8)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 150(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~40))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 159(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 162(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 166(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 170(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 177(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~44))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 193(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~50))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 200(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 26 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 27 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 141(_array -1((_dto i 7 i 0)))))
		(_sig(_int ~ANONYMOUS~38 28 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 153(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 150(_arch(_uni))))
		(_type(_int ~ANONYMOUS~45 0 180(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~44 30 0 177(_arch(_uni))))
		(_type(_int ~ANONYMOUS~51 0 196(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~50 31 0 193(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__150(_arch 3 0 150(_assignment(_alias((~ANONYMOUS~40)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__177(_arch 4 0 177(_assignment(_alias((~ANONYMOUS~44)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__184(_arch 5 0 184(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__185(_arch 6 0 185(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__186(_arch 7 0 186(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__187(_arch 8 0 187(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__193(_arch 9 0 193(_assignment(_alias((~ANONYMOUS~50)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541799353688 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541799353689 2018.11.09 19:35:53)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8f8edd818fd88e988ade9dd58889dc89dc898a888d)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541799353694 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541799353695 2018.11.09 19:35:53)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9f9e9a90c0c9cb889ecadbc5c7989f989c99cb9996)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541799353700 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541799353701 2018.11.09 19:35:53)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9f9fca909fc9cb88999ad9c4ce989b99c9989f989b)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541799353706 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541799353707 2018.11.09 19:35:53)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9f9fca90ccc9c88899cd8dc5cb99ca999c9997989b)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 330           1541799353714 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541799353715 2018.11.09 19:35:53)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code aeaff7f9faf8abb8afa0bcf4fba8aaa8aba8ada8a6)
	(_ent
		(_time 1541798959166)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541799361565 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541799361566 2018.11.09 19:36:01)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 525d52510405034405544b085754575406545b5406)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541799361588 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541799361589 2018.11.09 19:36:01)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 717f7a70752622677574682b737774767377747776)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541799361601 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541799361602 2018.11.09 19:36:01)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 818f8b8f89d6d297d58794dad88685868287888786)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541799361613 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541799361614 2018.11.09 19:36:01)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 818f8b8fd3d3d79682d6c2ded2868287d282838682)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541799361624 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541799361625 2018.11.09 19:36:01)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 919f9a9e95c6c287999182cac496939790979597c7)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541799361636 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541799361637 2018.11.09 19:36:01)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 919ecc9f95c7cd8293c4d5cac59699929397c59694)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541799361647 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541799361648 2018.11.09 19:36:01)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a0affdf7a1f7fdb6f4f3b4faf4a6a3a6f4a6a1a6a9)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541799361661 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541799361662 2018.11.09 19:36:01)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b0bfbde4e4e7e1a6e5e4a4eab5b6b5b6e4b6b4b6e4)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541799361676 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541799361677 2018.11.09 19:36:01)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code bfb0b7ebbae9eea9bfebfce4ebb9beb9ecb8bab9be)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541799361691 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541799361692 2018.11.09 19:36:01)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code cfc0c79aca999ed9cac0da959dc9cec99cc8cac9cb)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541799361705 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541799361706 2018.11.09 19:36:01)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code dfd0d78d8d888fc9da8acd858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 13457         1541799361719 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541799361720 2018.11.09 19:36:01)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code eee1e3bdbab8bef8bcbbfeb4bee9eae8e6e8eae8ef)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 32 0 61(_ent (_in))))
				(_port(_int d1 32 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 33 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 32 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 33 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 8)))
		)
		(_port
			((d0)(~ANONYMOUS~38))
			((d1)(_string \"00000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 8)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 150(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~40))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 159(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 162(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 166(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 170(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 177(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~44))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 193(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~50))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 200(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 26 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 27 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 141(_array -1((_dto i 7 i 0)))))
		(_sig(_int ~ANONYMOUS~38 28 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 153(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 150(_arch(_uni))))
		(_type(_int ~ANONYMOUS~45 0 180(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~44 30 0 177(_arch(_uni))))
		(_type(_int ~ANONYMOUS~51 0 196(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~50 31 0 193(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(21)(13)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(32(0))(3)(4)(5)(7)(9)(11)))))
			(line__150(_arch 3 0 150(_assignment(_alias((~ANONYMOUS~40)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__177(_arch 4 0 177(_assignment(_alias((~ANONYMOUS~44)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__184(_arch 5 0 184(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__185(_arch 6 0 185(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__186(_arch 7 0 186(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__187(_arch 8 0 187(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__193(_arch 9 0 193(_assignment(_alias((~ANONYMOUS~50)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(34(d_5_0))(34(d_69_38))(34(103))(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541799361734 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541799361735 2018.11.09 19:36:01)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code fef1f4aefda9ffe9fbafeca4f9f8adf8adf8fbf9fc)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541799361740 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541799361741 2018.11.09 19:36:01)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code fef1a3aea2a8aae9ffabbaa4a6f9fef9fdf8aaf8f7)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541799361746 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541799361747 2018.11.09 19:36:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 0e005b080d585a19080b48555f090a0858090e090a)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541799361752 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541799361753 2018.11.09 19:36:01)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 0e005b085e585919085c1c545a085b080d0806090a)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 990           1541799361764 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541799361765 2018.11.09 19:36:01)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 1d12441a484b180b1c4e0f47481b191b181b1e1b15)
	(_ent
		(_time 1541799361762)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_port(_int r1 -1 0 9(_ent(_in))))
		(_port(_int r2 -1 0 9(_ent(_in))))
		(_port(_int rid -1 0 9(_ent(_in))))
		(_port(_int rex -1 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541799857776 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541799857777 2018.11.09 19:44:17)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 9d99c6929dcacc8bca9b84c7989b989bc99b949bc9)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541799857800 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541799857801 2018.11.09 19:44:17)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code bcb9ece8eaebefaab8b9a5e6bebab9bbbebab9babb)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541799857814 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541799857815 2018.11.09 19:44:17)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code bcb9ede8e6ebefaae8baa9e7e5bbb8bbbfbab5babb)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541799857827 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541799857828 2018.11.09 19:44:17)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code ccc99d99cc9e9adbcf9b8f939fcbcfca9fcfcecbcf)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541799857841 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541799857842 2018.11.09 19:44:17)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code ebeebbb8bcbcb8fde3ebf8b0beece9edeaedefedbd)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541799857856 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541799857857 2018.11.09 19:44:17)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code fbfffdaaacada7e8f9aebfa0affcf3f8f9fdaffcfe)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541799857872 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541799857873 2018.11.09 19:44:17)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0b0f0c0d585c561d5f581f515f0d080d5f0d0a0d02)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541799857889 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541799857890 2018.11.09 19:44:17)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 1a1e4d1d1f4d4b0c4f4e0e401f1c1f1c4e1c1e1c4e)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541799857904 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541799857905 2018.11.09 19:44:17)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2a2e782e287c7b3c2a7e69717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541799857920 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541799857921 2018.11.09 19:44:17)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 393d6b3c636f682f3c362c636b3f383f6a3e3c3f3d)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541799857934 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541799857935 2018.11.09 19:44:17)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 494d1b4b441e195f4c1c5b13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541799857956 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541799857957 2018.11.09 19:44:17)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 595d095a060e584e5c084b035e5f0a5f0a5f5c5e5b)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541799857967 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541799857968 2018.11.09 19:44:17)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 686c6f68693e3c7f693d2c32306f686f6b6e3c6e61)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541799857977 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541799857978 2018.11.09 19:44:17)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 787d2f79262e2c6f7e7d3e23297f7c7e2e7f787f7c)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541799857989 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541799857990 2018.11.09 19:44:17)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 888ddf8685dedf9f8eda9ad2dc8edd8e8b8e808f8c)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 990           1541799858008 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541799858009 2018.11.09 19:44:18)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 888cd38681de8d9e89db9ad2dd8e8c8e8d8e8b8e80)
	(_ent
		(_time 1541799361761)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_port(_int r1 -1 0 9(_ent(_in))))
		(_port(_int r2 -1 0 9(_ent(_in))))
		(_port(_int rid -1 0 9(_ent(_in))))
		(_port(_int rex -1 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541799870052 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541799870053 2018.11.09 19:44:30)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a6a5fdf1f4f1f7b0f1a0bffca3a0a3a0f2a0afa0f2)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541799870075 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541799870076 2018.11.09 19:44:30)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code b6b4e6e2b5e1e5a0b2b3afecb4b0b3b1b4b0b3b0b1)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541799870089 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541799870090 2018.11.09 19:44:30)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code b6b4e7e2b9e1e5a0e2b0a3edefb1b2b1b5b0bfb0b1)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541799870101 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541799870102 2018.11.09 19:44:30)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code c5c79490939793d2c692869a96c2c6c396c6c7c2c6)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541799870115 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541799870116 2018.11.09 19:44:30)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code d5d78587d58286c3ddd5c68e80d2d7d3d4d3d1d383)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541799870128 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541799870129 2018.11.09 19:44:30)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e5e6e3b7e5b3b9f6e7b0a1beb1e2ede6e7e3b1e2e0)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541799870142 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541799870143 2018.11.09 19:44:30)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code f4f7f2a4f1a3a9e2a0a7e0aea0f2f7f2a0f2f5f2fd)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541799870159 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541799870160 2018.11.09 19:44:30)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 04075302545355125150105e010201025002000250)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541799870175 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541799870176 2018.11.09 19:44:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 131041144345420513475048471512154014161512)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541799870191 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541799870192 2018.11.09 19:44:30)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2320712773757235262c3679712522257024262527)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541799870206 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541799870207 2018.11.09 19:44:30)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 333061363464632536662169633537353735363431)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541799870226 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541799870227 2018.11.09 19:44:30)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 525102510605534557034008555401540154575550)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541799870232 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541799870233 2018.11.09 19:44:30)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 5251555159040645530716080a555255515406545b)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541799870238 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541799870239 2018.11.09 19:44:30)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 525005510604064554571409035556540455525556)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541799870244 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541799870245 2018.11.09 19:44:30)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 6260356265343575643070383664376461646a6566)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 990           1541799870256 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541799870257 2018.11.09 19:44:30)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 62613962613467746331703837646664676461646a)
	(_ent
		(_time 1541799361761)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_port(_int r1 -1 0 9(_ent(_in))))
		(_port(_int r2 -1 0 9(_ent(_in))))
		(_port(_int rid -1 0 9(_ent(_in))))
		(_port(_int rex -1 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541799904674 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541799904675 2018.11.09 19:45:04)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code d784dc85848086c180d1ce8dd2d1d2d183d1ded183)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541799904701 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541799904702 2018.11.09 19:45:04)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e7b5e7b4e5b0b4f1e3e2febde5e1e2e0e5e1e2e1e0)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541799904717 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541799904718 2018.11.09 19:45:04)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code f7a5f6a7f9a0a4e1a3f1e2acaef0f3f0f4f1fef1f0)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541799904734 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541799904735 2018.11.09 19:45:04)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 164416114344400115415549451115104515141115)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541799904749 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541799904750 2018.11.09 19:45:04)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 26742722257175302e26357d732124202720222070)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541799904766 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541799904767 2018.11.09 19:45:04)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 35666231356369263760716e61323d363733613230)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541799904780 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541799904781 2018.11.09 19:45:04)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 45161247411218531116511f11434643114344434c)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541799904796 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541799904797 2018.11.09 19:45:04)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 54075357040305420100400e515251520052505200)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541799904810 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541799904811 2018.11.09 19:45:04)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 64376664333235726430273f306265623763616265)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541799904825 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541799904826 2018.11.09 19:45:04)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7427767523222562717b612e267275722773717270)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541799904839 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541799904840 2018.11.09 19:45:04)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 83d0818d84d4d39586d691d9d38587858785868481)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541799904861 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541799904862 2018.11.09 19:45:04)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 93c0939cc6c4928496c281c99495c095c095969491)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541799904869 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541799904870 2018.11.09 19:45:04)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code a3f0f4f4a9f5f7b4a2f6e7f9fba4a3a4a0a5f7a5aa)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541799904878 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541799904879 2018.11.09 19:45:04)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code a3f1a4f4f6f5f7b4a5a6e5f8f2a4a7a5f5a4a3a4a7)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541799904885 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541799904886 2018.11.09 19:45:04)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code b2e0b5e6b5e4e5a5b4e0a0e8e6b4e7b4b1b4bab5b6)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1067          1541799904901 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541799904902 2018.11.09 19:45:04)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code c291c997c194c7d4c391d09897c4c6c4c7c4c1c4ca)
	(_ent
		(_time 1541799904899)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541799907287 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541799907288 2018.11.09 19:45:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 095a540f545e581f5e0f10530c0f0c0f5d0f000f5d)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541799907318 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541799907319 2018.11.09 19:45:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 287a7e2c257f7b3e2c2d31722a2e2d2f2a2e2d2e2f)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541799907334 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541799907335 2018.11.09 19:45:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 47151045491014511341521c1e40434044414e4140)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541799907349 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541799907350 2018.11.09 19:45:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 471510451315115044100418144044411444454044)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541799907362 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541799907363 2018.11.09 19:45:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 47151145451014514f47541c124045414641434111)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541799907380 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541799907381 2018.11.09 19:45:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 6734676665313b746532233c33606f646561336062)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541799907393 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541799907394 2018.11.09 19:45:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 6734676761303a713334733d33616461336166616e)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541799907407 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541799907408 2018.11.09 19:45:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 76252677242127602322622c737073702270727022)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541799907421 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541799907422 2018.11.09 19:45:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 86d5d388d3d0d79086d2c5ddd2808780d581838087)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541799907436 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541799907437 2018.11.09 19:45:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 95c6c09ac3c3c483909a80cfc7939493c692909391)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541799907454 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541799907455 2018.11.09 19:45:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code a5f6f0f2a4f2f5b3a0f0b7fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541799907480 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541799907481 2018.11.09 19:45:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c49793919693c5d3c195d69ec3c297c297c2c1c3c6)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541799907487 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541799907488 2018.11.09 19:45:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d487d486d98280c3d581908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541799907495 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541799907496 2018.11.09 19:45:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d4868486868280c3d2d1928f85d3d0d282d3d4d3d0)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541799907501 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541799907502 2018.11.09 19:45:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d4868486d58283c3d286c68e80d281d2d7d2dcd3d0)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1067          1541799907516 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541799907517 2018.11.09 19:45:07)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code e4b7b8b7e1b2e1f2e5b7f6beb1e2e0e2e1e2e7e2ec)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541800104693 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541800104694 2018.11.09 19:48:24)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 27772e237470763170213e7d2221222173212e2173)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541800104716 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541800104717 2018.11.09 19:48:24)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 461744444511155042435f1c444043414440434041)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541800104729 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541800104730 2018.11.09 19:48:24)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 56075555590105400250430d0f51525155505f5051)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541800104741 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541800104742 2018.11.09 19:48:24)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 663765663334307165312539356165603565646165)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541800104752 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541800104753 2018.11.09 19:48:24)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 66376466653135706e66753d336164606760626030)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541800104765 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541800104766 2018.11.09 19:48:24)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 75252175752329667720312e21727d767773217270)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541800104780 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541800104781 2018.11.09 19:48:24)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 85d5d18b81d2d893d1d691dfd1838683d18384838c)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541800104794 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541800104795 2018.11.09 19:48:24)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 94c4909bc4c3c582c1c080ce91929192c0929092c0)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541800104807 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541800104808 2018.11.09 19:48:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 94c4959bc3c2c58294c0d7cfc0929592c793919295)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541800104821 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541800104822 2018.11.09 19:48:24)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a4f4a5f3f3f2f5b2a1abb1fef6a2a5a2f7a3a1a2a0)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541800104833 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541800104834 2018.11.09 19:48:24)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b4e4b5e0b4e3e4a2b1e1a6eee4b2b0b2b0b2b1b3b6)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541800104850 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541800104851 2018.11.09 19:48:24)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c393c0969694c2d4c692d199c4c590c590c5c6c4c1)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541800104856 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541800104857 2018.11.09 19:48:24)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code c3939796c99597d4c29687999bc4c3c4c0c597c5ca)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541800104862 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541800104863 2018.11.09 19:48:24)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d382d781868587c4d5d6958882d4d7d585d4d3d4d7)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541800104868 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541800104869 2018.11.09 19:48:24)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d382d781d58584c4d581c18987d586d5d0d5dbd4d7)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1067          1541800104881 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541800104882 2018.11.09 19:48:24)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code e3b3ebb0e1b5e6f5e2b0f1b9b6e5e7e5e6e5e0e5eb)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541800121381 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541800121382 2018.11.09 19:48:41)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 57525f540400064100514e0d5251525103515e5103)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541800121404 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541800121405 2018.11.09 19:48:41)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 666265666531357062637f3c646063616460636061)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541800121417 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541800121418 2018.11.09 19:48:41)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 76727477792125602270632d2f71727175707f7071)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541800121429 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541800121430 2018.11.09 19:48:41)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 9591979ac3c7c38296c2d6cac6929693c696979296)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541800121440 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541800121441 2018.11.09 19:48:41)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9591969a95c2c6839d9586cec092979394939193c3)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541800121453 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541800121454 2018.11.09 19:48:41)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a5a0f0f3a5f3f9b6a7f0e1fef1a2ada6a7a3f1a2a0)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541800121469 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541800121470 2018.11.09 19:48:41)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b4b1e1e0b1e3e9a2e0e7a0eee0b2b7b2e0b2b5b2bd)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541800121484 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541800121485 2018.11.09 19:48:41)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b4b1b1e0e4e3e5a2e1e0a0eeb1b2b1b2e0b2b0b2e0)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541800121498 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541800121499 2018.11.09 19:48:41)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code c4c1c491939295d2c490879f90c2c5c297c3c1c2c5)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541800121512 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541800121513 2018.11.09 19:48:41)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e3e6e3b0b3b5b2f5e6ecf6b9b1e5e2e5b0e4e6e5e7)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541800121524 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541800121525 2018.11.09 19:48:41)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f3f6f3a3f4a4a3e5f6a6e1a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541800121544 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541800121545 2018.11.09 19:48:41)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 020703045655031507531058050451045104070500)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541800121550 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541800121551 2018.11.09 19:48:41)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 0207540409545615035746585a050205010456040b)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541800121557 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541800121558 2018.11.09 19:48:41)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 020604045654561504074459530506045405020506)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541800121563 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541800121564 2018.11.09 19:48:41)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 0206040405545515045010585604570401040a0506)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1067          1541800121575 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541800121576 2018.11.09 19:48:41)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 12171815114417041341004847141614171411141a)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 6602          1541800131766 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541800131767 2018.11.09 19:48:51)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code edeeedbeedbabcfbbaebf4b7e8ebe8ebb9ebe4ebb9)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541800131790 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541800131791 2018.11.09 19:48:51)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0c0e5f0a5a5b5f1a080915560e0a090b0e0a090a0b)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541800131802 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541800131803 2018.11.09 19:48:51)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0c0e5e0a565b5f1a580a1957550b080b0f0a050a0b)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541800131814 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541800131815 2018.11.09 19:48:51)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1c1e4e1b1c4e4a0b1f4b5f434f1b1f1a4f1f1e1b1f)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541800131825 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541800131826 2018.11.09 19:48:51)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 2c2e7f287a7b7f3a242c3f77792b2e2a2d2a282a7a)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541800131837 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541800131838 2018.11.09 19:48:51)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3b383e3f6c6d6728396e7f606f3c3338393d6f3c3e)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541800131848 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541800131849 2018.11.09 19:48:51)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3b383e3e686c662d6f682f616f3d383d6f3d3a3d32)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541800131861 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541800131862 2018.11.09 19:48:51)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4b481e494d1c1a5d1e1f5f114e4d4e4d1f4d4f4d1f)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541800131876 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541800131877 2018.11.09 19:48:51)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5b580b585a0d0a4d5b0f18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541800131893 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541800131894 2018.11.09 19:48:51)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6a693a6a683c3b7c6f657f30386c6b6c396d6f6c6e)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541800131906 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541800131907 2018.11.09 19:48:51)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 6a693a6a3f3d3a7c6f3f78303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14655         1541800131921 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541800131922 2018.11.09 19:48:51)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 7a792f7b2a2c2a6c2f296a202a7d7e7c727c7e7c7b)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 8)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"00000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 8)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 7 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541800131937 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541800131938 2018.11.09 19:48:51)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 999acb96c6ce988e9cc88bc39e9fca9fca9f9c9e9b)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541800131943 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541800131944 2018.11.09 19:48:51)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 999a9c9699cfcd8e98ccddc3c19e999e9a9fcd9f90)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541800131949 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541800131950 2018.11.09 19:48:51)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code a9abfcfef6fffdbeafaceff2f8aeadafffaea9aead)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541800131955 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541800131956 2018.11.09 19:48:51)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code a9abfcfea5fffebeaffbbbf3fdaffcafaaafa1aead)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1067          1541800131966 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541800131967 2018.11.09 19:48:51)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code a9aaf0fea1ffacbfa8fabbf3fcafadafacafaaafa1)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 14655         1541800131992 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541800131993 2018.11.09 19:48:51)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c8cb9d9dc19e98de9d9bd89298cfcccec0cecccec9)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 8)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"00000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 8)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 7 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(21)(13)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(32(0))(3)(4)(5)(7)(9)(11)))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(34(d_5_0))(34(d_69_38))(34(103))(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 1156          1541800253322 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541800253323 2018.11.09 19:50:53)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b8bdb8ece4efe9aeedecace2bdbebdbeecbebcbeec)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541800253361 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541800253362 2018.11.09 19:50:53)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e7e3e1b4e5b0b4f1e3e2febde5e1e2e0e5e1e2e1e0)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541800253404 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541800253405 2018.11.09 19:50:53)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 16121011194145004210034d4f11121115101f1011)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541800253423 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541800253424 2018.11.09 19:50:53)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 25212321737773322672667a762226237626272226)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541800253475 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541800253476 2018.11.09 19:50:53)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 54505357550307425c54470f015356525552505202)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541800253515 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541800253516 2018.11.09 19:50:53)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8386d28d81d4de95d7d097d9d7858085d78582858a)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541800253534 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541800253535 2018.11.09 19:50:53)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9396c29d95c5cf8091c6d7c8c7949b909195c79496)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541800253553 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541800253554 2018.11.09 19:50:53)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a2a7aef5f4f5f3b4f5a4bbf8a7a4a7a4f6a4aba4f6)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1067          1541800253579 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541800253580 2018.11.09 19:50:53)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code c2c7cf97c194c7d4c391d09897c4c6c4c7c4c1c4ca)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000047 55 1548          1541800253587 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541800253588 2018.11.09 19:50:53)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code c2c7c697939493d4c296819996c4c3c491c5c7c4c3)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541800253619 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541800253620 2018.11.09 19:50:53)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code f1f4f5a1a3a7a0e7f4fee4aba3f7f0f7a2f6f4f7f5)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541800253643 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541800253644 2018.11.09 19:50:53)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 00050706045750160555125a500604060406050702)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14656         1541800253706 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541800253707 2018.11.09 19:50:53)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 3f3a3d3a68696f296a6c2f656f383b3937393b393e)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 108)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 108)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 107 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_7_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_7_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541800253757 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541800253758 2018.11.09 19:50:53)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6e6b6b6e6d396f796b3f7c3469683d683d686b696c)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541800253775 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541800253776 2018.11.09 19:50:53)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8d88df83d0dbd99a8cd8c9d7d58a8d8a8e8bd98b84)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541800253784 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541800253785 2018.11.09 19:50:53)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8d898f838fdbd99a8b88cbd6dc8a898bdb8a8d8a89)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541800253794 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541800253795 2018.11.09 19:50:53)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9c989e93cacacb8b9ace8ec6c89ac99a9f9a949b98)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541801502279 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541801502280 2018.11.09 20:11:42)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 71737670242620672425652b747774772577757725)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541801502300 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541801502301 2018.11.09 20:11:42)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9093919f95c7c386949589ca929695979296959697)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541801502314 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541801502315 2018.11.09 20:11:42)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code a0a3a0f7a9f7f3b6f4a6b5fbf9a7a4a7a3a6a9a6a7)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541801502326 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541801502327 2018.11.09 20:11:42)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a0a3a0f7f3f2f6b7a3f7e3fff3a7a3a6f3a3a2a7a3)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541801502338 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541801502339 2018.11.09 20:11:42)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code b0b3b1e4b5e7e3a6b8b0a3ebe5b7b2b6b1b6b4b6e6)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541801502350 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541801502351 2018.11.09 20:11:42)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code bfbde8ebe8e8e2a9ebecabe5ebb9bcb9ebb9beb9b6)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541801502362 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541801502363 2018.11.09 20:11:42)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code cfcd989b9c9993dccd9a8b949bc8c7cccdc99bc8ca)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541801502382 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541801502383 2018.11.09 20:11:42)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code dfddd58ddd888ec988d9c685dad9dad98bd9d6d98b)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541801502407 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541801502408 2018.11.09 20:11:42)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code fefcfcaef8a8afe8feaabda5aaf8fff8adf9fbf8ff)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541801502422 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541801502423 2018.11.09 20:11:42)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code fefcfcaef8a8afe8fbf1eba4acf8fff8adf9fbf8fa)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541801502435 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541801502436 2018.11.09 20:11:42)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 0d0f080b5d5a5d1b08581f575d0b090b090b080a0f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14656         1541801502449 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541801502450 2018.11.09 20:11:42)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 1d1f1d1a484b4d0b484e0d474d1a191b151b191b1c)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541801502464 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541801502465 2018.11.09 20:11:42)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2d2f2a292f7a2c3a287c3f772a2b7e2b7e2b282a2f)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541801502470 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541801502471 2018.11.09 20:11:42)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 3c3e6c39666a682b3d697866643b3c3b3f3a683a35)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541801502476 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541801502477 2018.11.09 20:11:42)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 3c3f3c39396a682b3a397a676d3b383a6a3b3c3b38)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541801502482 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541801502483 2018.11.09 20:11:42)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 3c3f3c396a6a6b2b3a6e2e66683a693a3f3a343b38)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541801518129 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541801518130 2018.11.09 20:11:58)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 656b6065343234733031713f606360633163616331)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541801518147 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541801518148 2018.11.09 20:11:58)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 747b77757523276270716d2e767271737672717273)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541801518160 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541801518161 2018.11.09 20:11:58)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 848b868a89d3d792d08291dfdd83808387828d8283)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541801518172 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541801518173 2018.11.09 20:11:58)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 848b868ad3d6d29387d3c7dbd7838782d787868387)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541801518183 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541801518184 2018.11.09 20:11:58)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 939c909c95c4c0859b9380c8c694919592959795c5)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541801518196 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541801518197 2018.11.09 20:11:58)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a3adf6f4a1f4feb5f7f0b7f9f7a5a0a5f7a5a2a5aa)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541801518209 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541801518210 2018.11.09 20:11:58)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code b3bde6e6b5e5efa0b1e6f7e8e7b4bbb0b1b5e7b4b6)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541801518224 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541801518225 2018.11.09 20:11:58)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c2ccca97949593d495c4db98c7c4c7c496c4cbc496)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1439          1541801518243 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541801518244 2018.11.09 20:11:58)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code d2dcdb80d184d7c4d2d7c08887d4d6d4d7d4d1d4da)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__19(_arch 2 0 19(_assignment(_trgt(13))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 3 -1)
)
I 000047 55 1548          1541801518256 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541801518257 2018.11.09 20:11:58)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e2ece2b1b3b4b3f4e2b6a1b9b6e4e3e4b1e5e7e4e3)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541801518270 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541801518271 2018.11.09 20:11:58)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code f1fff1a1a3a7a0e7f4fee4aba3f7f0f7a2f6f4f7f5)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541801518282 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541801518283 2018.11.09 20:11:58)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f1fff1a1f4a6a1e7f4a4e3aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14656         1541801518296 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541801518297 2018.11.09 20:11:58)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 010f0707015751175452115b510605070907050700)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541801518311 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541801518312 2018.11.09 20:11:58)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 101e1117464711071541024a171643164316151712)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541801518317 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541801518318 2018.11.09 20:11:58)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 202e7624297674372175647a782720272326742629)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541801518323 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541801518324 2018.11.09 20:11:58)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 202f2624767674372625667b712724267627202724)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541801518329 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541801518330 2018.11.09 20:11:58)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 202f2624257677372672327a742675262326282724)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541801520194 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541801520195 2018.11.09 20:12:00)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 737d7e722424226526276729767576752775777527)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541801520214 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541801520215 2018.11.09 20:12:00)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 838c888d85d4d09587869ad9818586848185868584)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541801520228 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541801520229 2018.11.09 20:12:00)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 929d989d99c5c184c69487c9cb95969591949b9495)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541801520240 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541801520241 2018.11.09 20:12:00)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a2ada8f5f3f0f4b5a1f5e1fdf1a5a1a4f1a1a0a5a1)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541801520252 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541801520253 2018.11.09 20:12:00)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code a2ada9f5a5f5f1b4aaa2b1f9f7a5a0a4a3a4a6a4f4)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541801520264 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541801520265 2018.11.09 20:12:00)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b2bcefe6b1e5efa4e6e1a6e8e6b4b1b4e6b4b3b4bb)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541801520281 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541801520282 2018.11.09 20:12:00)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code c1cf9c95c5979dd2c394859a95c6c9c2c3c795c6c4)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541801520295 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541801520296 2018.11.09 20:12:00)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code d1dfd183848680c786d7c88bd4d7d4d785d7d8d785)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1439          1541801520312 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541801520313 2018.11.09 20:12:00)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code e0eee1b3e1b6e5f6e0e5f2bab5e6e4e6e5e6e3e6e8)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__19(_arch 2 0 19(_assignment(_trgt(13))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 3 -1)
)
I 000047 55 1548          1541801520324 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541801520325 2018.11.09 20:12:00)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f0fef8a0a3a6a1e6f0a4b3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541801520339 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541801520340 2018.11.09 20:12:00)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 000e500653565116050f155a520601065307050604)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541801520353 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541801520354 2018.11.09 20:12:00)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 0f015f095d585f190a5a1d555f090b090b090a080d)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14656         1541801520368 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541801520369 2018.11.09 20:12:00)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 1f114a1848494f094a4c0f454f181b1917191b191e)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541801520384 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541801520385 2018.11.09 20:12:00)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2f217d2b2f782e382a7e3d7528297c297c292a282d)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541801520390 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541801520391 2018.11.09 20:12:00)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 2f212a2b70797b382e7a6b7577282f282c297b2926)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541801520396 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541801520397 2018.11.09 20:12:00)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 2f207a2b2f797b38292a69747e282b2979282f282b)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541801520402 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541801520403 2018.11.09 20:12:00)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 3e316b3b6e686929386c2c646a386b383d3836393a)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541801725422 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541801725423 2018.11.09 20:15:25)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 25727321747274337071317f202320237123212371)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541801725442 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541801725443 2018.11.09 20:15:25)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 356365303562662331302c6f373330323733303332)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541801725455 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541801725456 2018.11.09 20:15:25)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 45131447491216531143501e1c42414246434c4342)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541801725467 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541801725468 2018.11.09 20:15:25)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 54020557030602435703170b075357520757565357)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541801725478 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541801725479 2018.11.09 20:15:25)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 54020457550307425c54470f015356525552505202)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541801725491 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541801725492 2018.11.09 20:15:25)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 64336264613339723037703e30626762306265626d)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541801725504 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541801725505 2018.11.09 20:15:25)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 74237274752228677621302f20737c777672207371)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541801725518 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541801725519 2018.11.09 20:15:25)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 83d4d88dd4d4d295d4859ad986858685d7858a85d7)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1670          1541801725535 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541801725536 2018.11.09 20:15:25)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 93c4c99c91c59685939281c9c6959795969590959b)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__18(_arch 1 0 18(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(13))(_sens(1)(2)))))
			(line__22(_arch 3 0 22(_assignment(_trgt(12))(_sens(0)(2)(16)))))
			(line__23(_arch 4 0 23(_assignment(_trgt(16))(_sens(1)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 5 -1)
)
I 000047 55 1548          1541801725549 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541801725550 2018.11.09 20:15:25)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code a2f5f1f5f3f4f3b4a2f6e1f9f6a4a3a4f1a5a7a4a3)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541801725562 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541801725563 2018.11.09 20:15:25)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code b2e5e1e6e3e4e3a4b7bda7e8e0b4b3b4e1b5b7b4b6)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541801725575 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541801725576 2018.11.09 20:15:25)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code c2959197c49592d4c797d09892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14656         1541801725589 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541801725590 2018.11.09 20:15:25)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d1868783d18781c78482c18b81d6d5d7d9d7d5d7d0)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541801725604 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541801725605 2018.11.09 20:15:25)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d18680838686d0c6d480c38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541801725610 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541801725611 2018.11.09 20:15:25)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code e1b6e7b2e9b7b5f6e0b4a5bbb9e6e1e6e2e7b5e7e8)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541801725616 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541801725617 2018.11.09 20:15:25)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e1b7b7b2b6b7b5f6e7e4a7bab0e6e5e7b7e6e1e6e5)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541801725622 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541801725623 2018.11.09 20:15:25)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e1b7b7b2e5b7b6f6e7b3f3bbb5e7b4e7e2e7e9e6e5)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541803000700 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541803000701 2018.11.09 20:36:40)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b7b3b3e3e4e0e6a1e2e3a3edb2b1b2b1e3b1b3b1e3)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541803000720 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541803000721 2018.11.09 20:36:40)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c6c3c493c59195d0c2c3df9cc4c0c3c1c4c0c3c0c1)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541803000734 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541803000735 2018.11.09 20:36:40)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code d6d3d584d98185c082d0c38d8fd1d2d1d5d0dfd0d1)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541803000745 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541803000746 2018.11.09 20:36:40)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code e6e3e5b5b3b4b0f1e5b1a5b9b5e1e5e0b5e5e4e1e5)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541803000757 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541803000758 2018.11.09 20:36:40)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f5f0f7a5f5a2a6e3fdf5e6aea0f2f7f3f4f3f1f3a3)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541803000770 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541803000771 2018.11.09 20:36:40)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code f5f1a1a5f1a2a8e3a1a6e1afa1f3f6f3a1f3f4f3fc)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541803000785 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541803000786 2018.11.09 20:36:40)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 05015002055359160750415e51020d060703510200)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541803000802 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541803000803 2018.11.09 20:36:40)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 24202c207473753273223d7e2122212270222d2270)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541803000824 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541803000825 2018.11.09 20:36:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 34303431636265223460776f603235326733313235)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(5)(0)(2(2))))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(6)(0)(1)(2(d_1_0))))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541803000839 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541803000840 2018.11.09 20:36:40)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4347434113151255464c5619114542451044464547)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541803000852 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541803000853 2018.11.09 20:36:40)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 535753505404034556064109035557555755565451)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14656         1541803000868 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541803000869 2018.11.09 20:36:40)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 636766636135337536307339336467656b65676562)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 61(_ent (_in))))
				(_port(_int d1 33 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 63(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 70(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 74(_ent (_in))))
				(_port(_int branch_id -1 0 74(_ent (_in))))
				(_port(_int branch_ex -1 0 74(_ent (_in))))
				(_port(_int jump -1 0 75(_ent (_in))))
				(_port(_int memwrite -1 0 75(_ent (_in))))
				(_port(_int alusrc -1 0 75(_ent (_in))))
				(_port(_int wid -1 0 75(_ent (_in))))
				(_port(_int wex -1 0 75(_ent (_in))))
				(_port(_int r1 17 0 76(_ent (_in))))
				(_port(_int r2 17 0 76(_ent (_in))))
				(_port(_int rid 17 0 76(_ent (_in))))
				(_port(_int rex 17 0 76(_ent (_in))))
				(_port(_int enablepc -1 0 77(_ent (_out))))
				(_port(_int flushid -1 0 77(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 100(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 104(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 108(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 114(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 119(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~40))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~46))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~52))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 217(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 81(_arch(_uni))))
		(_sig(_int pcnext 19 0 81(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 82(_arch(_uni))))
		(_sig(_int pcplus4 19 0 82(_arch(_uni))))
		(_sig(_int pcbranch 19 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 84(_arch(_uni))))
		(_sig(_int signimmsh 20 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 85(_arch(_uni))))
		(_sig(_int srcb 21 0 85(_arch(_uni))))
		(_sig(_int result 21 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 86(_arch(_uni))))
		(_sig(_int s_writedata 22 0 86(_arch(_uni))))
		(_sig(_int s_zero -1 0 87(_arch(_uni))))
		(_sig(_int pcsrc -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 90(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 91(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 92(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 93(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 93(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 96(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 97(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 97(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 122(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 119(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~40 29 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~42 30 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~47 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~46 31 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~53 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~52 32 0 201(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__146(_arch 2 0 146(_assignment(_alias((~ANONYMOUS~40)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__158(_arch 3 0 158(_assignment(_alias((~ANONYMOUS~42)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__185(_arch 4 0 185(_assignment(_alias((~ANONYMOUS~46)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__192(_arch 5 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__193(_arch 6 0 193(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__194(_arch 7 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__195(_arch 8 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__201(_arch 9 0 201(_assignment(_alias((~ANONYMOUS~52)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541803000883 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541803000884 2018.11.09 20:36:40)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 727670732625736577236028757421742174777570)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541803000889 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541803000890 2018.11.09 20:36:40)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7276277379242665732736282a757275717426747b)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541803000895 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541803000896 2018.11.09 20:36:40)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 727777732624266574773429237576742475727576)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541803000901 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541803000902 2018.11.09 20:36:40)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8287878c85d4d59584d090d8d684d78481848a8586)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541803206137 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541803206138 2018.11.09 20:40:06)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 34363331646365226160206e313231326032303260)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541803206157 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541803206158 2018.11.09 20:40:06)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 444745464513175240415d1e464241434642414243)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541803206170 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541803206171 2018.11.09 20:40:06)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 5350535059040045075546080a54575450555a5554)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541803206183 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541803206184 2018.11.09 20:40:06)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 63606363333135746034203c306460653060616460)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541803206194 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541803206195 2018.11.09 20:40:06)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 73707272752420657b736028267471757275777525)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541803206207 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541803206208 2018.11.09 20:40:06)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 7371247271242e652720672927757075277572757a)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541803206222 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541803206223 2018.11.09 20:40:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 8280d58d85d4de9180d7c6d9d6858a818084d68587)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541803206236 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541803206237 2018.11.09 20:40:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 9290989dc4c5c384c5948bc897949794c6949b94c6)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541803206259 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541803206260 2018.11.09 20:40:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b1b3b3e5e3e7e0a7b1e5f2eae5b7b0b7e2b6b4b7b0)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541803206274 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541803206275 2018.11.09 20:40:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code c1c3c394939790d7c4ced49b93c7c0c792c6c4c7c5)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541803206287 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541803206288 2018.11.09 20:40:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code c1c3c394c49691d7c494d39b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541803206302 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541803206303 2018.11.09 20:40:06)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code e0e2e7b3e1b6b0f6b5e1f0bab0e7e4e6e8e6e4e6e1)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541803206318 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541803206319 2018.11.09 20:40:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code f0f2f0a0a6a7f1e7f5a1e2aaf7f6a3f6a3f6f5f7f2)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541803206324 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541803206325 2018.11.09 20:40:06)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code f0f2a7a0f9a6a4e7f1a5b4aaa8f7f0f7f3f6a4f6f9)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541803206330 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541803206331 2018.11.09 20:40:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f0f3f7a0a6a6a4e7f6f5b6aba1f7f4f6a6f7f0f7f4)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541803206336 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541803206337 2018.11.09 20:40:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code fffcf8afaca9a8e8f9adeda5abf9aaf9fcf9f7f8fb)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541803221116 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541803221117 2018.11.09 20:40:21)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code bdbcede9bdeaecabe8e9a9e7b8bbb8bbe9bbb9bbe9)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541803221139 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541803221140 2018.11.09 20:40:21)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code cccc9a999a9b9fdac8c9d596cecac9cbcecac9cacb)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541803221153 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541803221154 2018.11.09 20:40:21)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code dcdc8b8e868b8fca88dac98785dbd8dbdfdad5dadb)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541803221166 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541803221167 2018.11.09 20:40:21)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code ebebbcb8eab9bdfce8bca8b4b8ece8edb8e8e9ece8)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541803221178 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541803221179 2018.11.09 20:40:21)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code fbfbadabacaca8edf3fbe8a0aefcf9fdfafdfffdad)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541803221195 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541803221196 2018.11.09 20:40:21)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0b0a0a0d585c561d5f581f515f0d080d5f0d0a0d02)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541803221210 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541803221211 2018.11.09 20:40:21)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1a1b1b1c4e4c4609184f5e414e1d1219181c4e1d1f)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541803221226 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541803221227 2018.11.09 20:40:21)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 2a2b762e2f7d7b3c7d2c33702f2c2f2c7e2c232c7e)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1697          1541803221243 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541803221244 2018.11.09 20:40:21)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 3a3b673f6a6c3f2c393d28606f3c3e3c3f3c393c32)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((flushid)(_string \"0"\)))(_trgt(13)))))
			(line__32(_arch 1 0 32(_assignment(_alias((enablepc)(_string \"1"\)))(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 2 -1)
)
I 000047 55 1548          1541803221256 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541803221257 2018.11.09 20:40:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 49481d4b131f185f491d0a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541803221270 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541803221271 2018.11.09 20:40:21)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 49481d4b131f185f4c465c131b4f484f1a4e4c4f4d)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541803221283 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541803221284 2018.11.09 20:40:21)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 59580d5a540e094f5c0c4b03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541803221297 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541803221298 2018.11.09 20:40:21)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 68693968613e387e3d697832386f6c6e606e6c6e69)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541803221313 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541803221314 2018.11.09 20:40:21)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 78792e79262f796f7d296a227f7e2b7e2b7e7d7f7a)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541803221319 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541803221320 2018.11.09 20:40:21)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 78797979792e2c6f792d3c22207f787f7b7e2c7e71)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541803221325 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541803221326 2018.11.09 20:40:21)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8888d986d6dedc9f8e8dced3d98f8c8ede8f888f8c)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541803221331 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541803221332 2018.11.09 20:40:21)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8888d98685dedf9f8eda9ad2dc8edd8e8b8e808f8c)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541804769710 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541804769711 2018.11.09 21:06:09)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code dfd88e8ddd888ec98a8bcb85dad9dad98bd9dbd98b)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541804769730 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541804769731 2018.11.09 21:06:09)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code eee8b9bdbeb9bdf8eaebf7b4ece8ebe9ece8ebe8e9)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541804769744 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541804769745 2018.11.09 21:06:09)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code fef8a8aea2a9ade8aaf8eba5a7f9faf9fdf8f7f8f9)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541804769757 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541804769758 2018.11.09 21:06:09)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 0e085b08085c58190d594d515d090d085d0d0c090d)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541804769771 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541804769772 2018.11.09 21:06:09)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 1d1b491a4c4a4e0b151d0e46481a1f1b1c1b191b4b)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541804769784 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541804769785 2018.11.09 21:06:09)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2d2a2f29787a703b797e3977792b2e2b792b2c2b24)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541804769798 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541804769799 2018.11.09 21:06:09)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3c3b3e386a6a602f3e697867683b343f3e3a683b39)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541804769811 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541804769812 2018.11.09 21:06:09)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4c4b134e4b1b1d5a1b4a5516494a494a184a454a18)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1971          1541804769827 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541804769828 2018.11.09 21:06:09)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 5c5b025f0e0a594a5c084e06095a585a595a5f5a54)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(16)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(17)(0)(2)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(18)(1)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(8)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 6 -1)
)
I 000047 55 1548          1541804769841 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541804769842 2018.11.09 21:06:09)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5c5b0b5f5c0a0d4a5c081f07085a5d5a0f5b595a5d)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541804769857 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541804769858 2018.11.09 21:06:09)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7b7c2c7a7a2d2a6d7e746e21297d7a7d287c7e7d7f)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541804769869 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541804769870 2018.11.09 21:06:09)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7b7c2c7a2d2c2b6d7e2e69212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541804769883 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541804769884 2018.11.09 21:06:09)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 8b8cd985d8dddb9dde8a9bd1db8c8f8d838d8f8d8a)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541804769897 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541804769898 2018.11.09 21:06:09)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9a9dcf959dcd9b8d9fcb88c09d9cc99cc99c9f9d98)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541804769903 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541804769904 2018.11.09 21:06:09)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9a9d9895c2ccce8d9bcfdec0c29d9a9d999cce9c93)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541804769909 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541804769910 2018.11.09 21:06:09)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code aaacf8fdadfcfebdacafecf1fbadaeacfcadaaadae)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541804769915 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541804769916 2018.11.09 21:06:09)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code aaacf8fdfefcfdbdacf8b8f0feacffaca9aca2adae)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541804846227 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541804846228 2018.11.09 21:07:26)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c2c0cf97949593d49796d698c7c4c7c496c4c6c496)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541804846246 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541804846247 2018.11.09 21:07:26)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d2d1d980d58581c4d6d7cb88d0d4d7d5d0d4d7d4d5)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541804846260 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541804846261 2018.11.09 21:07:26)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e2e1e8b1e9b5b1f4b6e4f7b9bbe5e6e5e1e4ebe4e5)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541804846273 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541804846274 2018.11.09 21:07:26)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f1f2fba1a3a3a7e6f2a6b2aea2f6f2f7a2f2f3f6f2)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541804846284 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541804846285 2018.11.09 21:07:26)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 01025207055652170901125a540603070007050757)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541804846298 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541804846299 2018.11.09 21:07:26)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0103040701565c175552155b550702075507000708)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541804846313 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541804846314 2018.11.09 21:07:26)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1012151615464c031245544b441718131216441715)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541804846328 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541804846329 2018.11.09 21:07:26)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 20227824747771367726397a252625267426292674)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541804846353 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541804846354 2018.11.09 21:07:26)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3f3d6f3a3a696e293f6b7c646b393e396c383a393e)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541804846370 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541804846371 2018.11.09 21:07:26)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4f4d1f4d4a191e594a405a151d494e491c484a494b)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541804846384 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541804846385 2018.11.09 21:07:26)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 5f5d0f5c0d080f495a0a4d050f595b595b595a585d)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541804846399 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541804846400 2018.11.09 21:07:26)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 6e6c3b6e3a383e783b6f7e343e696a6866686a686f)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541804846415 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541804846416 2018.11.09 21:07:26)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7e7c2c7f7d297f697b2f6c2479782d782d787b797c)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541804846421 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541804846422 2018.11.09 21:07:26)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7e7c7b7f22282a697f2b3a2426797e797d782a7877)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541804846427 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541804846428 2018.11.09 21:07:26)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8d8ed8838fdbd99a8b88cbd6dc8a898bdb8a8d8a89)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541804846433 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541804846434 2018.11.09 21:07:26)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9d9ec892cccbca8a9bcf8fc7c99bc89b9e9b959a99)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541804860773 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541804860774 2018.11.09 21:07:40)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 959b939ac4c2c483c0c181cf90939093c1939193c1)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541804860793 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541804860794 2018.11.09 21:07:40)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code a5aaa5f2a5f2f6b3a1a0bcffa7a3a0a2a7a3a0a3a2)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541804860807 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541804860808 2018.11.09 21:07:40)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code b4bbb5e0b9e3e7a2e0b2a1efedb3b0b3b7b2bdb2b3)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541804860820 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541804860821 2018.11.09 21:07:40)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code c4cbc591939692d3c793879b97c3c7c297c7c6c3c7)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541804860831 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541804860832 2018.11.09 21:07:40)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code d4dbd486d58387c2dcd4c78f81d3d6d2d5d2d0d282)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541804860844 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541804860845 2018.11.09 21:07:40)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code e3edb5b0e1b4bef5b7b0f7b9b7e5e0e5b7e5e2e5ea)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541804860857 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541804860858 2018.11.09 21:07:40)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f3fda5a2f5a5afe0f1a6b7a8a7f4fbf0f1f5a7f4f6)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541804860870 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541804860871 2018.11.09 21:07:40)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f3fdf8a3a4a4a2e5a4f5eaa9f6f5f6f5a7f5faf5a7)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 1978          1541804860891 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541804860892 2018.11.09 21:07:40)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 121c1915114417041246004847141614171411141a)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(6)(8)(10)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 6 -1)
)
I 000047 55 1548          1541804860906 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541804860907 2018.11.09 21:07:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 222c20267374733422766179762423247125272423)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541804860919 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541804860920 2018.11.09 21:07:40)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 222c202673747334272d3778702423247125272426)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541804860932 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541804860933 2018.11.09 21:07:40)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 313f3334346661273464236b613735373537343633)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541804860945 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541804860946 2018.11.09 21:07:40)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 414f4643411711571440511b114645474947454740)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541804860959 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541804860960 2018.11.09 21:07:40)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 515f5152060650465400430b565702570257545653)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541804860965 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541804860966 2018.11.09 21:07:40)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 515f0652590705465004150b095651565257055758)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541804860971 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541804860972 2018.11.09 21:07:40)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 606f6760363634776665263b316764663667606764)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541804860977 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541804860978 2018.11.09 21:07:40)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 606f6760653637776632723a346635666366686764)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541804953718 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541804953719 2018.11.09 21:09:13)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code aefdfef9aff9ffb8fbfabaf4aba8aba8faa8aaa8fa)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541804953739 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541804953740 2018.11.09 21:09:13)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code beece8eaeee9eda8babba7e4bcb8bbb9bcb8bbb8b9)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541804953752 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541804953753 2018.11.09 21:09:13)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code ce9c999b92999dd89ac8db9597c9cac9cdc8c7c8c9)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541804953764 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541804953765 2018.11.09 21:09:13)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code dd8f8a8fda8f8bcade8a9e828edadedb8ededfdade)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541804953776 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541804953777 2018.11.09 21:09:13)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code dd8f8b8f8c8a8ecbd5ddce8688dadfdbdcdbd9db8b)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541804953789 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541804953790 2018.11.09 21:09:13)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code edbeedbeb8bab0fbb9bef9b7b9ebeeebb9ebecebe4)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541804953802 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541804953803 2018.11.09 21:09:13)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code fcaffcadaaaaa0effea9b8a7a8fbf4fffefaa8fbf9)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541804953818 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541804953819 2018.11.09 21:09:13)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 0c5f500a0b5b5d1a5b0a1556090a090a580a050a58)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 2200          1541804953836 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541804953837 2018.11.09 21:09:13)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 1c4f411b4e4a190a1c4d0e46491a181a191a1f1a14)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(6)(8)(10)(14)))))
			(line__30(_arch 6 0 30(_assignment(_trgt(20))(_sens(7)(8)(11)(14)))))
			(line__31(_arch 7 0 31(_assignment(_trgt(21))(_sens(6)(9)(10)(15)))))
			(line__32(_arch 8 0 32(_assignment(_trgt(22))(_sens(7)(9)(11)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 9 -1)
)
I 000047 55 1548          1541804953852 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541804953853 2018.11.09 21:09:13)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2b787f2f2a7d7a3d2b7f68707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541804953866 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541804953867 2018.11.09 21:09:13)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3b686f3e3a6d6a2d3e342e61693d3a3d683c3e3d3f)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541804953879 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541804953880 2018.11.09 21:09:13)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4b181f491d1c1b5d4e1e59111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541804953894 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541804953895 2018.11.09 21:09:13)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 5a090b590a0c0a4c0f5b4a000a5d5e5c525c5e5c5b)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541804953909 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541804953910 2018.11.09 21:09:13)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6a393c6a6d3d6b7d6f3b78306d6c396c396c6f6d68)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541804953915 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541804953916 2018.11.09 21:09:13)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6a396b6a323c3e7d6b3f2e30326d6a6d696c3e6c63)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541804953921 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541804953922 2018.11.09 21:09:13)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6a383b6a6d3c3e7d6c6f2c313b6d6e6c3c6d6a6d6e)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541804953927 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541804953928 2018.11.09 21:09:13)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 792b2878752f2e6e7f2b6b232d7f2c7f7a7f717e7d)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541805006838 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541805006839 2018.11.09 21:10:06)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 24707420747375327170307e212221227022202270)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541805006857 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541805006858 2018.11.09 21:10:06)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 336665363564602537362a69313536343135363534)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541805006871 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541805006872 2018.11.09 21:10:06)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 4316144149141055174556181a44474440454a4544)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541805006884 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541805006885 2018.11.09 21:10:06)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 53060450030105445004100c005450550050515450)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541805006896 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541805006897 2018.11.09 21:10:06)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 62373462653531746a627139376560646364666434)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541805006908 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541805006909 2018.11.09 21:10:06)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 7226727371252f642621662826747174267473747b)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541805006919 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541805006920 2018.11.09 21:10:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7226727275242e617027362926757a717074267577)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541805006933 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541805006934 2018.11.09 21:10:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 81d5dc8fd4d6d097d68798db84878487d5878887d5)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 2325          1541805006955 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541805006956 2018.11.09 21:10:06)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code a1f5fdf6a1f7a4b7a2a7b3fbf4a7a5a7a4a7a2a7a9)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(6)(8)(10)(14)))))
			(line__30(_arch 6 0 30(_assignment(_trgt(20))(_sens(7)(8)(11)(14)))))
			(line__31(_arch 7 0 31(_assignment(_trgt(21))(_sens(6)(9)(10)(15)))))
			(line__32(_arch 8 0 32(_assignment(_trgt(22))(_sens(7)(9)(11)(15)))))
			(line__34(_arch 9 0 34(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 10 -1)
)
I 000047 55 1548          1541805006973 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541805006974 2018.11.09 21:10:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b0e4e5e4e3e6e1a6b0e4f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541805006986 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541805006987 2018.11.09 21:10:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code c0949595939691d6c5cfd59a92c6c1c693c7c5c6c4)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541805006999 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541805007000 2018.11.09 21:10:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code c0949595c49790d6c595d29a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541805007013 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541805007014 2018.11.09 21:10:07)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d0848082d18680c685d1c08a80d7d4d6d8d6d4d6d1)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541805007028 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541805007029 2018.11.09 21:10:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code df8b888ddf88dec8da8ecd85d8d98cd98cd9dad8dd)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541805007034 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541805007035 2018.11.09 21:10:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code efbbefbcb0b9bbf8eebaabb5b7e8efe8ece9bbe9e6)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541805007040 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541805007041 2018.11.09 21:10:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code efbabfbcefb9bbf8e9eaa9b4bee8ebe9b9e8efe8eb)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541805007046 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541805007047 2018.11.09 21:10:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code efbabfbcbcb9b8f8e9bdfdb5bbe9bae9ece9e7e8eb)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541805223698 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541805223699 2018.11.09 21:13:43)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4f49184d4d181e591a1b5b154a494a491b494b491b)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541805223719 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541805223720 2018.11.09 21:13:43)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 5e590f5d0e090d485a5b47045c585b595c585b5859)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541805223755 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541805223756 2018.11.09 21:13:43)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8d8add83d0dade9bd98b98d6d48a898a8e8b848b8a)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541805223769 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541805223770 2018.11.09 21:13:43)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8d8add838adfdb9a8edaced2de8a8e8bde8e8f8a8e)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541805223782 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541805223783 2018.11.09 21:13:43)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9d9acc92cccace8b959d8ec6c89a9f9b9c9b999bcb)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541805223797 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541805223798 2018.11.09 21:13:43)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code acaaabfbfefbf1baf8ffb8f6f8aaafaaf8aaadaaa5)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541805223811 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541805223812 2018.11.09 21:13:43)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code bcbabbe9eaeae0afbee9f8e7e8bbb4bfbebae8bbb9)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541805223824 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541805223825 2018.11.09 21:13:43)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code ccca9699cb9b9dda9bcad596c9cac9ca98cac5ca98)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 2558          1541805223841 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541805223842 2018.11.09 21:13:43)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code dbdd8089888ddecdd8dfc9818edddfdddeddd8ddd3)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(6)(8)(10)(14)))))
			(line__30(_arch 6 0 30(_assignment(_trgt(20))(_sens(7)(8)(11)(14)))))
			(line__31(_arch 7 0 31(_assignment(_trgt(21))(_sens(6)(9)(10)(15)))))
			(line__32(_arch 8 0 32(_assignment(_trgt(22))(_sens(7)(9)(11)(15)))))
			(line__34(_arch 9 0 34(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__35(_arch 10 0 35(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__36(_arch 11 0 36(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 12 -1)
)
I 000047 55 1548          1541805223855 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541805223856 2018.11.09 21:13:43)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code ebedb9b8eabdbafdebbfa8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541805223869 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541805223870 2018.11.09 21:13:43)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code fbfda9abfaadaaedfef4eea1a9fdfafda8fcfefdff)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541805223882 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541805223883 2018.11.09 21:13:43)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 0a0c5f0c5f5d5a1c0f5f18505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541805223896 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541805223897 2018.11.09 21:13:43)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 1a1c4a1d4a4c4a0c4f1b0a404a1d1e1c121c1e1c1b)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541805223912 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541805223913 2018.11.09 21:13:43)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 1a1c4d1d1d4d1b0d1f4b08401d1c491c491c1f1d18)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541805223918 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541805223919 2018.11.09 21:13:43)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 292f292d297f7d3e287c6d73712e292e2a2f7d2f20)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541805223924 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541805223925 2018.11.09 21:13:43)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 292e792d767f7d3e2f2c6f72782e2d2f7f2e292e2d)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541805223930 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541805223931 2018.11.09 21:13:43)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 292e792d257f7e3e2f7b3b737d2f7c2f2a2f212e2d)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541805539518 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541805539519 2018.11.09 21:18:59)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code f3a1a3a3a4a4a2e5a6a7e7a9f6f5f6f5a7f5f7f5a7)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541805539553 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541805539554 2018.11.09 21:18:59)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 227175262575713426273b78202427252024272425)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541805539568 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541805539569 2018.11.09 21:18:59)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3261643739656124663427696b35363531343b3435)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541805539580 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541805539581 2018.11.09 21:18:59)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 32616437636064253165716d613531346131303531)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541805539593 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541805539594 2018.11.09 21:18:59)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 41121643451612574941521a144643474047454717)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541805539605 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541805539606 2018.11.09 21:18:59)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5103505251060c470502450b055752570557505758)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541805539617 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541805539618 2018.11.09 21:18:59)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 6133606065373d726334253a356669626367356664)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541805539630 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541805539631 2018.11.09 21:18:59)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 61333d61343630773667783b646764673567686735)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 2558          1541805539646 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541805539647 2018.11.09 21:18:59)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 80d2dd8e81d68596838492dad58684868586838688)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(16)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(17)(0)(2)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(18)(1)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(14)(6)(8)(10)))))
			(line__30(_arch 6 0 30(_assignment(_trgt(20))(_sens(14)(7)(8)(11)))))
			(line__31(_arch 7 0 31(_assignment(_trgt(21))(_sens(15)(6)(9)(10)))))
			(line__32(_arch 8 0 32(_assignment(_trgt(22))(_sens(15)(7)(9)(11)))))
			(line__34(_arch 9 0 34(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__35(_arch 10 0 35(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__36(_arch 11 0 36(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 12 -1)
)
I 000047 55 1548          1541805539659 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541805539660 2018.11.09 21:18:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 80d2d48ed3d6d19680d4c3dbd4868186d387858681)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541805539673 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541805539674 2018.11.09 21:18:59)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 8fdddb818ad9de998a809ad5dd898e89dc888a898b)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541805539685 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541805539686 2018.11.09 21:18:59)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9fcdcb90cdc8cf899aca8dc5cf999b999b999a989d)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14652         1541805539701 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541805539702 2018.11.09 21:18:59)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code affdfef8f8f9ffb9faaebff5ffa8aba9a7a9aba9ae)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541805539716 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541805539717 2018.11.09 21:18:59)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code beece8eabde9bfa9bbeface4b9b8edb8edb8bbb9bc)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541805539722 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541805539723 2018.11.09 21:18:59)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code beecbfeae2e8eaa9bfebfae4e6b9beb9bdb8eab8b7)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541805539728 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541805539729 2018.11.09 21:18:59)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code ce9d9f9bcd989ad9c8cb88959fc9cac898c9cec9ca)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541805539734 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541805539735 2018.11.09 21:18:59)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code ce9d9f9b9e9899d9c89cdc949ac89bc8cdc8c6c9ca)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806130853 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806130854 2018.11.09 21:28:50)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d380d481848482c58687c789d6d5d6d587d5d7d587)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806130872 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806130873 2018.11.09 21:28:50)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e3b1e2b0e5b4b0f5e7e6fab9e1e5e6e4e1e5e6e5e4)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806130885 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806130886 2018.11.09 21:28:50)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code f3a1f3a3f9a4a0e5a7f5e6a8aaf4f7f4f0f5faf5f4)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806130898 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806130899 2018.11.09 21:28:50)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 02500504535054150155415d510501045101000501)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806130909 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806130910 2018.11.09 21:28:50)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 12401415154541041a120149471510141314161444)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806130922 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806130923 2018.11.09 21:28:50)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2172712521767c377572357b752722277527202728)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806130934 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806130935 2018.11.09 21:28:50)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2172712425777d322374657a752629222327752624)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806130947 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806130948 2018.11.09 21:28:50)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 31623c34646660276637286b343734376537383765)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 2558          1541806130964 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541806130965 2018.11.09 21:28:50)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 41124d43411744574245531b144745474447424749)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__23(_arch 2 0 23(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__26(_arch 3 0 26(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__27(_arch 4 0 27(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__29(_arch 5 0 29(_assignment(_trgt(19))(_sens(6)(8)(10)(14)))))
			(line__30(_arch 6 0 30(_assignment(_trgt(20))(_sens(7)(8)(11)(14)))))
			(line__31(_arch 7 0 31(_assignment(_trgt(21))(_sens(6)(9)(10)(15)))))
			(line__32(_arch 8 0 32(_assignment(_trgt(22))(_sens(7)(9)(11)(15)))))
			(line__34(_arch 9 0 34(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__35(_arch 10 0 35(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__36(_arch 11 0 36(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . hazarddec_arc 12 -1)
)
I 000047 55 1548          1541806130979 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806130980 2018.11.09 21:28:50)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 50035553030601465004130b045651560357555651)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806130995 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806130996 2018.11.09 21:28:50)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6033656033363176656f753a326661663367656664)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806131007 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806131008 2018.11.09 21:28:51)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 70237571742720667525622a207674767476757772)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806131020 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806131021 2018.11.09 21:28:51)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 7f2c7f7e28292f692a7e6f252f787b7977797b797e)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806131035 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806131036 2018.11.09 21:28:51)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8fdc88818fd88e988ade9dd58889dc89dc898a888d)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806131041 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806131042 2018.11.09 21:28:51)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8fdcdf81d0d9db988edacbd5d7888f888c89db8986)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806131047 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806131048 2018.11.09 21:28:51)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9ecc9e919dc8ca89989bd8c5cf999a98c8999e999a)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806131053 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806131054 2018.11.09 21:28:51)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9ecc9e91cec8c98998cc8cc4ca98cb989d9896999a)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806349205 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806349206 2018.11.09 21:32:29)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code cbcec79ecd9c9add9e9fdf91cecdcecd9fcdcfcd9f)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806349224 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806349225 2018.11.09 21:32:29)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code daded0888e8d89ccdedfc380d8dcdfddd8dcdfdcdd)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806349328 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806349329 2018.11.09 21:32:29)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 484c424a491f1b5e1c4e5d13114f4c4f4b4e414e4f)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806349340 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806349341 2018.11.09 21:32:29)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 484c424a131a1e5f4b1f0b171b4f4b4e1b4b4a4f4b)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806349352 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806349353 2018.11.09 21:32:29)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 57535c54550004415f57440c025055515651535101)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806349364 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806349365 2018.11.09 21:32:29)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 67623a6761303a713334733d33616461336166616e)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806349377 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806349378 2018.11.09 21:32:29)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 77722a7775212b647522332c23707f747571237072)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806349389 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806349390 2018.11.09 21:32:29)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 86838688d4d1d790d1809fdc83808380d2808f80d2)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541806349411 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806349412 2018.11.09 21:32:29)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 96939e99c3c0c78096c2d5cdc2909790c591939097)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806349425 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806349426 2018.11.09 21:32:29)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a5a0adf2f3f3f4b3a0aab0fff7a3a4a3f6a2a0a3a1)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806349438 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806349439 2018.11.09 21:32:29)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b5b0bde1b4e2e5a3b0e0a7efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806349452 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806349453 2018.11.09 21:32:29)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c5c0c890c19395d390c4d59f95c2c1c3cdc3c1c3c4)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(21)(13)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(32(0))(3)(4)(5)(7)(9)(11)))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(34(d_5_0))(34(d_69_38))(34(103))(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806349467 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806349468 2018.11.09 21:32:29)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d4d1de868683d5c3d185c68ed3d287d287d2d1d3d6)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806349473 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806349474 2018.11.09 21:32:29)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d4d18986d98280c3d581908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806349479 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806349480 2018.11.09 21:32:29)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d4d0d986868280c3d2d1928f85d3d0d282d3d4d3d0)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806349485 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806349486 2018.11.09 21:32:29)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e4e0e9b7e5b2b3f3e2b6f6beb0e2b1e2e7e2ece3e0)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806396814 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806396815 2018.11.09 21:33:16)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c494c291949395d29190d09ec1c2c1c290c2c0c290)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806396834 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806396835 2018.11.09 21:33:16)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d485d486d58387c2d0d1cd8ed6d2d1d3d6d2d1d2d3)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806396848 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806396849 2018.11.09 21:33:16)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e3b2e2b0e9b4b0f5b7e5f6b8bae4e7e4e0e5eae5e4)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806396860 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806396861 2018.11.09 21:33:16)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f3a2f2a3a3a1a5e4f0a4b0aca0f4f0f5a0f0f1f4f0)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806396872 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806396873 2018.11.09 21:33:16)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f3a2f3a3f5a4a0e5fbf3e0a8a6f4f1f5f2f5f7f5a5)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806396885 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806396886 2018.11.09 21:33:16)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0353540501545e155750175957050005570502050a)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806396902 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806396903 2018.11.09 21:33:16)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1242451415444e011047564946151a111014461517)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806396916 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806396917 2018.11.09 21:33:16)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 227228267475733475243b782724272476242b2476)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541806396942 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806396943 2018.11.09 21:33:16)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 41114343131710574115021a154740471246444740)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806396957 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806396958 2018.11.09 21:33:16)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 5101535203070047545e440b035750570256545755)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806396971 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806396972 2018.11.09 21:33:16)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 60306260643730766535723a306664666466656762)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806396988 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806396989 2018.11.09 21:33:16)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 70207771712620662571602a207774767876747671)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806397004 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806397005 2018.11.09 21:33:17)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 80d0808ed6d7819785d192da8786d386d386858782)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806397010 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806397011 2018.11.09 21:33:17)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 80d0d78e89d6d49781d5c4dad88780878386d48689)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806397017 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806397018 2018.11.09 21:33:17)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8fde88818fd9db98898ac9d4de888b89d9888f888b)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806397023 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806397024 2018.11.09 21:33:17)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8fde8881dcd9d89889dd9dd5db89da898c8987888b)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806476293 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806476294 2018.11.09 21:34:36)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 31353c34646660276465256b343734376537353765)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806476313 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806476314 2018.11.09 21:34:36)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 40454b42451713564445591a424645474246454647)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806476327 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806476328 2018.11.09 21:34:36)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 60656a60693733763466753b396764676366696667)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806476339 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806476340 2018.11.09 21:34:36)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 60656a60333236776337233f336763663363626763)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806476351 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806476352 2018.11.09 21:34:36)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 6f6a646f3c383c79676f7c343a686d696e696b6939)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806476363 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806476364 2018.11.09 21:34:36)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 7f7b227e282822692b2c6b252b797c792b797e7976)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806476375 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806476376 2018.11.09 21:34:36)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7f7b227f2c29236c7d2a3b242b78777c7d792b787a)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806476388 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806476389 2018.11.09 21:34:36)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 8f8b8f818dd8de99d88996d58a898a89db898689db)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541806476413 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806476414 2018.11.09 21:34:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code aeaaa6f9a8f8ffb8aefaedf5faa8afa8fda9aba8af)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806476430 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806476431 2018.11.09 21:34:36)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code bdb9b5e9baebecabb8b2a8e7efbbbcbbeebab8bbb9)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806476443 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806476444 2018.11.09 21:34:36)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code cdc9c5989d9a9ddbc898df979dcbc9cbc9cbc8cacf)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806476458 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806476459 2018.11.09 21:34:36)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code ddd9d08f888b8dcb88dccd878ddad9dbd5dbd9dbdc)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806476474 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806476475 2018.11.09 21:34:36)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code ece8e6bfe9bbedfbe9bdfeb6ebeabfeabfeae9ebee)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806476480 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806476481 2018.11.09 21:34:36)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code ece8b1bfb6bab8fbedb9a8b6b4ebecebefeab8eae5)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806476486 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806476487 2018.11.09 21:34:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code fcf9f1acf9aaa8ebfaf9baa7adfbf8faaafbfcfbf8)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806476493 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806476494 2018.11.09 21:34:36)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code fcf9f1acaaaaabebfaaeeea6a8faa9fafffaf4fbf8)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806495616 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806495617 2018.11.09 21:34:55)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b1b0b1e5e4e6e0a7e4e5a5ebb4b7b4b7e5b7b5b7e5)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806495636 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806495637 2018.11.09 21:34:55)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c1c1c794c59692d7c5c4d89bc3c7c4c6c3c7c4c7c6)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806495651 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806495652 2018.11.09 21:34:55)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e0e0e7b3e9b7b3f6b4e6f5bbb9e7e4e7e3e6e9e6e7)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806495663 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806495664 2018.11.09 21:34:55)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code efefe8bceabdb9f8ecb8acb0bce8ece9bcecede8ec)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806495676 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806495677 2018.11.09 21:34:55)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code efefe9bcbcb8bcf9e7effcb4bae8ede9eee9ebe9b9)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806495689 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806495690 2018.11.09 21:34:55)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code fffeafafa8a8a2e9abaceba5abf9fcf9abf9fef9f6)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806495701 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806495702 2018.11.09 21:34:55)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 0f0e5e085c59531c0d5a4b545b08070c0d095b080a)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806495714 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806495715 2018.11.09 21:34:55)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 0f0e03090d585e19580916550a090a095b0906095b)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541806495737 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806495738 2018.11.09 21:34:55)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2e2f2a2a28787f382e7a6d757a282f287d292b282f)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806495752 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806495753 2018.11.09 21:34:55)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3e3f3a3b38686f283b312b646c383f386d393b383a)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806495766 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806495767 2018.11.09 21:34:55)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4d4c494f1d1a1d5b48185f171d4b494b494b484a4f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806495781 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806495782 2018.11.09 21:34:55)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 5d5c5c5e080b0d4b085c4d070d5a595b555b595b5c)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806495798 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806495799 2018.11.09 21:34:55)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6c6d6a6c693b6d7b693d7e366b6a3f6a3f6a696b6e)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806495804 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806495805 2018.11.09 21:34:55)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6c6d3d6c363a387b6d392836346b6c6b6f6a386a65)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806495810 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806495811 2018.11.09 21:34:55)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c6c6d6c693a387b6a692a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806495816 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806495817 2018.11.09 21:34:55)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 7c7c7d7d2a2a2b6b7a2e6e26287a297a7f7a747b78)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806596467 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806596468 2018.11.09 21:36:36)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 9dcdcc929dcacc8bc8c989c7989b989bc99b999bc9)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806596488 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806596489 2018.11.09 21:36:36)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code bcedebe8eaebefaab8b9a5e6bebab9bbbebab9babb)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806596501 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806596502 2018.11.09 21:36:36)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code bcedeae8e6ebefaae8baa9e7e5bbb8bbbfbab5babb)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806596514 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806596515 2018.11.09 21:36:36)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code cc9d9a99cc9e9adbcf9b8f939fcbcfca9fcfcecbcf)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806596525 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806596526 2018.11.09 21:36:36)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code db8a8c898c8c88cdd3dbc8808edcd9dddadddfdd8d)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806596538 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806596539 2018.11.09 21:36:36)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code ebbbeab8b8bcb6fdbfb8ffb1bfede8edbfedeaede2)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806596550 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806596551 2018.11.09 21:36:36)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code faaafbabaeaca6e9f8afbea1aefdf2f9f8fcaefdff)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806596564 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806596565 2018.11.09 21:36:36)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 0a5a550c0f5d5b1c5d0c13500f0c0f0c5e0c030c5e)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541806596585 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806596586 2018.11.09 21:36:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1a4a4d1d184c4b0c1a4e59414e1c1b1c491d1f1c1b)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806596602 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806596603 2018.11.09 21:36:36)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 39696e3c636f682f3c362c636b3f383f6a3e3c3f3d)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806596614 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806596615 2018.11.09 21:36:36)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 39696e3c346e692f3c6c2b63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806596629 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806596630 2018.11.09 21:36:36)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 49191b4b411f195f1c485913194e4d4f414f4d4f48)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806596644 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806596645 2018.11.09 21:36:36)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 58080d5b060f594f5d094a025f5e0b5e0b5e5d5f5a)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806596653 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806596654 2018.11.09 21:36:36)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 68386a68693e3c7f693d2c32306f686f6b6e3c6e61)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806596661 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806596662 2018.11.09 21:36:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 68393a68363e3c7f6e6d2e33396f6c6e3e6f686f6c)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806596669 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806596670 2018.11.09 21:36:36)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 77262576752120607125652d2371227174717f7073)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806616760 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806616761 2018.11.09 21:36:56)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code e6e4b6b5b4b1b7f0b3b2f2bce3e0e3e0b2e0e2e0b2)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806616779 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806616780 2018.11.09 21:36:56)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code f5f6a3a5f5a2a6e3f1f0ecaff7f3f0f2f7f3f0f3f2)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806616792 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806616793 2018.11.09 21:36:56)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 05065303095256135103105e5c02010206030c0302)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806616805 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806616806 2018.11.09 21:36:56)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 14174213434642031743574b471317124717161317)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806616818 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806616819 2018.11.09 21:36:56)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 24277320257377322c24377f712326222522202272)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806616830 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806616831 2018.11.09 21:36:56)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 34363531316369226067206e60323732603235323d)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806616842 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806616843 2018.11.09 21:36:56)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 34363530356268273661706f60333c373632603331)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806616861 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806616862 2018.11.09 21:36:56)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 53510f500404024504554a095655565507555a5507)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 2845          1541806616884 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541806616885 2018.11.09 21:36:56)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 63613e63613566756061713936656765666560656b)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(20))(_sens(7)(8)(11)(14)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(21))(_sens(6)(9)(10)(15)))))
			(line__34(_arch 9 0 34(_assignment(_trgt(22))(_sens(7)(9)(11)(15)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__37(_arch 11 0 37(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__38(_arch 12 0 38(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 13 -1)
)
I 000047 55 1548          1541806616902 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806616903 2018.11.09 21:36:56)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 727026732324236472263129267473742175777473)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806616916 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806616917 2018.11.09 21:36:56)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 8280d68cd3d4d394878d97d8d0848384d185878486)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806616929 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806616930 2018.11.09 21:36:56)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9193c59e94c6c18794c483cbc19795979597949693)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806616944 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806616945 2018.11.09 21:36:56)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code a1a3f0f6a1f7f1b7f4a0b1fbf1a6a5a7a9a7a5a7a0)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806616959 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806616960 2018.11.09 21:36:56)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code b1b3e7e5e6e6b0a6b4e0a3ebb6b7e2b7e2b7b4b6b3)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806616965 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806616966 2018.11.09 21:36:56)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code b1b3b0e5b9e7e5a6b0e4f5ebe9b6b1b6b2b7e5b7b8)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806616971 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806616972 2018.11.09 21:36:56)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code c0c39195969694d7c6c5869b91c7c4c696c7c0c7c4)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806616977 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806616978 2018.11.09 21:36:56)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code c0c39195c59697d7c692d29a94c695c6c3c6c8c7c4)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806633762 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806633763 2018.11.09 21:37:13)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4e414a4c4f191f581b1a5a144b484b481a484a481a)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806633782 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806633783 2018.11.09 21:37:13)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 5d535f5e0c0a0e4b595844075f5b585a5f5b585b5a)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806633796 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806633797 2018.11.09 21:37:13)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 6d636e6d303a3e7b396b7836346a696a6e6b646b6a)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806633808 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806633809 2018.11.09 21:37:13)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 7c727f7d7c2e2a6b7f2b3f232f7b7f7a2f7f7e7b7f)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806633820 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806633821 2018.11.09 21:37:13)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8c828e82dadbdf9a848c9fd7d98b8e8a8d8a888ada)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806633832 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806633833 2018.11.09 21:37:13)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 9c93c893cecbc18ac8cf88c6c89a9f9ac89a9d9a95)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806633846 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806633847 2018.11.09 21:37:13)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9c93c892cacac08f9ec9d8c7c89b949f9e9ac89b99)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806633860 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806633861 2018.11.09 21:37:13)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code aba4a2fcadfcfabdfcadb2f1aeadaeadffada2adff)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1541806633883 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806633884 2018.11.09 21:37:13)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code cbc4ca9eca9d9addcb9f88909fcdcacd98cccecdca)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806633898 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806633899 2018.11.09 21:37:13)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code dad5db88d88c8bccdfd5cf8088dcdbdc89dddfdcde)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806633911 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806633912 2018.11.09 21:37:13)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code eae5ebb9bfbdbafcefbff8b0baeceeeceeecefede8)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806633927 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806633928 2018.11.09 21:37:13)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code f9f6fda9f1afa9efacf8e9a3a9fefdfff1fffdfff8)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806633942 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806633943 2018.11.09 21:37:13)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 09060b0f565e081e0c581b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806633948 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806633949 2018.11.09 21:37:13)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 09065c0f095f5d1e085c4d53510e090e0a0f5d0f00)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806633954 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806633955 2018.11.09 21:37:13)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 09070c0f565f5d1e0f0c4f52580e0d0f5f0e090e0d)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806633960 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806633961 2018.11.09 21:37:13)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 19171c1e154f4e0e1f4b0b434d1f4c1f1a1f111e1d)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806871840 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806871841 2018.11.09 21:41:11)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4c494a4e4b1b1d5a19185816494a494a184a484a18)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806871859 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806871860 2018.11.09 21:41:11)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 5b5f5b580c0c084d5f5e4201595d5e5c595d5e5d5c)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806871873 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806871874 2018.11.09 21:41:11)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 6b6f6a6b303c387d3f6d7e30326c6f6c686d626d6c)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806871886 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806871887 2018.11.09 21:41:11)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 7b7f7a7a7a292d6c782c3824287c787d2878797c78)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806871897 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806871898 2018.11.09 21:41:11)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8a8e8a84deddd99c828a99d1df8d888c8b8c8e8cdc)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806871909 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806871910 2018.11.09 21:41:11)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 9a9fcc95cacdc78ccec98ec0ce9c999cce9c9b9c93)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806871924 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806871925 2018.11.09 21:41:11)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a9acffffa5fff5baabfcedf2fdaea1aaabaffdaeac)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806871937 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806871938 2018.11.09 21:41:11)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a9aca2fef4fef8bffeafb0f3acafacaffdafa0affd)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 3049          1541806871955 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541806871956 2018.11.09 21:41:11)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code c9ccc39cc19fccdfcac7db939ccfcdcfcccfcacfc1)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(7)(8)(14)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(6)(9)(15)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(7)(9)(15)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(8)(11)(25)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(9)(10)(26)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(9)(11)(27)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
I 000047 55 1548          1541806871973 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806871974 2018.11.09 21:41:11)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d8dddb8a838e89ced88c9b838cded9de8bdfddded9)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806871986 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806871987 2018.11.09 21:41:11)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code d8dddb8a838e89ceddd7cd828aded9de8bdfdddedc)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806872000 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806872001 2018.11.09 21:41:11)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e8edebbbe4bfb8feedbdfab2b8eeeceeeceeedefea)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806872020 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806872021 2018.11.09 21:41:12)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 07020001015157115206175d570003010f01030106)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806872035 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806872036 2018.11.09 21:41:12)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 17121710464016001246054d101144114411121015)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806872041 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806872042 2018.11.09 21:41:12)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 17124010194143001642534d4f101710141143111e)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806872047 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806872048 2018.11.09 21:41:12)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 17131010464143001112514c461013114110171013)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806872053 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806872054 2018.11.09 21:41:12)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 26222122257071312074347c7220732025202e2122)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806874893 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806874894 2018.11.09 21:41:14)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 424713401415135417165618474447441644464416)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806874912 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806874913 2018.11.09 21:41:14)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 525605515505014456574b08505457555054575455)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806874925 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806874926 2018.11.09 21:41:14)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 61653761693632773567743a386665666267686766)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806874936 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806874937 2018.11.09 21:41:14)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 71752770232327667226322e227672772272737672)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806874948 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806874949 2018.11.09 21:41:14)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 71752670752622677971622a247673777077757727)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806874961 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806874962 2018.11.09 21:41:14)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8184808f81d6dc97d5d295dbd5878287d587808788)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806874974 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806874975 2018.11.09 21:41:14)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9095919e95c6cc8392c5d4cbc49798939296c49795)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806874986 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806874987 2018.11.09 21:41:14)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a0a5fcf7f4f7f1b6f7a6b9faa5a6a5a6f4a6a9a6f4)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 3049          1541806875006 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541806875007 2018.11.09 21:41:15)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code b0b5ede4b1e6b5a6b3bea2eae5b6b4b6b5b6b3b6b8)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(7)(8)(14)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(6)(9)(15)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(7)(9)(15)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(8)(11)(25)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(9)(10)(26)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(9)(11)(27)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
I 000047 55 1548          1541806875023 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806875024 2018.11.09 21:41:15)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code bfbaebebbae9eea9bfebfce4ebb9beb9ecb8bab9be)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806875036 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806875037 2018.11.09 21:41:15)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code cfca9b9aca999ed9cac0da959dc9cec99cc8cac9cb)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806875048 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806875049 2018.11.09 21:41:15)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code dedb8a8c8f898ec8db8bcc848ed8dad8dad8dbd9dc)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806875063 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806875064 2018.11.09 21:41:15)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code eeebbfbdbab8bef8bbeffeb4bee9eae8e6e8eae8ef)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806875077 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806875078 2018.11.09 21:41:15)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code fefba8aefda9ffe9fbafeca4f9f8adf8adf8fbf9fc)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806875083 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806875084 2018.11.09 21:41:15)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code fefbffaea2a8aae9ffabbaa4a6f9fef9fdf8aaf8f7)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806875089 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806875090 2018.11.09 21:41:15)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code fefaafaefda8aae9f8fbb8a5aff9faf8a8f9fef9fa)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806875095 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806875096 2018.11.09 21:41:15)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code fefaafaeaea8a9e9f8aceca4aaf8abf8fdf8f6f9fa)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541806879662 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541806879663 2018.11.09 21:41:19)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code efecebbcedb8bef9babbfbb5eae9eae9bbe9ebe9bb)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541806879682 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541806879683 2018.11.09 21:41:19)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code efededbcbcb8bcf9ebeaf6b5ede9eae8ede9eae9e8)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541806879695 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541806879696 2018.11.09 21:41:19)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code fffdfcafa0a8ace9abf9eaa4a6f8fbf8fcf9f6f9f8)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541806879707 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541806879708 2018.11.09 21:41:19)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 0f0d0d090a5d59180c584c505c080c095c0c0d080c)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541806879718 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541806879719 2018.11.09 21:41:19)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0f0d0c095c585c19070f1c545a080d090e090b0959)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541806879729 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541806879730 2018.11.09 21:41:19)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 1e1d4b194a4943084a4d0a444a181d184a181f1817)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541806879742 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541806879743 2018.11.09 21:41:19)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2e2d7b2b7e78723d2c7b6a757a29262d2c287a292b)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541806879754 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541806879755 2018.11.09 21:41:19)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 3e3d363b3f696f28693827643b383b386a3837386a)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 3049          1541806879773 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541806879774 2018.11.09 21:41:19)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 4d4e444f181b485b4e435f17184b494b484b4e4b45)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(2)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(1)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(7)(8)(14)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(6)(9)(15)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(7)(9)(15)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(8)(11)(25)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(9)(10)(26)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(9)(11)(27)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign BUF)(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
I 000047 55 1548          1541806879787 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541806879788 2018.11.09 21:41:19)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5d5e5d5e5a0b0c4b5d091e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541806879800 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541806879801 2018.11.09 21:41:19)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6c6f6c6c6c3a3d7a696379363e6a6d6a3f6b696a68)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541806879812 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541806879813 2018.11.09 21:41:19)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 6c6f6c6c3b3b3c7a69397e363c6a686a686a696b6e)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541806879826 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541806879827 2018.11.09 21:41:19)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 7c7f797d2e2a2c6a297d6c262c7b787a747a787a7d)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541806879841 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541806879842 2018.11.09 21:41:19)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8c8f8e8289db8d9b89dd9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541806879847 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541806879848 2018.11.09 21:41:19)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8c8fd982d6dad89b8dd9c8d6d48b8c8b8f8ad88a85)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541806879853 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541806879854 2018.11.09 21:41:19)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9b999e949fcdcf8c9d9eddc0ca9c9f9dcd9c9b9c9f)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541806879859 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541806879860 2018.11.09 21:41:19)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9b999e94cccdcc8c9dc989c1cf9dce9d989d939c9f)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541807446161 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541807446162 2018.11.09 21:50:46)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c494c591949395d29190d09ec1c2c1c290c2c0c290)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541807446181 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541807446182 2018.11.09 21:50:46)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d382d481d58480c5d7d6ca89d1d5d6d4d1d5d6d5d4)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541807446194 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541807446195 2018.11.09 21:50:46)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e3b2e5b0e9b4b0f5b7e5f6b8bae4e7e4e0e5eae5e4)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541807446207 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541807446208 2018.11.09 21:50:46)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f3a2f5a3a3a1a5e4f0a4b0aca0f4f0f5a0f0f1f4f0)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541807446218 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541807446219 2018.11.09 21:50:46)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 02530604055551140a021159570500040304060454)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541807446230 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541807446231 2018.11.09 21:50:46)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 1242401511454f044641064846141114461413141b)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541807446243 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541807446244 2018.11.09 21:50:46)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1242401415444e011047564946151a111014461517)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541807446255 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541807446256 2018.11.09 21:50:46)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 22722d267475733475243b782724272476242b2476)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 3051          1541807446274 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541807446275 2018.11.09 21:50:46)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 31613f3431673427323f236b643735373437323739)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(1)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(2)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(7)(8)(14)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(6)(9)(15)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(7)(9)(15)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(8)(11)(25)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(9)(10)(26)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(9)(11)(27)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign "not")(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
I 000047 55 1548          1541807446290 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541807446291 2018.11.09 21:50:46)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 41114643131710574115021a154740471246444740)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541807446304 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541807446305 2018.11.09 21:50:46)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 5000575303060146555f450a025651560357555654)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541807446317 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541807446318 2018.11.09 21:50:46)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 60306760643730766535723a306664666466656762)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 14658         1541807446330 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541807446331 2018.11.09 21:50:46)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 70207271712620662571602a207774767876747671)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d0 33 0 54(_ent (_in))))
				(_port(_int d1 33 0 54(_ent (_in))))
				(_port(_int s -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int y 34 0 56(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 60(_ent((i 8)))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int clear -1 0 61(_ent (_in))))
				(_port(_int enable -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 62(_array -1((_dto c 12 i 0)))))
				(_port(_int D 33 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 63(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 34 0 63(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 67(_ent (_in))))
				(_port(_int branch_id -1 0 67(_ent (_in))))
				(_port(_int branch_ex -1 0 67(_ent (_in))))
				(_port(_int jump -1 0 68(_ent (_in))))
				(_port(_int memwrite -1 0 68(_ent (_in))))
				(_port(_int alusrc -1 0 68(_ent (_in))))
				(_port(_int wid -1 0 68(_ent (_in))))
				(_port(_int wex -1 0 68(_ent (_in))))
				(_port(_int r1 17 0 69(_ent (_in))))
				(_port(_int r2 17 0 69(_ent (_in))))
				(_port(_int rid 17 0 69(_ent (_in))))
				(_port(_int rex 17 0 69(_ent (_in))))
				(_port(_int enablepc -1 0 70(_ent (_out))))
				(_port(_int flushid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 101(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 107(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 112(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 119(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 125(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 132(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 139(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 151(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 160(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 163(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 167(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 171(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 194(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 201(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 210(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 19 0 74(_arch(_uni))))
		(_sig(_int pcnext 19 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 19 0 75(_arch(_uni))))
		(_sig(_int pcplus4 19 0 75(_arch(_uni))))
		(_sig(_int pcbranch 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 20 0 77(_arch(_uni))))
		(_sig(_int signimmsh 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 21 0 78(_arch(_uni))))
		(_sig(_int srcb 21 0 78(_arch(_uni))))
		(_sig(_int result 21 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 22 0 79(_arch(_uni))))
		(_sig(_int s_writedata 22 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 25 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 86(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 89(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 90(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 27 0 90(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 115(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 28 0 112(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 141(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 139(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 154(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 30 0 151(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 181(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 31 0 178(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 197(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 32 0 194(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(39))(_sens(13)(21)))))
			(line__136(_arch 1 0 136(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__139(_arch 2 0 139(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(40))(_sens(3)(4)(5)(7)(9)(11)(32(0))))))
			(line__151(_arch 3 0 151(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(41))(_sens(17)(23)(25)(29)(32(d_63_32))(38(0))(38(d_8_1))))))
			(line__178(_arch 4 0 178(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(42))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__185(_arch 5 0 185(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__186(_arch 6 0 186(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__187(_arch 7 0 187(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__188(_arch 8 0 188(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__194(_arch 9 0 194(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(43))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541807446346 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541807446347 2018.11.09 21:50:46)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7f2f7a7e7f287e687a2e6d2578792c792c797a787d)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541807446352 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541807446353 2018.11.09 21:50:46)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7f2f2d7e20292b687e2a3b2527787f787c792b7976)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541807446358 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541807446359 2018.11.09 21:50:46)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8fde8d818fd9db98898ac9d4de888b89d9888f888b)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541807446366 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541807446367 2018.11.09 21:50:46)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8fde8d81dcd9d89889dd9dd5db89da898c8987888b)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541808261671 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541808261672 2018.11.09 22:04:21)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 5f5f5c5c5d080e490a0b4b055a595a590b595b590b)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541808261692 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541808261693 2018.11.09 22:04:21)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 6f6e6a6f3c383c796b6a76356d696a686d696a6968)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541808261705 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541808261706 2018.11.09 22:04:21)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 7f7e7b7e20282c692b796a2426787b787c79767978)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541808261717 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541808261718 2018.11.09 22:04:21)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8e8f8a8088dcd8998dd9cdd1dd898d88dd8d8c898d)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541808261728 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541808261729 2018.11.09 22:04:21)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8e8f8b80ded9dd98868e9dd5db898c888f888a88d8)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541808261741 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541808261742 2018.11.09 22:04:21)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 9e9ecd91cac9c388cacd8ac4ca989d98ca989f9897)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541808261754 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541808261755 2018.11.09 22:04:21)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code aeaefdf8fef8f2bdacfbeaf5faa9a6adaca8faa9ab)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541808261768 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541808261769 2018.11.09 22:04:21)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code bdbdb3e9bdeaecabeabba4e7b8bbb8bbe9bbb4bbe9)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 3051          1541808261787 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541808261788 2018.11.09 22:04:21)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code cdcdc298989bc8dbcec3df9798cbc9cbc8cbcecbc5)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(1)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(2)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(7)(8)(14)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(6)(9)(15)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(7)(9)(15)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(8)(11)(25)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(9)(10)(26)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(9)(11)(27)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign "not")(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
I 000047 55 1548          1541808261803 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541808261804 2018.11.09 22:04:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code dcdcda8edc8a8dcadc889f8788daddda8fdbd9dadd)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541808261817 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541808261818 2018.11.09 22:04:21)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code ececeabfecbabdfae9e3f9b6beeaedeabfebe9eae8)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541808261829 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541808261830 2018.11.09 22:04:21)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code fcfcfaacababaceaf9a9eea6acfaf8faf8faf9fbfe)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541808261849 struct
(_unit VHDL(controller 0 4(struct 0 13))
	(_version vde)
	(_time 1541808261850 2018.11.09 22:04:21)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0b0b000d0f5c0a1c0e5a19510c0d580d580d0e0c09)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int aluop 3 0 20(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 24(_ent (_in))))
				(_port(_int aluop 5 0 25(_ent (_in))))
				(_port(_int alucontrol 6 0 26(_ent (_out))))
			)
		)
	)
	(_inst md 0 30(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 32(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 28(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4822          1541808261880 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541808261881 2018.11.09 22:04:21)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 2b2b772f707d7f3c2a7e6f71732c2b2c282d7f2d22)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
			(_port
				((clk)(clk))
				((reset)(reset))
				((c)(c))
				((memtoreg)(memtoreg))
				((branch)(branch))
				((alusrc)(alusrc))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((memwrite)(memwrite))
				((memwritepip)(memwritepip))
				((alucontrol)(alucontrol))
				((pc)(pc))
				((instr)(instr))
				((aluout)(aluout))
				((writedata)(writedata))
				((readdata)(readdata))
				((op)(_open))
				((funct)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541808261886 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541808261887 2018.11.09 22:04:21)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 2b2a272f2f7d7f3c2d2e6d707a2c2f2d7d2c2b2c2f)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541808261893 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541808261894 2018.11.09 22:04:21)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 3a3b363f6e6c6d2d3c6828606e3c6f3c393c323d3e)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1541808281938 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541808281939 2018.11.09 22:04:41)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 792d7b78242e286f2c2d6d237c7f7c7f2d7f7d7f2d)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1541808281960 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541808281961 2018.11.09 22:04:41)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 99cc9d9695ceca8f9d9c80c39b9f9c9e9b9f9c9f9e)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541808281974 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541808281975 2018.11.09 22:04:41)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code a8fdadffa9fffbbefcaebdf3f1afacafabaea1aeaf)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541808281986 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541808281987 2018.11.09 22:04:41)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a8fdadfff3fafebfabffebf7fbafabaefbabaaafab)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541808281998 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541808281999 2018.11.09 22:04:41)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code b8edbcecb5efebaeb0b8abe3edbfbabeb9bebcbeee)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1520          1541808282011 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541808282012 2018.11.09 22:04:42)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code c89c9a9dc19f95de9c9bdc929ccecbce9ccec9cec1)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1541808282024 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541808282025 2018.11.09 22:04:42)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code d7838584d5818bc4d582938c83d0dfd4d5d183d0d2)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1541808282039 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541808282040 2018.11.09 22:04:42)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e7b3e8b4b4b0b6f1b0e1febde2e1e2e1b3e1eee1b3)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000054 55 3051          1541808282057 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541808282058 2018.11.09 22:04:42)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code f6a2f8a6f1a0f3e0f5f8e4aca3f0f2f0f3f0f5f0fe)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(1)(2)(16)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(0)(1)(17)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(2)(18)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(6)(8)(14)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(7)(8)(14)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(6)(9)(15)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(7)(9)(15)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(8)(10)(24)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(8)(11)(25)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(9)(10)(26)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(9)(11)(27)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign "not")(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
I 000047 55 1548          1541808282073 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541808282074 2018.11.09 22:04:42)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 06520000535057100652455d520007005501030007)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541808282087 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541808282088 2018.11.09 22:04:42)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 16421011434047001319034c441017104511131012)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541808282099 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541808282100 2018.11.09 22:04:42)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 25712321247275332070377f752321232123202227)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 15031         1541808282113 struct
(_unit VHDL(datapath 0 6(struct 0 22))
	(_version vde)
	(_time 1541808282114 2018.11.09 22:04:42)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 35613630316365236060256f653231333d33313334)
	(_ent
		(_time 1541808282109)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 55(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int d0 34 0 56(_ent (_in))))
				(_port(_int d1 34 0 56(_ent (_in))))
				(_port(_int s -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 58(_array -1((_dto c 13 i 0)))))
				(_port(_int y 35 0 58(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 62(_ent((i 8)))))
				(_port(_int clock -1 0 63(_ent (_in))))
				(_port(_int clear -1 0 63(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 64(_array -1((_dto c 14 i 0)))))
				(_port(_int D 34 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 65(_array -1((_dto c 15 i 0)))))
				(_port(_int Q 35 0 65(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 12 0 39(_ent (_in))))
				(_port(_int b 12 0 39(_ent (_in))))
				(_port(_int y 13 0 40(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int we3 -1 0 32(_ent (_in))))
				(_port(_int ra1 9 0 33(_ent (_in))))
				(_port(_int ra2 9 0 33(_ent (_in))))
				(_port(_int wa3 9 0 33(_ent (_in))))
				(_port(_int wd3 10 0 34(_ent (_in))))
				(_port(_int rd1 11 0 35(_ent (_out))))
				(_port(_int rd2 11 0 35(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 49(_ent (_in))))
				(_port(_int c -1 0 50(_ent (_in))))
				(_port(_int y 17 0 51(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 44(_ent (_in))))
				(_port(_int y 15 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 24(_ent (_in))))
				(_port(_int b 6 0 24(_ent (_in))))
				(_port(_int alucontrol 7 0 25(_ent (_in))))
				(_port(_int result 8 0 26(_ent (_buffer))))
				(_port(_int zero -1 0 27(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 69(_ent (_in))))
				(_port(_int branch_id -1 0 69(_ent (_in))))
				(_port(_int branch_ex -1 0 69(_ent (_in))))
				(_port(_int jump -1 0 70(_ent (_in))))
				(_port(_int memwrite -1 0 70(_ent (_in))))
				(_port(_int alusrc -1 0 70(_ent (_in))))
				(_port(_int wid -1 0 70(_ent (_in))))
				(_port(_int wex -1 0 70(_ent (_in))))
				(_port(_int r1 18 0 71(_ent (_in))))
				(_port(_int r2 18 0 71(_ent (_in))))
				(_port(_int rid 18 0 71(_ent (_in))))
				(_port(_int rex 18 0 71(_ent (_in))))
				(_port(_int enablepc -1 0 72(_ent (_out))))
				(_port(_int flushid -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 95(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 99(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 103(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 109(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 124(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 130(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 137(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 144(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 156(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 165(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 168(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 172(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 176(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 183(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~43))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 199(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~49))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 206(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 215(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 18(_array -1((_dto i 5 i 0)))))
		(_port(_int op 5 0 18(_ent(_out))))
		(_port(_int funct 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 19 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 20 0 76(_arch(_uni))))
		(_sig(_int pcnext 20 0 76(_arch(_uni))))
		(_sig(_int pcnextbr 20 0 77(_arch(_uni))))
		(_sig(_int pcplus4 20 0 77(_arch(_uni))))
		(_sig(_int pcbranch 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 21 0 79(_arch(_uni))))
		(_sig(_int signimmsh 21 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 80(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 22 0 80(_arch(_uni))))
		(_sig(_int srcb 22 0 80(_arch(_uni))))
		(_sig(_int result 22 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 23 0 81(_arch(_uni))))
		(_sig(_int s_writedata 23 0 81(_arch(_uni))))
		(_sig(_int s_zero -1 0 82(_arch(_uni))))
		(_sig(_int pcsrc -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 86(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 25 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 87(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 26 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 27 0 88(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 91(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 92(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 28 0 92(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 29 0 114(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 146(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 30 0 144(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 159(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 31 0 156(_arch(_uni))))
		(_type(_int ~ANONYMOUS~44 0 186(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~43 32 0 183(_arch(_uni))))
		(_type(_int ~ANONYMOUS~50 0 202(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~49 33 0 199(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(41))(_sens(13)(23)))))
			(line__121(_arch 1 0 121(_assignment(_alias((op)(s_if(d_31_26))))(_trgt(17))(_sens(34(d_31_26))))))
			(line__122(_arch 2 0 122(_assignment(_alias((funct)(s_if(d_5_0))))(_trgt(18))(_sens(34(d_5_0))))))
			(line__141(_arch 3 0 141(_assignment(_trgt(20))(_sens(34(d_25_0))(34(d_63_60))))))
			(line__144(_arch 4 0 144(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(42))(_sens(3)(4)(5)(7)(9)(11)(34(0))))))
			(line__156(_arch 5 0 156(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(43))(_sens(19)(25)(27)(31)(34(d_63_32))(40(0))(40(d_8_1))))))
			(line__183(_arch 6 0 183(_assignment(_alias((~ANONYMOUS~43)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(44))(_sens(24)(30)(32)(35(d_5_0))(35(d_69_38))(35(d_137_134))))))
			(line__190(_arch 7 0 190(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(36(104))))))
			(line__191(_arch 8 0 191(_assignment(_trgt(33))(_sens(36(106))(36(70))(36(105))))))
			(line__192(_arch 9 0 192(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(36(d_69_38))))))
			(line__193(_arch 10 0 193(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(36(d_37_6))))))
			(line__199(_arch 11 0 199(_assignment(_alias((~ANONYMOUS~49)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(45))(_sens(16)(36(d_5_0))(36(d_69_38))(36(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (36(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 16 -1)
)
I 000047 55 2681          1541808282129 struct
(_unit VHDL(controller 0 4(struct 0 13))
	(_version vde)
	(_time 1541808282130 2018.11.09 22:04:42)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 45114147161244524014571f424316431643404247)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int aluop 3 0 20(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 24(_ent (_in))))
				(_port(_int aluop 5 0 25(_ent (_in))))
				(_port(_int alucontrol 6 0 26(_ent (_out))))
			)
		)
	)
	(_inst md 0 30(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 32(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 28(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4822          1541808282135 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541808282136 2018.11.09 22:04:42)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 45111647491311524410011f1d424542464311434c)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
			(_port
				((clk)(clk))
				((reset)(reset))
				((c)(c))
				((memtoreg)(memtoreg))
				((branch)(branch))
				((alusrc)(alusrc))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((memwrite)(memwrite))
				((memwritepip)(memwritepip))
				((alucontrol)(alucontrol))
				((pc)(pc))
				((instr)(instr))
				((aluout)(aluout))
				((writedata)(writedata))
				((readdata)(readdata))
				((op)(_open))
				((funct)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541808282141 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541808282142 2018.11.09 22:04:42)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 45104647161311524340031e144241431342454241)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1736          1541808282147 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541808282148 2018.11.09 22:04:42)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 45104647451312524317571f1143104346434d4241)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
V 000047 55 1156          1541808358287 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541808358288 2018.11.09 22:05:58)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c192c594949690d79495d59bc4c7c4c795c7c5c795)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 1618          1541808358306 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541808358307 2018.11.09 22:05:58)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d082d282d58783c6d4d5c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
V 000047 55 1258          1541808358319 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541808358320 2018.11.09 22:05:58)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e0b2e3b3e9b7b3f6b4e6f5bbb9e7e4e7e3e6e9e6e7)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
V 000047 55 739           1541808358331 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541808358332 2018.11.09 22:05:58)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f0a2f3a0a3a2a6e7f3a7b3afa3f7f3f6a3f3f2f7f3)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
V 000054 55 1130          1541808358342 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541808358343 2018.11.09 22:05:58)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f0a2f2a0f5a7a3e6f8f0e3aba5f7f2f6f1f6f4f6a6)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
V 000047 55 1520          1541808358354 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541808358355 2018.11.09 22:05:58)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code ffacabafa8a8a2e9abaceba5abf9fcf9abf9fef9f6)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
V 000047 55 891           1541808358368 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541808358369 2018.11.09 22:05:58)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 0f5c5a085c59531c0d5a4b545b08070c0d095b080a)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
V 000047 55 6602          1541808358382 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541808358383 2018.11.09 22:05:58)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 1f4c17181d484e09481906451a191a194b1916194b)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
V 000054 55 3051          1541808358399 hazarddec_arc
(_unit VHDL(hazarddec 0 6(hazarddec_arc 0 13))
	(_version vde)
	(_time 1541808358400 2018.11.09 22:05:58)
	(_source(\./../src/hazzarddec.vhd\))
	(_parameters tan)
	(_code 2e7d272a7a782b382d203c747b282a282b282d2826)
	(_ent
		(_time 1541799904898)
	)
	(_object
		(_port(_int branch -1 0 7(_ent(_in))))
		(_port(_int branch_id -1 0 7(_ent(_in))))
		(_port(_int branch_ex -1 0 7(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 8(_ent(_in))))
		(_port(_int wid -1 0 8(_ent(_in))))
		(_port(_int wex -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 9(_ent(_in))))
		(_port(_int r2 0 0 9(_ent(_in))))
		(_port(_int rid 0 0 9(_ent(_in))))
		(_port(_int rex 0 0 9(_ent(_in))))
		(_port(_int enablepc -1 0 10(_ent(_out))))
		(_port(_int flushid -1 0 10(_ent(_out))))
		(_sig(_int s_r1 -1 0 14(_arch(_uni))))
		(_sig(_int s_r2 -1 0 14(_arch(_uni))))
		(_sig(_int s_flush1 -1 0 15(_arch(_uni))))
		(_sig(_int s_enable1 -1 0 16(_arch(_uni))))
		(_sig(_int s_enable2 -1 0 16(_arch(_uni))))
		(_sig(_int s_r1_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rid -1 0 17(_arch(_uni))))
		(_sig(_int s_r2_rex -1 0 17(_arch(_uni))))
		(_sig(_int s_conflito -1 0 17(_arch(_uni))))
		(_sig(_int s_r1_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r1_rex1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rid1 -1 0 18(_arch(_uni))))
		(_sig(_int s_r2_rex1 -1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(16)(1)(2)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(12))(_sens(17)(0)(1)))))
			(line__24(_arch 2 0 24(_assignment(_trgt(17))(_sens(18)(2)))))
			(line__27(_arch 3 0 27(_assignment(_alias((s_r1)(jump)))(_simpleassign "not")(_trgt(14))(_sens(3)))))
			(line__28(_arch 4 0 28(_assignment(_trgt(15))(_sens(3)(4)(5)))))
			(line__30(_arch 5 0 30(_assignment(_trgt(24))(_sens(14)(6)(8)))))
			(line__31(_arch 6 0 31(_assignment(_trgt(25))(_sens(14)(7)(8)))))
			(line__32(_arch 7 0 32(_assignment(_trgt(26))(_sens(15)(6)(9)))))
			(line__33(_arch 8 0 33(_assignment(_trgt(27))(_sens(15)(7)(9)))))
			(line__35(_arch 9 0 35(_assignment(_trgt(19))(_sens(24)(8)(10)))))
			(line__36(_arch 10 0 36(_assignment(_trgt(20))(_sens(25)(8)(11)))))
			(line__37(_arch 11 0 37(_assignment(_trgt(21))(_sens(26)(9)(10)))))
			(line__38(_arch 12 0 38(_assignment(_trgt(22))(_sens(27)(9)(11)))))
			(line__40(_arch 13 0 40(_assignment(_trgt(23))(_sens(19)(20)(21)(22)))))
			(line__41(_arch 14 0 41(_assignment(_alias((s_flush1)(s_conflito)))(_simpleassign BUF)(_trgt(16))(_sens(23)))))
			(line__42(_arch 15 0 42(_assignment(_alias((s_enable2)(s_conflito)))(_simpleassign "not")(_trgt(18))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 2)
	)
	(_model . hazarddec_arc 16 -1)
)
V 000047 55 1548          1541808358416 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541808358417 2018.11.09 22:05:58)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3e6d3e3b38686f283e6a7d656a383f386d393b383f)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
V 000047 55 963           1541808358430 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541808358431 2018.11.09 22:05:58)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4d1e4d4f4a1b1c5b484258171f4b4c4b1e4a484b49)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
V 000047 55 779           1541808358442 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541808358443 2018.11.09 22:05:58)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 5d0e5d5e0d0a0d4b58084f070d5b595b595b585a5f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 15031         1541808358456 struct
(_unit VHDL(datapath 0 6(struct 0 22))
	(_version vde)
	(_time 1541808358457 2018.11.09 22:05:58)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 6d3e686d383b3d7b38387d373d6a696b656b696b6c)
	(_ent
		(_time 1541808282108)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 55(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int d0 34 0 56(_ent (_in))))
				(_port(_int d1 34 0 56(_ent (_in))))
				(_port(_int s -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 58(_array -1((_dto c 13 i 0)))))
				(_port(_int y 35 0 58(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 62(_ent((i 8)))))
				(_port(_int clock -1 0 63(_ent (_in))))
				(_port(_int clear -1 0 63(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 64(_array -1((_dto c 14 i 0)))))
				(_port(_int D 34 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 65(_array -1((_dto c 15 i 0)))))
				(_port(_int Q 35 0 65(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 12 0 39(_ent (_in))))
				(_port(_int b 12 0 39(_ent (_in))))
				(_port(_int y 13 0 40(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int we3 -1 0 32(_ent (_in))))
				(_port(_int ra1 9 0 33(_ent (_in))))
				(_port(_int ra2 9 0 33(_ent (_in))))
				(_port(_int wa3 9 0 33(_ent (_in))))
				(_port(_int wd3 10 0 34(_ent (_in))))
				(_port(_int rd1 11 0 35(_ent (_out))))
				(_port(_int rd2 11 0 35(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 49(_ent (_in))))
				(_port(_int c -1 0 50(_ent (_in))))
				(_port(_int y 17 0 51(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 44(_ent (_in))))
				(_port(_int y 15 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 24(_ent (_in))))
				(_port(_int b 6 0 24(_ent (_in))))
				(_port(_int alucontrol 7 0 25(_ent (_in))))
				(_port(_int result 8 0 26(_ent (_buffer))))
				(_port(_int zero -1 0 27(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 69(_ent (_in))))
				(_port(_int branch_id -1 0 69(_ent (_in))))
				(_port(_int branch_ex -1 0 69(_ent (_in))))
				(_port(_int jump -1 0 70(_ent (_in))))
				(_port(_int memwrite -1 0 70(_ent (_in))))
				(_port(_int alusrc -1 0 70(_ent (_in))))
				(_port(_int wid -1 0 70(_ent (_in))))
				(_port(_int wex -1 0 70(_ent (_in))))
				(_port(_int r1 18 0 71(_ent (_in))))
				(_port(_int r2 18 0 71(_ent (_in))))
				(_port(_int rid 18 0 71(_ent (_in))))
				(_port(_int rex 18 0 71(_ent (_in))))
				(_port(_int enablepc -1 0 72(_ent (_out))))
				(_port(_int flushid -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 95(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 99(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 103(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 109(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 124(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 130(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 137(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 144(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~36))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 156(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 165(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 168(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 172(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 176(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 183(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~43))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 199(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~49))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 206(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 215(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 18(_array -1((_dto i 5 i 0)))))
		(_port(_int op 5 0 18(_ent(_out))))
		(_port(_int funct 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 19 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 20 0 76(_arch(_uni))))
		(_sig(_int pcnext 20 0 76(_arch(_uni))))
		(_sig(_int pcnextbr 20 0 77(_arch(_uni))))
		(_sig(_int pcplus4 20 0 77(_arch(_uni))))
		(_sig(_int pcbranch 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 21 0 79(_arch(_uni))))
		(_sig(_int signimmsh 21 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 80(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 22 0 80(_arch(_uni))))
		(_sig(_int srcb 22 0 80(_arch(_uni))))
		(_sig(_int result 22 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 23 0 81(_arch(_uni))))
		(_sig(_int s_writedata 23 0 81(_arch(_uni))))
		(_sig(_int s_zero -1 0 82(_arch(_uni))))
		(_sig(_int pcsrc -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 86(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 25 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 87(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 26 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 27 0 88(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 91(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 92(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 28 0 92(_arch(_uni))))
		(_type(_int ~ANONYMOUS~33 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 29 0 114(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 146(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~36 30 0 144(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 159(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 31 0 156(_arch(_uni))))
		(_type(_int ~ANONYMOUS~44 0 186(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~43 32 0 183(_arch(_uni))))
		(_type(_int ~ANONYMOUS~50 0 202(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~49 33 0 199(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(41))(_sens(13)(23)))))
			(line__121(_arch 1 0 121(_assignment(_alias((op)(s_if(d_31_26))))(_trgt(17))(_sens(34(d_31_26))))))
			(line__122(_arch 2 0 122(_assignment(_alias((funct)(s_if(d_5_0))))(_trgt(18))(_sens(34(d_5_0))))))
			(line__141(_arch 3 0 141(_assignment(_trgt(20))(_sens(34(d_25_0))(34(d_63_60))))))
			(line__144(_arch 4 0 144(_assignment(_alias((~ANONYMOUS~36)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(42))(_sens(3)(4)(5)(7)(9)(11)(34(0))))))
			(line__156(_arch 5 0 156(_assignment(_alias((~ANONYMOUS~38)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(43))(_sens(19)(25)(27)(31)(34(d_63_32))(40(0))(40(d_8_1))))))
			(line__183(_arch 6 0 183(_assignment(_alias((~ANONYMOUS~43)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(44))(_sens(24)(30)(32)(35(d_5_0))(35(d_69_38))(35(d_137_134))))))
			(line__190(_arch 7 0 190(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(36(104))))))
			(line__191(_arch 8 0 191(_assignment(_trgt(33))(_sens(36(106))(36(70))(36(105))))))
			(line__192(_arch 9 0 192(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(36(d_69_38))))))
			(line__193(_arch 10 0 193(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(36(d_37_6))))))
			(line__199(_arch 11 0 199(_assignment(_alias((~ANONYMOUS~49)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(45))(_sens(16)(36(d_5_0))(36(d_69_38))(36(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (36(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 16 -1)
)
V 000047 55 2681          1541808358470 struct
(_unit VHDL(controller 0 4(struct 0 13))
	(_version vde)
	(_time 1541808358471 2018.11.09 22:05:58)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6d3e6f6d6f3a6c7a683c7f376a6b3e6b3e6b686a6f)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int aluop 3 0 20(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 24(_ent (_in))))
				(_port(_int aluop 5 0 25(_ent (_in))))
				(_port(_int alucontrol 6 0 26(_ent (_out))))
			)
		)
	)
	(_inst md 0 30(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 32(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 28(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 4717          1541808358476 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541808358477 2018.11.09 22:05:58)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7c2f297d262a286b7d2f3826247b7c7b7f7a287a75)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
				(_port(_int op 11 0 35(_ent (_out))))
				(_port(_int funct 11 0 35(_ent (_out))))
			)
		)
	)
	(_inst cont 0 42(_comp controller)
		(_port
			((op)(s_op))
			((funct)(s_funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 45(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
			((op)(s_op))
			((funct)(s_funct))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 35(_array -1((_dto i 5 i 0)))))
		(_sig(_int memtoreg -1 0 38(_arch(_uni))))
		(_sig(_int alusrc -1 0 38(_arch(_uni))))
		(_sig(_int regdst -1 0 38(_arch(_uni))))
		(_sig(_int regwrite -1 0 38(_arch(_uni))))
		(_sig(_int jump -1 0 38(_arch(_uni))))
		(_sig(_int branch -1 0 38(_arch(_uni))))
		(_sig(_int s_c -1 0 38(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 39(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 40(_array -1((_dto i 5 i 0)))))
		(_sig(_int s_op 13 0 40(_arch(_uni))))
		(_sig(_int s_funct 13 0 40(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000045 55 2908          1541808358482 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541808358483 2018.11.09 22:05:58)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 7c2e797d792a286b7a793a272d7b787a2a7b7c7b78)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
V 000045 55 1736          1541808358488 test
(_unit VHDL(testbench 0 4(test 0 7))
	(_version vde)
	(_time 1541808358489 2018.11.09 22:05:58)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 7c2e797d2a2a2b6b7a2e6e26287a297a7f7a747b78)
	(_ent
		(_time 1541781010575)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 9(_ent (_in))))
				(_port(_int reset -1 0 9(_ent (_in))))
				(_port(_int writedata 0 0 10(_ent (_out))))
				(_port(_int dataadr 0 0 10(_ent (_out))))
				(_port(_int memwrite -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst dut 0 18(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 13(_arch(_uni))))
		(_sig(_int dataadr 1 0 13(_arch(_uni))))
		(_sig(_int clk -1 0 14(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 14(_arch(_uni))))
		(_sig(_int memwrite -1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_wait_for)(_trgt(2)))))
			(line__29(_arch 1 0 29(_prcs(_wait_for)(_trgt(3)))))
			(line__37(_arch 2 0 37(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 15202         1541812018078 struct
(_unit VHDL(datapath 0 6(struct 0 22))
	(_version vde)
	(_time 1541812018079 2018.11.09 23:06:58)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d682da84d18086c08382c68c86d1d2d0ded0d2d0d7)
	(_ent
		(_time 1541808282108)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 55(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int d0 35 0 56(_ent (_in))))
				(_port(_int d1 35 0 56(_ent (_in))))
				(_port(_int s -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 58(_array -1((_dto c 13 i 0)))))
				(_port(_int y 36 0 58(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 62(_ent((i 8)))))
				(_port(_int clock -1 0 63(_ent (_in))))
				(_port(_int clear -1 0 63(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 64(_array -1((_dto c 14 i 0)))))
				(_port(_int D 35 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 65(_array -1((_dto c 15 i 0)))))
				(_port(_int Q 36 0 65(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 12 0 39(_ent (_in))))
				(_port(_int b 12 0 39(_ent (_in))))
				(_port(_int y 13 0 40(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int we3 -1 0 32(_ent (_in))))
				(_port(_int ra1 9 0 33(_ent (_in))))
				(_port(_int ra2 9 0 33(_ent (_in))))
				(_port(_int wa3 9 0 33(_ent (_in))))
				(_port(_int wd3 10 0 34(_ent (_in))))
				(_port(_int rd1 11 0 35(_ent (_out))))
				(_port(_int rd2 11 0 35(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 49(_ent (_in))))
				(_port(_int c -1 0 50(_ent (_in))))
				(_port(_int y 17 0 51(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 44(_ent (_in))))
				(_port(_int y 15 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 24(_ent (_in))))
				(_port(_int b 6 0 24(_ent (_in))))
				(_port(_int alucontrol 7 0 25(_ent (_in))))
				(_port(_int result 8 0 26(_ent (_buffer))))
				(_port(_int zero -1 0 27(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 69(_ent (_in))))
				(_port(_int branch_id -1 0 69(_ent (_in))))
				(_port(_int branch_ex -1 0 69(_ent (_in))))
				(_port(_int jump -1 0 70(_ent (_in))))
				(_port(_int memwrite -1 0 70(_ent (_in))))
				(_port(_int alusrc -1 0 70(_ent (_in))))
				(_port(_int wid -1 0 70(_ent (_in))))
				(_port(_int wex -1 0 70(_ent (_in))))
				(_port(_int r1 18 0 71(_ent (_in))))
				(_port(_int r2 18 0 71(_ent (_in))))
				(_port(_int rid 18 0 71(_ent (_in))))
				(_port(_int rex 18 0 71(_ent (_in))))
				(_port(_int enablepc -1 0 72(_ent (_out))))
				(_port(_int flushid -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 105(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 111(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 116(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~38))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~40))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~45))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~51))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 216(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 18(_array -1((_dto i 5 i 0)))))
		(_port(_int op 5 0 18(_ent(_out))))
		(_port(_int funct 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 19 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 20 0 76(_arch(_uni))))
		(_sig(_int pcnext 20 0 76(_arch(_uni))))
		(_sig(_int pcnextbr 20 0 77(_arch(_uni))))
		(_sig(_int pcplus4 20 0 77(_arch(_uni))))
		(_sig(_int pcbranch 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 21 0 79(_arch(_uni))))
		(_sig(_int signimmsh 21 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 80(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 22 0 80(_arch(_uni))))
		(_sig(_int srcb 22 0 80(_arch(_uni))))
		(_sig(_int result 22 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 23 0 81(_arch(_uni))))
		(_sig(_int s_writedata 23 0 81(_arch(_uni))))
		(_sig(_int s_zero -1 0 82(_arch(_uni))))
		(_sig(_int pcsrc -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 86(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 25 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 87(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 26 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 27 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int s_rid 28 0 90(_arch(_uni))))
		(_sig(_int s_rex 28 0 90(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 93(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 94(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 29 0 94(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 119(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 30 0 116(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~38 31 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~40 32 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~46 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~45 33 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~52 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~51 34 0 201(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(43))(_sens(23)(13)))))
			(line__123(_arch 1 0 123(_assignment(_alias((op)(s_if(d_31_26))))(_trgt(17))(_sens(34(d_31_26))))))
			(line__124(_arch 2 0 124(_assignment(_alias((funct)(s_if(d_5_0))))(_trgt(18))(_sens(34(d_5_0))))))
			(line__143(_arch 3 0 143(_assignment(_trgt(20))(_sens(34(d_25_0))(34(d_63_60))))))
			(line__146(_arch 4 0 146(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(44))(_sens(34(0))(3)(4)(5)(7)(9)(11)))))
			(line__158(_arch 5 0 158(_assignment(_alias((~ANONYMOUS~40)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(45))(_sens(19)(25)(27)(31)(34(d_63_32))(42(0))(42(d_8_1))))))
			(line__185(_arch 6 0 185(_assignment(_alias((~ANONYMOUS~45)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(46))(_sens(24)(30)(32)(35(d_5_0))(35(d_69_38))(35(d_137_134))))))
			(line__192(_arch 7 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(36(104))))))
			(line__193(_arch 8 0 193(_assignment(_trgt(33))(_sens(36(106))(36(70))(36(105))))))
			(line__194(_arch 9 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(36(d_69_38))))))
			(line__195(_arch 10 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(36(d_37_6))))))
			(line__201(_arch 11 0 201(_assignment(_alias((~ANONYMOUS~51)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(47))(_sens(36(d_5_0))(36(d_69_38))(36(103))(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (36(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 16 -1)
)
V 000047 55 15201         1541812181719 struct
(_unit VHDL(datapath 0 6(struct 0 22))
	(_version vde)
	(_time 1541812181720 2018.11.09 23:09:41)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 0e0b02085a585e185b5a1e545e090a0806080a080f)
	(_ent
		(_time 1541808282108)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 55(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int d0 35 0 56(_ent (_in))))
				(_port(_int d1 35 0 56(_ent (_in))))
				(_port(_int s -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 58(_array -1((_dto c 13 i 0)))))
				(_port(_int y 36 0 58(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 62(_ent((i 8)))))
				(_port(_int clock -1 0 63(_ent (_in))))
				(_port(_int clear -1 0 63(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 64(_array -1((_dto c 14 i 0)))))
				(_port(_int D 35 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 65(_array -1((_dto c 15 i 0)))))
				(_port(_int Q 36 0 65(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 12 0 39(_ent (_in))))
				(_port(_int b 12 0 39(_ent (_in))))
				(_port(_int y 13 0 40(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int we3 -1 0 32(_ent (_in))))
				(_port(_int ra1 9 0 33(_ent (_in))))
				(_port(_int ra2 9 0 33(_ent (_in))))
				(_port(_int wa3 9 0 33(_ent (_in))))
				(_port(_int wd3 10 0 34(_ent (_in))))
				(_port(_int rd1 11 0 35(_ent (_out))))
				(_port(_int rd2 11 0 35(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 49(_ent (_in))))
				(_port(_int c -1 0 50(_ent (_in))))
				(_port(_int y 17 0 51(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 44(_ent (_in))))
				(_port(_int y 15 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 24(_ent (_in))))
				(_port(_int b 6 0 24(_ent (_in))))
				(_port(_int alucontrol 7 0 25(_ent (_in))))
				(_port(_int result 8 0 26(_ent (_buffer))))
				(_port(_int zero -1 0 27(_ent (_out))))
			)
		)
		(hazarddec
			(_object
				(_port(_int branch -1 0 69(_ent (_in))))
				(_port(_int branch_id -1 0 69(_ent (_in))))
				(_port(_int branch_ex -1 0 69(_ent (_in))))
				(_port(_int jump -1 0 70(_ent (_in))))
				(_port(_int memwrite -1 0 70(_ent (_in))))
				(_port(_int alusrc -1 0 70(_ent (_in))))
				(_port(_int wid -1 0 70(_ent (_in))))
				(_port(_int wex -1 0 70(_ent (_in))))
				(_port(_int r1 18 0 71(_ent (_in))))
				(_port(_int r2 18 0 71(_ent (_in))))
				(_port(_int rid 18 0 71(_ent (_in))))
				(_port(_int rex 18 0 71(_ent (_in))))
				(_port(_int enablepc -1 0 72(_ent (_out))))
				(_port(_int flushid -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 105(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 111(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 116(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(s_enable_pc))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 126(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 132(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst flush_id_mux 0 146(_comp mux2)
		(_gen
			((width)((i 9)))
		)
		(_port
			((d0)(~ANONYMOUS~38))
			((d1)(_string \"000000000"\))
			((s)(s_flush_id))
			((y)(s_control_id))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 9)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 158(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~40))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 167(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 170(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 174(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 185(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~45))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 201(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~51))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 208(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst haz 0 216(_comp hazarddec)
		(_port
			((branch)(branch))
			((branch_id)(s_id(136)))
			((branch_ex)(s_ex(105)))
			((jump)(jump))
			((memwrite)(memwrite))
			((alusrc)(alusrc))
			((wid)(s_id(0)))
			((wex)(s_ex(0)))
			((r1)(s_if(d_25_21)))
			((r2)(s_if(d_20_16)))
			((rid)(s_id(d_5_1)))
			((rex)(s_ex(d_5_1)))
			((enablepc)(s_enable_pc))
			((flushid)(s_flush_id))
		)
		(_use(_ent . hazarddec)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 18(_array -1((_dto i 5 i 0)))))
		(_port(_int op 5 0 18(_ent(_out))))
		(_port(_int funct 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 19 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 20 0 76(_arch(_uni))))
		(_sig(_int pcnext 20 0 76(_arch(_uni))))
		(_sig(_int pcnextbr 20 0 77(_arch(_uni))))
		(_sig(_int pcplus4 20 0 77(_arch(_uni))))
		(_sig(_int pcbranch 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 21 0 79(_arch(_uni))))
		(_sig(_int signimmsh 21 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 80(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 22 0 80(_arch(_uni))))
		(_sig(_int srcb 22 0 80(_arch(_uni))))
		(_sig(_int result 22 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 23 0 81(_arch(_uni))))
		(_sig(_int s_writedata 23 0 81(_arch(_uni))))
		(_sig(_int s_zero -1 0 82(_arch(_uni))))
		(_sig(_int pcsrc -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 86(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 25 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 87(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 26 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 27 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int s_rid 28 0 90(_arch(_uni))))
		(_sig(_int s_rex 28 0 90(_arch(_uni))))
		(_sig(_int s_enable_pc -1 0 93(_arch(_uni))))
		(_sig(_int s_flush_id -1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 94(_array -1((_dto i 8 i 0)))))
		(_sig(_int s_control_id 29 0 94(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 119(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 30 0 116(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 148(_array -1((_dto i 8 i 0)))))
		(_sig(_int ~ANONYMOUS~38 31 0 146(_arch(_uni))))
		(_type(_int ~ANONYMOUS~41 0 161(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~40 32 0 158(_arch(_uni))))
		(_type(_int ~ANONYMOUS~46 0 188(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~45 33 0 185(_arch(_uni))))
		(_type(_int ~ANONYMOUS~52 0 204(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~51 34 0 201(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(43))(_sens(23)(13)))))
			(line__123(_arch 1 0 123(_assignment(_alias((op)(s_if(d_31_26))))(_trgt(17))(_sens(34(d_31_26))))))
			(line__124(_arch 2 0 124(_assignment(_alias((funct)(s_if(d_5_0))))(_trgt(18))(_sens(34(d_5_0))))))
			(line__143(_arch 3 0 143(_assignment(_trgt(20))(_sens(34(d_25_0))(34(d_63_60))))))
			(line__146(_arch 4 0 146(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(regwrite)))(_trgt(44))(_sens(34(0))(3)(4)(5)(7)(9)(11)))))
			(line__158(_arch 5 0 158(_assignment(_alias((~ANONYMOUS~40)(s_control_id(d_8_1))(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(s_control_id(0))))(_trgt(45))(_sens(19)(25)(27)(31)(34(d_63_32))(42(0))(42(d_8_1))))))
			(line__185(_arch 6 0 185(_assignment(_alias((~ANONYMOUS~45)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(46))(_sens(24)(30)(32)(35(d_5_0))(35(d_69_38))(35(d_137_134))))))
			(line__192(_arch 7 0 192(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(36(104))))))
			(line__193(_arch 8 0 193(_assignment(_trgt(33))(_sens(36(106))(36(70))(36(105))))))
			(line__194(_arch 9 0 194(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(36(d_69_38))))))
			(line__195(_arch 10 0 195(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(36(d_37_6))))))
			(line__201(_arch 11 0 201(_assignment(_alias((~ANONYMOUS~51)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(47))(_sens(36(d_5_0))(36(d_69_38))(36(103))(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (36(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 16 -1)
)
