set ::env(PROJECT_NAME) madi_receiver
set ::env(DESIGN_TOP) madi_receiver
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/madi_receiver/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/madi_receiver/rtl/madi_receiver.vhd
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) OpenCores_designs
