{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572549020239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572549020243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 16:10:20 2019 " "Processing started: Thu Oct 31 16:10:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572549020243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572549020243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572549020243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572549020903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubbledabber.v 2 2 " "Found 2 design units, including 2 entities, in source file doubbledabber.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "doubbleDabber.v" "" { Text "C:/Users/vinic/Documents/ULA/doubbleDabber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021015 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_bin2bcd " "Found entity 2: tb_bin2bcd" {  } { { "doubbleDabber.v" "" { Text "C:/Users/vinic/Documents/ULA/doubbleDabber.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin2bcd.vhd " "Can't analyze file -- file bin2bcd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572549021027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Full_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Adder " "Found entity 1: Seven_bit_Adder" {  } { { "Seven_bit_Adder.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Subtractor " "Found entity 1: Full_Subtractor" {  } { { "Full_Subtractor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Full_Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Subtractor " "Found entity 1: Seven_bit_Subtractor" {  } { { "Seven_bit_Subtractor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction_overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtraction_overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtraction_Overflow " "Found entity 1: Subtraction_Overflow" {  } { { "Subtraction_Overflow.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Subtraction_Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_swap_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_swap_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Swap_Subtractor " "Found entity 1: Full_Swap_Subtractor" {  } { { "Full_Swap_Subtractor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Full_Swap_Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_swap_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_swap_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Swap_Subtractor " "Found entity 1: Seven_bit_Swap_Subtractor" {  } { { "Seven_bit_Swap_Subtractor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Swap_Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap_subtraction_overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file swap_subtraction_overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Swap_Subtraction_Overflow " "Found entity 1: Swap_Subtraction_Overflow" {  } { { "Swap_Subtraction_Overflow.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Swap_Subtraction_Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file equal_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_Comparator " "Found entity 1: Equal_Comparator" {  } { { "Equal_Comparator.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Equal_Comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_equal_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_equal_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Equal_Comparator " "Found entity 1: Seven_bit_Equal_Comparator" {  } { { "Seven_bit_Equal_Comparator.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Equal_Comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_biggest_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_biggest_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Biggest_Comparator " "Found entity 1: Seven_bit_Biggest_Comparator" {  } { { "Seven_bit_Biggest_Comparator.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Biggest_Comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Xor " "Found entity 1: Seven_bit_Xor" {  } { { "Seven_bit_Xor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Xor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_xnor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_xnor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Xnor " "Found entity 1: Seven_bit_Xnor" {  } { { "Seven_bit_Xnor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Xnor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_entry.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_entry.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_entry " "Found entity 1: Xor_entry" {  } { { "Xor_entry.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Xor_entry.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_entry.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xnor_entry.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Xnor_entry " "Found entity 1: Xnor_entry" {  } { { "Xnor_entry.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Xnor_entry.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_bit_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_bit_Mux " "Found entity 1: Seven_bit_Mux" {  } { { "Seven_bit_Mux.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 And_Mux " "Found entity 1: And_Mux" {  } { { "And_Mux.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/And_Mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 And_Bus " "Found entity 1: And_Bus" {  } { { "And_Bus.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/And_Bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Or_Mux " "Found entity 1: Or_Mux" {  } { { "Or_Mux.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Or_Mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Display " "Found entity 1: Seven_Segment_Display" {  } { { "Seven_Segment_Display.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_Segment_Display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_conversor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_conversor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Conversor " "Found entity 1: BCD_Conversor" {  } { { "BCD_Conversor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/BCD_Conversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twos_complement.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Twos_Complement " "Found entity 1: Twos_Complement" {  } { { "Twos_Complement.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Twos_Complement.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_eleven_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_eleven_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 And_Eleven_bit " "Found entity 1: And_Eleven_bit" {  } { { "And_Eleven_bit.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/And_Eleven_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_mux_bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_mux_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 And_Mux_BCD " "Found entity 1: And_Mux_BCD" {  } { { "And_Mux_BCD.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/And_Mux_BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux_bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_mux_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Or_Mux_BCD " "Found entity 1: Or_Mux_BCD" {  } { { "Or_Mux_BCD.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Or_Mux_BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_BCD " "Found entity 1: Mux_BCD" {  } { { "Mux_BCD.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Mux_BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coversor_seven_segments.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coversor_seven_segments.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Coversor_Seven_Segments " "Found entity 1: Coversor_Seven_Segments" {  } { { "Coversor_Seven_Segments.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Coversor_Seven_Segments.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Led.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_signal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_signal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Signal " "Found entity 1: Display_Signal" {  } { { "Display_Signal.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Display_Signal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_seven_segments_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_seven_segments_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_Seven_Segments_output " "Found entity 1: ULA_Seven_Segments_output" {  } { { "ULA_Seven_Segments_output.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/ULA_Seven_Segments_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572549021167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572549021167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA_Seven_Segments_output " "Elaborating entity \"ULA_Seven_Segments_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572549021255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "ULA_Seven_Segments_output.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/ULA_Seven_Segments_output.bdf" { { 136 216 392 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Mux ULA:inst\|Seven_bit_Mux:inst " "Elaborating entity \"Seven_bit_Mux\" for hierarchy \"ULA:inst\|Seven_bit_Mux:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { 104 528 688 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_Mux ULA:inst\|Seven_bit_Mux:inst\|Or_Mux:inst9 " "Elaborating entity \"Or_Mux\" for hierarchy \"ULA:inst\|Seven_bit_Mux:inst\|Or_Mux:inst9\"" {  } { { "Seven_bit_Mux.bdf" "inst9" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Mux.bdf" { { 264 744 896 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Mux ULA:inst\|Seven_bit_Mux:inst\|And_Mux:inst " "Elaborating entity \"And_Mux\" for hierarchy \"ULA:inst\|Seven_bit_Mux:inst\|And_Mux:inst\"" {  } { { "Seven_bit_Mux.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Mux.bdf" { { -160 464 592 -32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Bus ULA:inst\|Seven_bit_Mux:inst\|And_Mux:inst\|And_Bus:inst3 " "Elaborating entity \"And_Bus\" for hierarchy \"ULA:inst\|Seven_bit_Mux:inst\|And_Mux:inst\|And_Bus:inst3\"" {  } { { "And_Mux.bdf" "inst3" { Schematic "C:/Users/vinic/Documents/ULA/And_Mux.bdf" { { 128 888 1016 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Equal_Comparator ULA:inst\|Seven_bit_Equal_Comparator:inst7 " "Elaborating entity \"Seven_bit_Equal_Comparator\" for hierarchy \"ULA:inst\|Seven_bit_Equal_Comparator:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { 408 144 272 504 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal_Comparator ULA:inst\|Seven_bit_Equal_Comparator:inst7\|Equal_Comparator:inst5 " "Elaborating entity \"Equal_Comparator\" for hierarchy \"ULA:inst\|Seven_bit_Equal_Comparator:inst7\|Equal_Comparator:inst5\"" {  } { { "Seven_bit_Equal_Comparator.bdf" "inst5" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Equal_Comparator.bdf" { { 128 1240 1336 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Biggest_Comparator ULA:inst\|Seven_bit_Biggest_Comparator:inst6 " "Elaborating entity \"Seven_bit_Biggest_Comparator\" for hierarchy \"ULA:inst\|Seven_bit_Biggest_Comparator:inst6\"" {  } { { "ULA.bdf" "inst6" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { 520 144 280 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021299 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Seven_bit_Biggest_Comparator.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Biggest_Comparator.bdf" { { 96 568 616 128 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1572549021303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Subtractor ULA:inst\|Seven_bit_Biggest_Comparator:inst6\|Seven_bit_Subtractor:inst6 " "Elaborating entity \"Seven_bit_Subtractor\" for hierarchy \"ULA:inst\|Seven_bit_Biggest_Comparator:inst6\|Seven_bit_Subtractor:inst6\"" {  } { { "Seven_bit_Biggest_Comparator.bdf" "inst6" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Biggest_Comparator.bdf" { { 224 376 520 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtraction_Overflow ULA:inst\|Seven_bit_Biggest_Comparator:inst6\|Seven_bit_Subtractor:inst6\|Subtraction_Overflow:inst18 " "Elaborating entity \"Subtraction_Overflow\" for hierarchy \"ULA:inst\|Seven_bit_Biggest_Comparator:inst6\|Seven_bit_Subtractor:inst6\|Subtraction_Overflow:inst18\"" {  } { { "Seven_bit_Subtractor.bdf" "inst18" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Subtractor.bdf" { { 160 -136 -24 256 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Subtractor ULA:inst\|Seven_bit_Biggest_Comparator:inst6\|Seven_bit_Subtractor:inst6\|Full_Subtractor:inst14 " "Elaborating entity \"Full_Subtractor\" for hierarchy \"ULA:inst\|Seven_bit_Biggest_Comparator:inst6\|Seven_bit_Subtractor:inst6\|Full_Subtractor:inst14\"" {  } { { "Seven_bit_Subtractor.bdf" "inst14" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Subtractor.bdf" { { 160 32 128 256 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Adder ULA:inst\|Seven_bit_Adder:inst1 " "Elaborating entity \"Seven_bit_Adder\" for hierarchy \"ULA:inst\|Seven_bit_Adder:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { -152 152 296 -56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder ULA:inst\|Seven_bit_Adder:inst1\|Full_Adder:inst " "Elaborating entity \"Full_Adder\" for hierarchy \"ULA:inst\|Seven_bit_Adder:inst1\|Full_Adder:inst\"" {  } { { "Seven_bit_Adder.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Adder.bdf" { { 168 408 504 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Swap_Subtractor ULA:inst\|Seven_bit_Swap_Subtractor:inst3 " "Elaborating entity \"Seven_bit_Swap_Subtractor\" for hierarchy \"ULA:inst\|Seven_bit_Swap_Subtractor:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { 72 152 296 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_Subtraction_Overflow ULA:inst\|Seven_bit_Swap_Subtractor:inst3\|Swap_Subtraction_Overflow:inst7 " "Elaborating entity \"Swap_Subtraction_Overflow\" for hierarchy \"ULA:inst\|Seven_bit_Swap_Subtractor:inst3\|Swap_Subtraction_Overflow:inst7\"" {  } { { "Seven_bit_Swap_Subtractor.bdf" "inst7" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Swap_Subtractor.bdf" { { 128 176 288 224 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Swap_Subtractor ULA:inst\|Seven_bit_Swap_Subtractor:inst3\|Full_Swap_Subtractor:inst " "Elaborating entity \"Full_Swap_Subtractor\" for hierarchy \"ULA:inst\|Seven_bit_Swap_Subtractor:inst3\|Full_Swap_Subtractor:inst\"" {  } { { "Seven_bit_Swap_Subtractor.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Swap_Subtractor.bdf" { { 128 344 440 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Xor ULA:inst\|Seven_bit_Xor:inst4 " "Elaborating entity \"Seven_bit_Xor\" for hierarchy \"ULA:inst\|Seven_bit_Xor:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { 184 152 288 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor_entry ULA:inst\|Seven_bit_Xor:inst4\|Xor_entry:inst7 " "Elaborating entity \"Xor_entry\" for hierarchy \"ULA:inst\|Seven_bit_Xor:inst4\|Xor_entry:inst7\"" {  } { { "Seven_bit_Xor.bdf" "inst7" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Xor.bdf" { { 160 896 992 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_bit_Xnor ULA:inst\|Seven_bit_Xnor:inst5 " "Elaborating entity \"Seven_bit_Xnor\" for hierarchy \"ULA:inst\|Seven_bit_Xnor:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "C:/Users/vinic/Documents/ULA/ULA.bdf" { { 296 144 288 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xnor_entry ULA:inst\|Seven_bit_Xnor:inst5\|Xnor_entry:inst12 " "Elaborating entity \"Xnor_entry\" for hierarchy \"ULA:inst\|Seven_bit_Xnor:inst5\|Xnor_entry:inst12\"" {  } { { "Seven_bit_Xnor.bdf" "inst12" { Schematic "C:/Users/vinic/Documents/ULA/Seven_bit_Xnor.bdf" { { 144 1024 1120 240 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coversor_Seven_Segments Coversor_Seven_Segments:inst10 " "Elaborating entity \"Coversor_Seven_Segments\" for hierarchy \"Coversor_Seven_Segments:inst10\"" {  } { { "ULA_Seven_Segments_output.bdf" "inst10" { Schematic "C:/Users/vinic/Documents/ULA/ULA_Seven_Segments_output.bdf" { { 136 440 536 520 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Signal Coversor_Seven_Segments:inst10\|Display_Signal:inst5 " "Elaborating entity \"Display_Signal\" for hierarchy \"Coversor_Seven_Segments:inst10\|Display_Signal:inst5\"" {  } { { "Coversor_Seven_Segments.bdf" "inst5" { Schematic "C:/Users/vinic/Documents/ULA/Coversor_Seven_Segments.bdf" { { 216 184 344 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Conversor Coversor_Seven_Segments:inst10\|BCD_Conversor:inst " "Elaborating entity \"BCD_Conversor\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\"" {  } { { "Coversor_Seven_Segments.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/Coversor_Seven_Segments.bdf" { { 112 -16 144 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021407 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Mux_BCD inst741 " "Block or symbol \"Mux_BCD\" of instance \"inst741\" overlaps another block or symbol" {  } { { "BCD_Conversor.bdf" "" { Schematic "C:/Users/vinic/Documents/ULA/BCD_Conversor.bdf" { { 168 696 864 264 "inst741" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1572549021407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_BCD Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741 " "Elaborating entity \"Mux_BCD\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\"" {  } { { "BCD_Conversor.bdf" "inst741" { Schematic "C:/Users/vinic/Documents/ULA/BCD_Conversor.bdf" { { 168 696 864 264 "inst741" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_Mux_BCD Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\|Or_Mux_BCD:inst3 " "Elaborating entity \"Or_Mux_BCD\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\|Or_Mux_BCD:inst3\"" {  } { { "Mux_BCD.bdf" "inst3" { Schematic "C:/Users/vinic/Documents/ULA/Mux_BCD.bdf" { { 80 720 888 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Mux_BCD Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\|And_Mux_BCD:inst " "Elaborating entity \"And_Mux_BCD\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\|And_Mux_BCD:inst\"" {  } { { "Mux_BCD.bdf" "inst" { Schematic "C:/Users/vinic/Documents/ULA/Mux_BCD.bdf" { { 32 504 648 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Eleven_bit Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\|And_Mux_BCD:inst\|And_Eleven_bit:inst14 " "Elaborating entity \"And_Eleven_bit\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Mux_BCD:inst741\|And_Mux_BCD:inst\|And_Eleven_bit:inst14\"" {  } { { "And_Mux_BCD.bdf" "inst14" { Schematic "C:/Users/vinic/Documents/ULA/And_Mux_BCD.bdf" { { 72 912 1056 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|bin2bcd:inst84132 " "Elaborating entity \"bin2bcd\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|bin2bcd:inst84132\"" {  } { { "BCD_Conversor.bdf" "inst84132" { Schematic "C:/Users/vinic/Documents/ULA/BCD_Conversor.bdf" { { 16 472 640 96 "inst84132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 doubbleDabber.v(19) " "Verilog HDL assignment warning at doubbleDabber.v(19): truncated value with size 32 to match size of target (4)" {  } { { "doubbleDabber.v" "" { Text "C:/Users/vinic/Documents/ULA/doubbleDabber.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572549021427 "|bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 doubbleDabber.v(25) " "Verilog HDL assignment warning at doubbleDabber.v(25): truncated value with size 32 to match size of target (4)" {  } { { "doubbleDabber.v" "" { Text "C:/Users/vinic/Documents/ULA/doubbleDabber.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572549021427 "|bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 doubbleDabber.v(27) " "Verilog HDL assignment warning at doubbleDabber.v(27): truncated value with size 32 to match size of target (4)" {  } { { "doubbleDabber.v" "" { Text "C:/Users/vinic/Documents/ULA/doubbleDabber.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572549021427 "|bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twos_Complement Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Twos_Complement:inst2 " "Elaborating entity \"Twos_Complement\" for hierarchy \"Coversor_Seven_Segments:inst10\|BCD_Conversor:inst\|Twos_Complement:inst2\"" {  } { { "BCD_Conversor.bdf" "inst2" { Schematic "C:/Users/vinic/Documents/ULA/BCD_Conversor.bdf" { { 136 -136 8 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Display Coversor_Seven_Segments:inst10\|Seven_Segment_Display:inst7 " "Elaborating entity \"Seven_Segment_Display\" for hierarchy \"Coversor_Seven_Segments:inst10\|Seven_Segment_Display:inst7\"" {  } { { "Coversor_Seven_Segments.bdf" "inst7" { Schematic "C:/Users/vinic/Documents/ULA/Coversor_Seven_Segments.bdf" { { 216 376 536 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572549021443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572549023123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572549024010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572549024010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572549024126 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572549024126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572549024126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572549024126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572549024202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 16:10:24 2019 " "Processing ended: Thu Oct 31 16:10:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572549024202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572549024202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572549024202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572549024202 ""}
