<root><simulation><result_generated_time />2023-05-24 01:03:00<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 32768, 'I': 802816, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 56), ('K', 4)], [('K', 4), ('OY', 56), ('C', 4)], [('C', 4)]]<I />[[('OX', 56), ('K', 4), ('K', 4)], [('OY', 56), ('C', 4)], [('C', 4)]]<O />[[], [('OX', 56), ('K', 4), ('K', 4), ('OY', 56), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 56, 56, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [16.0, 1, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 65536, 262144], 'I': [448, 1605632, 6422528], 'O': [8, 3211264, 3211264], 'O_partial': [8, 3211264, 0], 'O_final': [0, 0, 3211264]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.88, 0.19, 0.0], 'O': [0.02, 0.38, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.58, 0.0], 'I': [0.88, 0.58, 0.0], 'O': [0.02, 0.58, 0.0]}<effective_mem_size_bit />{'W': [8, 16384, 65536], 'I': [448, 401408, 1605632], 'O': [8, 3211264, 3211264], 'O_partial': [8, 3211264, 0], 'O_final': [0, 0, 3211264]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1835008, 1835008], [1835008, 32768], [32768, 0]]<I />[[12845056, 802816], [802816, 802816], [802816, 0]]<O />[[(6021120, 6422528), (6422528, 6021120)], [(6021120, 6422528), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(6021120, 6422528), (6422528, 6021120)], [(6021120, 6422528), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[229376, 229376], [114688, 2048], [128, 0]]<I />[[1605632, 100352], [50176, 50176], [3136, 0]]<O />[[(752640, 802816), (802816, 752640)], [(376320, 401408), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([752640, 802816], [802816, 752640]), ([376320, 401408], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224668042.1<mem_energy_breakdown><W />[160.7, 3066.1, 170.5]<I />[576.1, 2486.1, 4176.7]<O />[1089.7, 19888.5, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.984<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.984<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />815904<latency_cycle_without_data_loading />802816<ideal_computing_cycle />802816<data_loading><load_cycle_total />13088<load_cycle_individual />{'W': [32, 512, 0], 'I': [56, 12544, 0]}<load_cycle_combined />{'W': 512, 'I': 12544}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-802815], [-802592, -687936], [-600576, -602016]], 'I': [[-802815], [-43855, 0], [-564480, -599760]], 'O': [[-802816], [-802816, 0], [-777728, -801248]]}<mem_stall_cycle_shared />{'W': [[-802815], [-802592, 0], [0, 0]], 'I': [[-802815], [-43855, 0], [0, 0]], 'O': [[-802816], [-802816, 0], [-777728, -801248]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 65536, 262144], 'I': [448, 1605632, 6422528], 'O': [8, 3211264, 3211264], 'O_partial': [8, 3211264, 0], 'O_final': [0, 0, 3211264]}<data_size_each_level_total />{'W': [4096, 65536, 262144], 'I': [7168, 1605632, 6422528], 'O': [64, 3211264, 3211264]}<loop_cycles_each_level />{'W': [224, 200704, 802816], 'I': [896, 200704, 802816], 'O': [1, 802816, 802816]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 1, 1], 'O': [1, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [18.3, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.5], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [64.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [18.3, 0.3], [0.3, 0.3]], 'I': [[8.0, 8.0], [128.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [18.3, 0.3], [0.3, 0]], 'I': [[8.0, 8.0], [128.0, 8.0], [8.0, 0]], 'O': [[8.0, 8.0], [64.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [214.3, 72.3], [8.3, 4.0]], 'I': [[8.0, 8.0], [214.3, 72.3], [8.3, 4.0]], 'O': [[8.0, 8.0], [214.3, 72.3], [8.3, 4.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 802816], [224, 224, 3584], [200704, 200704, 4]], 'I': [[1, 1, 802816], [56, 896, 896], [200704, 200704, 4]], 'O': [[1, 1, 802816], [1, 1, 802816], [802816, 802816, 1]]}<trans_time_real />{'W': [[0, 1, 802816], [[0, 224, 3584], [32, 224, 3584]], [[512, 200704, 4], [32, 200704, 4]]], 'I': [[0, 1, 802816], [[7, 896, 896], [56, 896, 896]], [[12544, 200704, 4], [784, 200704, 4]]], 'O': [[0, 1, 802816], [[0, 1, 802816], [0, 1, 802816]], [[25088, 802816, 1], [1568, 802816, 1]]]}<single_stall_cycle />{'W': [[-1], [-224, -192], [-200192, -200672]], 'I': [[-1], [-49, 0], [-188160, -199920]], 'O': [[-1], [-1, 0], [-777728, -801248]]}<single_stall_count />{'W': [802815, 3583, 3], 'I': [802815, 895, 3], 'O': [802816, 802816, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [114656, 1536], 'I': [50120, 37632], 'O': [0, 25088]}, 1: {'W': [1536, 0], 'I': [37632, 0], 'O': [25088, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-638040, -763648], [-802816, -777728]], 1: [[-763648, -802816], [-777728, -802816]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>