
module memory_module(
    input [4:0] A1ADDR,
    input A1DATA,
    input A1EN,
    input CLK1,
    input [4:0] B1ADDR,
    output B1DATA
);

reg [31:0] mem = 32'b0;

`ifdef cyclonev
specify
    $setup(A1ADDR, posedge CLK1, 86);
    $setup(A1DATA, posedge CLK1, 86);
    $setup(A1EN, posedge CLK1, 86);

    (B1ADDR[0] => B1DATA) = 487;
    (B1ADDR[1] => B1DATA) = 475;
    (B1ADDR[2] => B1DATA) = 382;
    (B1ADDR[3] => B1DATA) = 284;
    (B1ADDR[4] => B1DATA) = 96;
endspecify
`endif
`ifdef arriav
specify
    $setup(A1ADDR, posedge CLK1, 62);
    $setup(A1DATA, posedge CLK1, 62);
    $setup(A1EN, posedge CLK1, 62);

    (B1ADDR[0] => B1DATA) = 370;
    (B1ADDR[1] => B1DATA) = 292;
    (B1ADDR[2] => B1DATA) = 218;
    (B1ADDR[3] => B1DATA) = 74;
    (B1ADDR[4] => B1DATA) = 177;
endspecify
`endif
`ifdef cyclone10gx
// TODO: Cyclone 10 GX timings; the below timings are for Cyclone V
specify
    $setup(A1ADDR, posedge CLK1, 86);
    $setup(A1DATA, posedge CLK1, 86);
    $setup(A1EN, posedge CLK1, 86);

    (B1ADDR[0] => B1DATA) = 487;
    (B1ADDR[1] => B1DATA) = 475;
    (B1ADDR[2] => B1DATA) = 382;
    (B1ADDR[3] => B1DATA) = 284;
    (B1ADDR[4] => B1DATA) = 96;
endspecify
`endif

always @(posedge CLK1)
    if (A1EN) mem[A1ADDR] <= A1DATA;

wire B1DATA_wire;
assign B1DATA_wire = mem[B1ADDR];
assign B1DATA = B1DATA_wire;

endmodule
