<html><body><samp><pre>
<!@TC:1695676858>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Mon Sep 25 22:20:58 2023

#Implementation: processorCore


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1695676862> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1695676862> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\alu\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\alu\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFile\source\dpram.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":"C:/Users/Duncan/git/ForthCPU\testSetup.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v changed - recompiling
Selecting top level module processorCoreTests
<font color=#A52A2A>@W:<a href="@W:CG730:@XP_HELP">CG730</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v:5:7:5:25:@W:CG730:@XP_MSG">processorCoreTests.v(5)</a><!@TM:1695676862> | Top-level module processorCoreTests has no ports</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1032:7:1032:10:@N:CG364:@XP_MSG">machxo3l.v(1032)</a><!@TM:1695676862> | Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:494:7:494:10:@N:CG364:@XP_MSG">machxo3l.v(494)</a><!@TM:1695676862> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:3:7:3:30:@N:CG364:@XP_MSG">instructionPhaseDecoder.v(3)</a><!@TM:1695676862> | Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:15:0:15:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(15)</a><!@TM:1695676862> | Feedback mux created for signal FETCH. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:15:0:15:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(15)</a><!@TM:1695676862> | Feedback mux created for signal EXECUTE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:15:0:15:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(15)</a><!@TM:1695676862> | Feedback mux created for signal DECODE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:15:0:15:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(15)</a><!@TM:1695676862> | Feedback mux created for signal COMMIT. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:7:7:7:21:@N:CG364:@XP_MSG">opxMultiplexer.v(7)</a><!@TM:1695676862> | Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v:3:7:3:27:@N:CG364:@XP_MSG">addressBusController.v(3)</a><!@TM:1695676862> | Synthesizing module addressBusController in library work.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v:15:9:15:18:@W:CG296:@XP_MSG">addressBusController.v(15)</a><!@TM:1695676862> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v:17:30:17:34:@W:CG290:@XP_MSG">addressBusController.v(17)</a><!@TM:1695676862> | Referenced variable PC_A is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v:18:30:18:35:@W:CG290:@XP_MSG">addressBusController.v(18)</a><!@TM:1695676862> | Referenced variable ALU_R is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v:19:30:19:35:@W:CG290:@XP_MSG">addressBusController.v(19)</a><!@TM:1695676862> | Referenced variable REG_B is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v:20:30:20:38:@W:CG290:@XP_MSG">addressBusController.v(20)</a><!@TM:1695676862> | Referenced variable ALUA_DIN is not in sensitivity list.</font>
Running optimization stage 1 on addressBusController .......
Finished optimization stage 1 on addressBusController (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:3:7:3:14:@N:CG364:@XP_MSG">aluBMux.v(3)</a><!@TM:1695676862> | Synthesizing module aluBMux in library work.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:36:9:36:18:@W:CG296:@XP_MSG">aluBMux.v(36)</a><!@TM:1695676862> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:38:30:38:39:@W:CG290:@XP_MSG">aluBMux.v(38)</a><!@TM:1695676862> | Referenced variable REGB_DOUT is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:41:30:41:33:@W:CG290:@XP_MSG">aluBMux.v(41)</a><!@TM:1695676862> | Referenced variable U8H is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:40:30:40:32:@W:CG290:@XP_MSG">aluBMux.v(40)</a><!@TM:1695676862> | Referenced variable U8 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:39:30:39:32:@W:CG290:@XP_MSG">aluBMux.v(39)</a><!@TM:1695676862> | Referenced variable U4 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:42:30:42:34:@W:CG290:@XP_MSG">aluBMux.v(42)</a><!@TM:1695676862> | Referenced variable U4_0 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:43:30:43:32:@W:CG290:@XP_MSG">aluBMux.v(43)</a><!@TM:1695676862> | Referenced variable U6 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:44:30:44:34:@W:CG290:@XP_MSG">aluBMux.v(44)</a><!@TM:1695676862> | Referenced variable U6_0 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v:45:30:45:34:@W:CG290:@XP_MSG">aluBMux.v(45)</a><!@TM:1695676862> | Referenced variable ZERO is not in sensitivity list.</font>
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\alu.v:1:7:1:10:@N:CG364:@XP_MSG">alu.v(1)</a><!@TM:1695676862> | Synthesizing module alu in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\alu.v:21:12:21:20:@W:CG360:@XP_MSG">alu.v(21)</a><!@TM:1695676862> | Removing wire w_result, as there is no assignment to it.</font>
Running optimization stage 1 on alu .......
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\alu.v:30:3:30:7:@W:CL118:@XP_MSG">alu.v(30)</a><!@TM:1695676862> | Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v:4:7:4:15:@N:CG364:@XP_MSG">aluBlock.v(4)</a><!@TM:1695676862> | Synthesizing module aluBlock in library work.
<a name=error3></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v:40:6:40:7:@E:CS153:@XP_MSG">aluBlock.v(40)</a><!@TM:1695676862> | Can't mix blocking and non-blocking assignments to a variable</font>
Running optimization stage 1 on aluBlock .......
Finished optimization stage 1 on aluBlock (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:3:7:3:18:@N:CG364:@XP_MSG">incrementer.v(3)</a><!@TM:1695676862> | Synthesizing module incrementer in library work.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:25:9:25:20:@W:CG296:@XP_MSG">incrementer.v(25)</a><!@TM:1695676862> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:32:15:32:24:@W:CG290:@XP_MSG">incrementer.v(32)</a><!@TM:1695676862> | Referenced variable REGA_DOUT is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:30:34:30:43:@W:CG290:@XP_MSG">incrementer.v(30)</a><!@TM:1695676862> | Referenced variable MINUS_TWO is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:29:34:29:43:@W:CG290:@XP_MSG">incrementer.v(29)</a><!@TM:1695676862> | Referenced variable MINUS_ONE is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:27:34:27:37:@W:CG290:@XP_MSG">incrementer.v(27)</a><!@TM:1695676862> | Referenced variable ONE is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v:28:34:28:37:@W:CG290:@XP_MSG">incrementer.v(28)</a><!@TM:1695676862> | Referenced variable TWO is not in sensitivity list.</font>
Running optimization stage 1 on incrementer .......
Finished optimization stage 1 on incrementer (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\alu\source\fullALU.v:11:7:11:14:@N:CG364:@XP_MSG">fullALU.v(11)</a><!@TM:1695676862> | Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:34:7:34:22:@N:CG364:@XP_MSG">aluGroupDecoder.v(34)</a><!@TM:1695676862> | Synthesizing module aluGroupDecoder in library work.
Running optimization stage 1 on aluGroupDecoder .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:128:0:128:6:@N:CL189:@XP_MSG">aluGroupDecoder.v(128)</a><!@TM:1695676862> | Register bit ALUA_CONSTX[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:128:0:128:6:@N:CL189:@XP_MSG">aluGroupDecoder.v(128)</a><!@TM:1695676862> | Register bit ALUA_CONSTX[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:128:0:128:6:@N:CL189:@XP_MSG">aluGroupDecoder.v(128)</a><!@TM:1695676862> | Register bit REGB_WEN is always 0.
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:37:7:37:23:@N:CG364:@XP_MSG">programCounterGroupDecoder.v(37)</a><!@TM:1695676862> | Synthesizing module jumpGroupDecoder in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:57:18:57:28:@W:CG133:@XP_MSG">programCounterGroupDecoder.v(57)</a><!@TM:1695676862> | Object CC_SELECTX is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v:6:7:6:21:@N:CG364:@XP_MSG">programCounter.v(6)</a><!@TM:1695676862> | Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:59:7:59:28:@N:CG364:@XP_MSG">loadStoreGroupDecoder.v(59)</a><!@TM:1695676862> | Synthesizing module loadStoreGroupDecoder in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:112:11:112:15:@W:CG360:@XP_MSG">loadStoreGroupDecoder.v(112)</a><!@TM:1695676862> | Removing wire ARGA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:113:11:113:15:@W:CG360:@XP_MSG">loadStoreGroupDecoder.v(113)</a><!@TM:1695676862> | Removing wire ARGB, as there is no assignment to it.</font>
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1291:7:1291:12:@N:CG364:@XP_MSG">machxo3l.v(1291)</a><!@TM:1695676862> | Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo3l.v(1120)</a><!@TM:1695676862> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo3l.v(1124)</a><!@TM:1695676862> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\dpram.v:8:7:8:12:@N:CG364:@XP_MSG">dpram.v(8)</a><!@TM:1695676862> | Synthesizing module dpram in library work.
Running optimization stage 1 on dpram .......
Finished optimization stage 1 on dpram (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:3:7:3:20:@N:CG364:@XP_MSG">register_file.v(3)</a><!@TM:1695676862> | Synthesizing module register_file in library work.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:64:9:64:19:@W:CG296:@XP_MSG">register_file.v(64)</a><!@TM:1695676862> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:66:28:66:34:@W:CG290:@XP_MSG">register_file.v(66)</a><!@TM:1695676862> | Referenced variable ARGA_X is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:77:9:77:18:@W:CG296:@XP_MSG">register_file.v(77)</a><!@TM:1695676862> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:79:31:79:36:@W:CG290:@XP_MSG">register_file.v(79)</a><!@TM:1695676862> | Referenced variable ALU_R is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:80:31:80:35:@W:CG290:@XP_MSG">register_file.v(80)</a><!@TM:1695676862> | Referenced variable PC_A is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:81:31:81:38:@W:CG290:@XP_MSG">register_file.v(81)</a><!@TM:1695676862> | Referenced variable ALUA_PP is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:86:9:86:19:@W:CG296:@XP_MSG">register_file.v(86)</a><!@TM:1695676862> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:88:28:88:34:@W:CG290:@XP_MSG">register_file.v(88)</a><!@TM:1695676862> | Referenced variable ARGA_X is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v:89:28:89:34:@W:CG290:@XP_MSG">register_file.v(89)</a><!@TM:1695676862> | Referenced variable ARGB_X is not in sensitivity list.</font>
Running optimization stage 1 on register_file .......
Finished optimization stage 1 on register_file (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:6:7:6:11:@N:CG364:@XP_MSG">core.v(6)</a><!@TM:1695676862> | Synthesizing module core in library work.
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:280:9:280:14:@W:CG1273:@XP_MSG">core.v(280)</a><!@TM:1695676862> | An input port (port RESET) is the target of an assignment - please check if this is intentional</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:14:15:14:23:@W:CG360:@XP_MSG">core.v(14)</a><!@TM:1695676862> | Removing wire DBUS_OUT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:17:8:17:10:@W:CG360:@XP_MSG">core.v(17)</a><!@TM:1695676862> | Removing wire RD, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:18:8:18:10:@W:CG360:@XP_MSG">core.v(18)</a><!@TM:1695676862> | Removing wire WR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:22:12:22:23:@W:CG360:@XP_MSG">core.v(22)</a><!@TM:1695676862> | Removing wire INSTRUCTION, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:26:12:26:17:@W:CG360:@XP_MSG">core.v(26)</a><!@TM:1695676862> | Removing wire REG_B, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:27:12:27:20:@W:CG360:@XP_MSG">core.v(27)</a><!@TM:1695676862> | Removing wire ALUA_DIN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:30:12:30:16:@W:CG360:@XP_MSG">core.v(30)</a><!@TM:1695676862> | Removing wire ADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:39:11:39:19:@W:CG360:@XP_MSG">core.v(39)</a><!@TM:1695676862> | Removing wire LDS_SRCX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:41:5:41:11:@W:CG360:@XP_MSG">core.v(41)</a><!@TM:1695676862> | Removing wire CCL_LD, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:62:11:62:22:@W:CG360:@XP_MSG">core.v(62)</a><!@TM:1695676862> | Removing wire ALU_ALU_OPX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:88:11:88:24:@W:CG360:@XP_MSG">core.v(88)</a><!@TM:1695676862> | Removing wire ALU_REGA_DINX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:98:11:98:24:@W:CG360:@XP_MSG">core.v(98)</a><!@TM:1695676862> | Removing wire ALU_DATA_BUSX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:99:11:99:24:@W:CG360:@XP_MSG">core.v(99)</a><!@TM:1695676862> | Removing wire LDS_DATA_BUSX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:101:12:101:28:@W:CG360:@XP_MSG">core.v(101)</a><!@TM:1695676862> | Removing wire ALU_DATA_BUS_OEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:102:12:102:28:@W:CG360:@XP_MSG">core.v(102)</a><!@TM:1695676862> | Removing wire LDS_DATA_BUS_OEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:104:11:104:24:@W:CG360:@XP_MSG">core.v(104)</a><!@TM:1695676862> | Removing wire ALU_ADDR_BUSX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:105:11:105:24:@W:CG360:@XP_MSG">core.v(105)</a><!@TM:1695676862> | Removing wire LDS_ADDR_BUSX, as there is no assignment to it.</font>
Running optimization stage 1 on core .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:14:15:14:23:@W:CL318:@XP_MSG">core.v(14)</a><!@TM:1695676862> | *Output DBUS_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:17:8:17:10:@W:CL318:@XP_MSG">core.v(17)</a><!@TM:1695676862> | *Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:18:8:18:10:@W:CL318:@XP_MSG">core.v(18)</a><!@TM:1695676862> | *Output WR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v:5:7:5:25:@N:CG364:@XP_MSG">processorCoreTests.v(5)</a><!@TM:1695676862> | Synthesizing module processorCoreTests in library work.
<font color=#A52A2A>@W:<a href="@W:CG294:@XP_HELP">CG294</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v:47:0:47:6:@W:CG294:@XP_MSG">processorCoreTests.v(47)</a><!@TM:1695676862> | always block should contain at least one event control</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v:51:0:51:7:@W:CG532:@XP_MSG">processorCoreTests.v(51)</a><!@TM:1695676862> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG204:@XP_HELP">CG204</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v:51:0:51:7:@W:CG204:@XP_MSG">processorCoreTests.v(51)</a><!@TM:1695676862> | Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</font>
Running optimization stage 1 on processorCoreTests .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v:26:5:26:17:@W:CL168:@XP_MSG">processorCoreTests.v(26)</a><!@TM:1695676862> | Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on processorCoreTests (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
Running optimization stage 2 on processorCoreTests .......
Finished optimization stage 2 on processorCoreTests (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on core .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:22:12:22:23:@W:CL156:@XP_MSG">core.v(22)</a><!@TM:1695676862> | *Input INSTRUCTION[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:62:11:62:22:@W:CL156:@XP_MSG">core.v(62)</a><!@TM:1695676862> | *Input ALU_ALU_OPX[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:88:11:88:24:@W:CL156:@XP_MSG">core.v(88)</a><!@TM:1695676862> | *Input ALU_REGA_DINX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:98:11:98:24:@W:CL156:@XP_MSG">core.v(98)</a><!@TM:1695676862> | *Input ALU_DATA_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:99:11:99:24:@W:CL156:@XP_MSG">core.v(99)</a><!@TM:1695676862> | *Input LDS_DATA_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:101:12:101:28:@W:CL156:@XP_MSG">core.v(101)</a><!@TM:1695676862> | *Input ALU_DATA_BUS_OEN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:102:12:102:28:@W:CL156:@XP_MSG">core.v(102)</a><!@TM:1695676862> | *Input LDS_DATA_BUS_OEN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:104:11:104:24:@W:CL156:@XP_MSG">core.v(104)</a><!@TM:1695676862> | *Input ALU_ADDR_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:105:11:105:24:@W:CL156:@XP_MSG">core.v(105)</a><!@TM:1695676862> | *Input LDS_ADDR_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:39:11:39:19:@W:CL156:@XP_MSG">core.v(39)</a><!@TM:1695676862> | *Input LDS_SRCX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:41:5:41:11:@W:CL156:@XP_MSG">core.v(41)</a><!@TM:1695676862> | *Input CCL_LD to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:22:12:22:23:@W:CL156:@XP_MSG">core.v(22)</a><!@TM:1695676862> | *Input INSTRUCTION[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:22:12:22:23:@W:CL156:@XP_MSG">core.v(22)</a><!@TM:1695676862> | *Input INSTRUCTION[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:297:10:297:17:@W:CL156:@XP_MSG">core.v(297)</a><!@TM:1695676862> | *Input CC_SIGN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:298:11:298:19:@W:CL156:@XP_MSG">core.v(298)</a><!@TM:1695676862> | *Input CC_CARRY to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:299:10:299:17:@W:CL156:@XP_MSG">core.v(299)</a><!@TM:1695676862> | *Input CC_ZERO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:300:12:300:21:@W:CL156:@XP_MSG">core.v(300)</a><!@TM:1695676862> | *Input CC_PARITY to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:22:12:22:23:@W:CL156:@XP_MSG">core.v(22)</a><!@TM:1695676862> | *Input INSTRUCTION[13:8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on register_file .......
Finished optimization stage 2 on register_file (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on dpram .......
Finished optimization stage 2 on dpram (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:65:7:65:12:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(65)</a><!@TM:1695676862> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:66:7:66:13:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(66)</a><!@TM:1695676862> | Input DECODE is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on jumpGroupDecoder .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:57:18:57:28:@A:CL153:@XP_MSG">programCounterGroupDecoder.v(57)</a><!@TM:1695676862> | *Unassigned bits of CC_SELECTX[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:39:7:39:10:@N:CL159:@XP_MSG">programCounterGroupDecoder.v(39)</a><!@TM:1695676862> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:43:7:43:12:@N:CL159:@XP_MSG">programCounterGroupDecoder.v(43)</a><!@TM:1695676862> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:44:7:44:13:@N:CL159:@XP_MSG">programCounterGroupDecoder.v(44)</a><!@TM:1695676862> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:45:7:45:14:@N:CL159:@XP_MSG">programCounterGroupDecoder.v(45)</a><!@TM:1695676862> | Input EXECUTE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v:46:7:46:13:@N:CL159:@XP_MSG">programCounterGroupDecoder.v(46)</a><!@TM:1695676862> | Input COMMIT is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on aluGroupDecoder .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:38:14:38:25:@W:CL246:@XP_MSG">aluGroupDecoder.v(38)</a><!@TM:1695676862> | Input port bits 15 to 14 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:37:7:37:12:@N:CL159:@XP_MSG">aluGroupDecoder.v(37)</a><!@TM:1695676862> | Input RESET is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on incrementer .......
Finished optimization stage 2 on incrementer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on aluBlock .......
Finished optimization stage 2 on aluBlock (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on addressBusController .......
Finished optimization stage 2 on addressBusController (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on opxMultiplexer .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:11:14:11:25:@W:CL246:@XP_MSG">opxMultiplexer.v(11)</a><!@TM:1695676862> | Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:9:7:9:10:@N:CL159:@XP_MSG">opxMultiplexer.v(9)</a><!@TM:1695676862> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:10:7:10:12:@N:CL159:@XP_MSG">opxMultiplexer.v(10)</a><!@TM:1695676862> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:13:7:13:12:@N:CL159:@XP_MSG">opxMultiplexer.v(13)</a><!@TM:1695676862> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:14:7:14:13:@N:CL159:@XP_MSG">opxMultiplexer.v(14)</a><!@TM:1695676862> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:15:7:15:14:@N:CL159:@XP_MSG">opxMultiplexer.v(15)</a><!@TM:1695676862> | Input EXECUTE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:16:7:16:13:@N:CL159:@XP_MSG">opxMultiplexer.v(16)</a><!@TM:1695676862> | Input COMMIT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v:22:7:22:17:@N:CL159:@XP_MSG">opxMultiplexer.v(22)</a><!@TM:1695676862> | Input LDS_ALU_LD is unused.
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:15:0:15:6:@N:CL201:@XP_MSG">instructionPhaseDecoder.v(15)</a><!@TM:1695676862> | Trying to extract state machine for register PHASE.
Extracted state machine for register PHASE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\processorCore\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Sep 25 22:21:02 2023

###########################################################]
@END
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Sep 25 22:21:02 2023

###########################################################]

</pre></samp></body></html>
