// Seed: 1358811181
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  logic id_3;
  assign id_2 = id_2 & 1;
  logic id_4;
  type_10 id_5 (
      id_3,
      id_4
  );
  type_11(
      1, id_0
  );
  assign id_3 = 1;
  logic id_6;
  assign id_3 = 1;
  always @(1) id_3 = id_4;
endmodule
