--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    3.125(R)|    0.757(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |   -0.160(R)|    1.389(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |    0.071(R)|    1.204(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    0.072(R)|    1.203(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |    0.275(R)|    1.041(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    1.621(R)|    1.195(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |    1.773(R)|    0.947(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |    2.669(R)|    0.539(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |    2.534(R)|    0.465(R)|CLK_IBUF          |   0.000|
data_ready  |    3.004(R)|    1.383(R)|CLK_IBUF          |   0.000|
tbre        |    0.968(R)|    1.071(R)|CLK_IBUF          |   0.000|
tsre        |    1.154(R)|    1.141(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |    8.577(R)|CLK_IBUF          |   0.000|
L<1>        |    8.156(R)|CLK_IBUF          |   0.000|
L<2>        |    8.176(R)|CLK_IBUF          |   0.000|
L<3>        |    7.928(R)|CLK_IBUF          |   0.000|
L<4>        |    7.934(R)|CLK_IBUF          |   0.000|
L<5>        |    7.930(R)|CLK_IBUF          |   0.000|
L<6>        |    8.241(R)|CLK_IBUF          |   0.000|
L<7>        |    8.812(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |   12.832(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |   12.561(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |   12.551(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |   12.856(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |   12.298(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |   13.105(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |   12.041(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |   11.777(R)|CLK_IBUF          |   0.000|
Ram1Data<8> |   11.781(R)|CLK_IBUF          |   0.000|
Ram1Data<9> |   11.522(R)|CLK_IBUF          |   0.000|
Ram1Data<10>|   11.712(R)|CLK_IBUF          |   0.000|
Ram1Data<11>|   11.537(R)|CLK_IBUF          |   0.000|
Ram1Data<12>|   11.963(R)|CLK_IBUF          |   0.000|
Ram1Data<13>|   11.518(R)|CLK_IBUF          |   0.000|
Ram1Data<14>|   12.287(R)|CLK_IBUF          |   0.000|
Ram1Data<15>|   11.764(R)|CLK_IBUF          |   0.000|
wrn         |    8.858(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Ram1Data<0> |   10.954(R)|clk1_BUFGP        |   0.000|
Ram1Data<1> |   10.683(R)|clk1_BUFGP        |   0.000|
Ram1Data<2> |   10.673(R)|clk1_BUFGP        |   0.000|
Ram1Data<3> |   10.978(R)|clk1_BUFGP        |   0.000|
Ram1Data<4> |   10.420(R)|clk1_BUFGP        |   0.000|
Ram1Data<5> |   11.227(R)|clk1_BUFGP        |   0.000|
Ram1Data<6> |   10.163(R)|clk1_BUFGP        |   0.000|
Ram1Data<7> |    9.899(R)|clk1_BUFGP        |   0.000|
Ram1Data<8> |    9.903(R)|clk1_BUFGP        |   0.000|
Ram1Data<9> |    9.644(R)|clk1_BUFGP        |   0.000|
Ram1Data<10>|    9.834(R)|clk1_BUFGP        |   0.000|
Ram1Data<11>|    9.659(R)|clk1_BUFGP        |   0.000|
Ram1Data<12>|   10.085(R)|clk1_BUFGP        |   0.000|
Ram1Data<13>|    9.640(R)|clk1_BUFGP        |   0.000|
Ram1Data<14>|   10.409(R)|clk1_BUFGP        |   0.000|
Ram1Data<15>|    9.886(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.531|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.865|         |         |         |
clk1           |    1.922|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 30 18:53:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



