============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed Jul  3 15:58:03 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.384397s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (72.2%)

RUN-1004 : used memory is 277 MB, reserved memory is 257 MB, peak memory is 282 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 118 trigger nets, 118 data nets.
KIT-1004 : Chipwatcher code = 0110001001110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=302) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=302) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=302)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=302)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14625/45 useful/useless nets, 11787/28 useful/useless insts
SYN-1016 : Merged 53 instances.
SYN-1032 : 13933/12 useful/useless nets, 12629/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13917/16 useful/useless nets, 12617/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 864 better
SYN-1014 : Optimize round 2
SYN-1032 : 13215/75 useful/useless nets, 11915/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.435947s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (58.8%)

RUN-1004 : used memory is 292 MB, reserved memory is 271 MB, peak memory is 294 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 112 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 14113/2 useful/useless nets, 12826/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57661, tnet num: 14113, tinst num: 12825, tnode num: 71048, tedge num: 92489.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 472 (3.15), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 472 (3.15), #lev = 7 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1028 instances into 472 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 825 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 280 adder to BLE ...
SYN-4008 : Packed 280 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.363596s wall, 1.796875s user + 0.078125s system = 1.875000s CPU (79.3%)

RUN-1004 : used memory is 315 MB, reserved memory is 297 MB, peak memory is 443 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.002274s wall, 2.656250s user + 0.125000s system = 2.781250s CPU (69.5%)

RUN-1004 : used memory is 315 MB, reserved memory is 298 MB, peak memory is 443 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 12753/72 useful/useless nets, 11455/45 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (619 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11455 instances
RUN-0007 : 6642 luts, 3789 seqs, 598 mslices, 280 lslices, 102 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12753 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 7348 nets have 2 pins
RUN-1001 : 4094 nets have [3 - 5] pins
RUN-1001 : 764 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 206 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1425     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     779     
RUN-1001 :   Yes  |  No   |  Yes  |    1322     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  69   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 92
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11453 instances, 6642 luts, 3789 seqs, 878 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54209, tnet num: 12751, tinst num: 11453, tnode num: 67318, tedge num: 88558.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12751 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.083494s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (79.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.88697e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11453.
PHY-3001 : Level 1 #clusters 1754.
PHY-3001 : End clustering;  0.090134s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (69.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 880384, overlap = 330.375
PHY-3002 : Step(2): len = 775480, overlap = 353.25
PHY-3002 : Step(3): len = 556778, overlap = 442.688
PHY-3002 : Step(4): len = 467294, overlap = 497.469
PHY-3002 : Step(5): len = 383469, overlap = 558.844
PHY-3002 : Step(6): len = 324496, overlap = 631.469
PHY-3002 : Step(7): len = 278861, overlap = 679.969
PHY-3002 : Step(8): len = 243160, overlap = 718.594
PHY-3002 : Step(9): len = 218158, overlap = 746.125
PHY-3002 : Step(10): len = 199742, overlap = 760.75
PHY-3002 : Step(11): len = 179854, overlap = 763.562
PHY-3002 : Step(12): len = 167983, overlap = 767.188
PHY-3002 : Step(13): len = 153539, overlap = 791.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.84229e-06
PHY-3002 : Step(14): len = 165554, overlap = 765.312
PHY-3002 : Step(15): len = 203937, overlap = 678.406
PHY-3002 : Step(16): len = 208543, overlap = 637.156
PHY-3002 : Step(17): len = 212754, overlap = 590.5
PHY-3002 : Step(18): len = 208375, overlap = 558
PHY-3002 : Step(19): len = 206773, overlap = 551.094
PHY-3002 : Step(20): len = 201548, overlap = 559.375
PHY-3002 : Step(21): len = 198081, overlap = 588.531
PHY-3002 : Step(22): len = 196030, overlap = 600.219
PHY-3002 : Step(23): len = 194042, overlap = 591.75
PHY-3002 : Step(24): len = 192341, overlap = 592.875
PHY-3002 : Step(25): len = 190280, overlap = 606.75
PHY-3002 : Step(26): len = 187918, overlap = 613.781
PHY-3002 : Step(27): len = 186051, overlap = 619.344
PHY-3002 : Step(28): len = 183994, overlap = 636.219
PHY-3002 : Step(29): len = 182329, overlap = 644.5
PHY-3002 : Step(30): len = 180611, overlap = 654.406
PHY-3002 : Step(31): len = 178901, overlap = 673.375
PHY-3002 : Step(32): len = 177915, overlap = 685.719
PHY-3002 : Step(33): len = 176675, overlap = 689.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68458e-06
PHY-3002 : Step(34): len = 188230, overlap = 660.531
PHY-3002 : Step(35): len = 201921, overlap = 638.875
PHY-3002 : Step(36): len = 207946, overlap = 612.781
PHY-3002 : Step(37): len = 210864, overlap = 591.406
PHY-3002 : Step(38): len = 210411, overlap = 573.781
PHY-3002 : Step(39): len = 210492, overlap = 569.875
PHY-3002 : Step(40): len = 209493, overlap = 572.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.13692e-05
PHY-3002 : Step(41): len = 224521, overlap = 526.812
PHY-3002 : Step(42): len = 240114, overlap = 493.406
PHY-3002 : Step(43): len = 248633, overlap = 476.25
PHY-3002 : Step(44): len = 251976, overlap = 465.219
PHY-3002 : Step(45): len = 251248, overlap = 472.594
PHY-3002 : Step(46): len = 251369, overlap = 485.469
PHY-3002 : Step(47): len = 251668, overlap = 482.719
PHY-3002 : Step(48): len = 253047, overlap = 460.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.27383e-05
PHY-3002 : Step(49): len = 268698, overlap = 433.781
PHY-3002 : Step(50): len = 288659, overlap = 403.594
PHY-3002 : Step(51): len = 296881, overlap = 383.562
PHY-3002 : Step(52): len = 298759, overlap = 382
PHY-3002 : Step(53): len = 296636, overlap = 368.656
PHY-3002 : Step(54): len = 295480, overlap = 348.531
PHY-3002 : Step(55): len = 294788, overlap = 336.062
PHY-3002 : Step(56): len = 294965, overlap = 350.875
PHY-3002 : Step(57): len = 294968, overlap = 344.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.54767e-05
PHY-3002 : Step(58): len = 313084, overlap = 325.281
PHY-3002 : Step(59): len = 330217, overlap = 278.125
PHY-3002 : Step(60): len = 339527, overlap = 273.469
PHY-3002 : Step(61): len = 344733, overlap = 260.656
PHY-3002 : Step(62): len = 346951, overlap = 250.906
PHY-3002 : Step(63): len = 347823, overlap = 239.031
PHY-3002 : Step(64): len = 344696, overlap = 227.625
PHY-3002 : Step(65): len = 343174, overlap = 242.938
PHY-3002 : Step(66): len = 342413, overlap = 247.406
PHY-3002 : Step(67): len = 342613, overlap = 243.562
PHY-3002 : Step(68): len = 341439, overlap = 221.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.09533e-05
PHY-3002 : Step(69): len = 357476, overlap = 217.938
PHY-3002 : Step(70): len = 369905, overlap = 203.062
PHY-3002 : Step(71): len = 374283, overlap = 182.5
PHY-3002 : Step(72): len = 379298, overlap = 183.719
PHY-3002 : Step(73): len = 384546, overlap = 187.844
PHY-3002 : Step(74): len = 388169, overlap = 180.656
PHY-3002 : Step(75): len = 386153, overlap = 178.094
PHY-3002 : Step(76): len = 385447, overlap = 172.344
PHY-3002 : Step(77): len = 385378, overlap = 169.594
PHY-3002 : Step(78): len = 385282, overlap = 164.062
PHY-3002 : Step(79): len = 383302, overlap = 170.906
PHY-3002 : Step(80): len = 383474, overlap = 171.406
PHY-3002 : Step(81): len = 385179, overlap = 177.969
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000181907
PHY-3002 : Step(82): len = 398284, overlap = 167.875
PHY-3002 : Step(83): len = 406455, overlap = 153.406
PHY-3002 : Step(84): len = 408715, overlap = 148.531
PHY-3002 : Step(85): len = 411004, overlap = 141.875
PHY-3002 : Step(86): len = 413986, overlap = 143.75
PHY-3002 : Step(87): len = 415965, overlap = 144
PHY-3002 : Step(88): len = 415988, overlap = 130.531
PHY-3002 : Step(89): len = 417454, overlap = 121.062
PHY-3002 : Step(90): len = 419892, overlap = 121.656
PHY-3002 : Step(91): len = 422023, overlap = 118.844
PHY-3002 : Step(92): len = 421264, overlap = 111.719
PHY-3002 : Step(93): len = 421173, overlap = 112.562
PHY-3002 : Step(94): len = 421954, overlap = 114.312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000363813
PHY-3002 : Step(95): len = 430284, overlap = 113.938
PHY-3002 : Step(96): len = 436892, overlap = 115.938
PHY-3002 : Step(97): len = 437760, overlap = 112.75
PHY-3002 : Step(98): len = 438728, overlap = 110.094
PHY-3002 : Step(99): len = 441714, overlap = 110.812
PHY-3002 : Step(100): len = 443976, overlap = 112.125
PHY-3002 : Step(101): len = 443583, overlap = 108.562
PHY-3002 : Step(102): len = 444851, overlap = 107.438
PHY-3002 : Step(103): len = 447153, overlap = 109.844
PHY-3002 : Step(104): len = 448735, overlap = 108.844
PHY-3002 : Step(105): len = 446893, overlap = 109.25
PHY-3002 : Step(106): len = 446807, overlap = 112.531
PHY-3002 : Step(107): len = 448055, overlap = 112.156
PHY-3002 : Step(108): len = 448404, overlap = 110.688
PHY-3002 : Step(109): len = 447046, overlap = 110.188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000646546
PHY-3002 : Step(110): len = 452753, overlap = 112.281
PHY-3002 : Step(111): len = 456280, overlap = 114.375
PHY-3002 : Step(112): len = 456429, overlap = 112.719
PHY-3002 : Step(113): len = 457208, overlap = 112.625
PHY-3002 : Step(114): len = 460037, overlap = 108.219
PHY-3002 : Step(115): len = 460840, overlap = 107.938
PHY-3002 : Step(116): len = 460028, overlap = 107.219
PHY-3002 : Step(117): len = 460064, overlap = 107.219
PHY-3002 : Step(118): len = 461495, overlap = 105.188
PHY-3002 : Step(119): len = 462457, overlap = 105.312
PHY-3002 : Step(120): len = 462016, overlap = 105.281
PHY-3002 : Step(121): len = 462191, overlap = 105.219
PHY-3002 : Step(122): len = 463283, overlap = 105.5
PHY-3002 : Step(123): len = 463867, overlap = 106.719
PHY-3002 : Step(124): len = 463643, overlap = 107.562
PHY-3002 : Step(125): len = 464026, overlap = 109.656
PHY-3002 : Step(126): len = 465212, overlap = 103.594
PHY-3002 : Step(127): len = 465410, overlap = 101.344
PHY-3002 : Step(128): len = 464814, overlap = 105.812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00110081
PHY-3002 : Step(129): len = 468888, overlap = 103.812
PHY-3002 : Step(130): len = 473743, overlap = 102.625
PHY-3002 : Step(131): len = 474789, overlap = 101.844
PHY-3002 : Step(132): len = 475665, overlap = 101.344
PHY-3002 : Step(133): len = 477578, overlap = 101.531
PHY-3002 : Step(134): len = 478882, overlap = 97.625
PHY-3002 : Step(135): len = 478724, overlap = 100.969
PHY-3002 : Step(136): len = 479071, overlap = 102.344
PHY-3002 : Step(137): len = 480082, overlap = 101.531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00202434
PHY-3002 : Step(138): len = 482763, overlap = 102.094
PHY-3002 : Step(139): len = 487159, overlap = 99.6875
PHY-3002 : Step(140): len = 488578, overlap = 95.0312
PHY-3002 : Step(141): len = 490003, overlap = 83.7188
PHY-3002 : Step(142): len = 491980, overlap = 82.0312
PHY-3002 : Step(143): len = 493372, overlap = 69.7812
PHY-3002 : Step(144): len = 492311, overlap = 74
PHY-3002 : Step(145): len = 492170, overlap = 76
PHY-3002 : Step(146): len = 493001, overlap = 69.3125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00341854
PHY-3002 : Step(147): len = 494721, overlap = 68.8125
PHY-3002 : Step(148): len = 497854, overlap = 67.125
PHY-3002 : Step(149): len = 497926, overlap = 64
PHY-3002 : Step(150): len = 498193, overlap = 64.4375
PHY-3002 : Step(151): len = 499739, overlap = 64.125
PHY-3002 : Step(152): len = 502032, overlap = 74.3125
PHY-3002 : Step(153): len = 503230, overlap = 67.7812
PHY-3002 : Step(154): len = 503704, overlap = 62.7812
PHY-3002 : Step(155): len = 504530, overlap = 65.3125
PHY-3002 : Step(156): len = 505549, overlap = 63.9688
PHY-3002 : Step(157): len = 505842, overlap = 72.8125
PHY-3002 : Step(158): len = 505944, overlap = 75.2188
PHY-3002 : Step(159): len = 506078, overlap = 75.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12753.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 658984, over cnt = 1473(4%), over = 8227, worst = 37
PHY-1001 : End global iterations;  0.383644s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (52.9%)

PHY-1001 : Congestion index: top1 = 86.27, top5 = 65.65, top10 = 55.58, top15 = 49.30.
PHY-3001 : End congestion estimation;  0.512268s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (61.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12751 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455173s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (61.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180598
PHY-3002 : Step(160): len = 549778, overlap = 30.7188
PHY-3002 : Step(161): len = 550648, overlap = 26.3438
PHY-3002 : Step(162): len = 548578, overlap = 27
PHY-3002 : Step(163): len = 547869, overlap = 25.0938
PHY-3002 : Step(164): len = 549541, overlap = 24.625
PHY-3002 : Step(165): len = 548429, overlap = 23.5625
PHY-3002 : Step(166): len = 546628, overlap = 22
PHY-3002 : Step(167): len = 546320, overlap = 19.625
PHY-3002 : Step(168): len = 544871, overlap = 18.4688
PHY-3002 : Step(169): len = 541299, overlap = 17.2812
PHY-3002 : Step(170): len = 537857, overlap = 16.1875
PHY-3002 : Step(171): len = 535255, overlap = 16.3125
PHY-3002 : Step(172): len = 531707, overlap = 15.4062
PHY-3002 : Step(173): len = 529308, overlap = 14.5938
PHY-3002 : Step(174): len = 527070, overlap = 14.5
PHY-3002 : Step(175): len = 525363, overlap = 14.75
PHY-3002 : Step(176): len = 523868, overlap = 14.9688
PHY-3002 : Step(177): len = 521323, overlap = 14.4062
PHY-3002 : Step(178): len = 519565, overlap = 14.2188
PHY-3002 : Step(179): len = 517942, overlap = 14.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000361197
PHY-3002 : Step(180): len = 519023, overlap = 14.25
PHY-3002 : Step(181): len = 526231, overlap = 13.9688
PHY-3002 : Step(182): len = 529526, overlap = 14.1562
PHY-3002 : Step(183): len = 532452, overlap = 14.4688
PHY-3002 : Step(184): len = 534952, overlap = 14.75
PHY-3002 : Step(185): len = 536869, overlap = 15.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000722393
PHY-3002 : Step(186): len = 541502, overlap = 15.0938
PHY-3002 : Step(187): len = 550914, overlap = 14.9375
PHY-3002 : Step(188): len = 560905, overlap = 14.875
PHY-3002 : Step(189): len = 560442, overlap = 15.2188
PHY-3002 : Step(190): len = 558686, overlap = 15.0312
PHY-3002 : Step(191): len = 557324, overlap = 13.9062
PHY-3002 : Step(192): len = 556597, overlap = 12.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00131293
PHY-3002 : Step(193): len = 559521, overlap = 12.6875
PHY-3002 : Step(194): len = 561434, overlap = 12.625
PHY-3002 : Step(195): len = 564528, overlap = 12.9062
PHY-3002 : Step(196): len = 570142, overlap = 13.9688
PHY-3002 : Step(197): len = 575380, overlap = 13.7188
PHY-3002 : Step(198): len = 574609, overlap = 12.5
PHY-3002 : Step(199): len = 572178, overlap = 11.4062
PHY-3002 : Step(200): len = 569103, overlap = 11.5
PHY-3002 : Step(201): len = 567309, overlap = 10.9062
PHY-3002 : Step(202): len = 565228, overlap = 10.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00259246
PHY-3002 : Step(203): len = 566436, overlap = 10.6875
PHY-3002 : Step(204): len = 567622, overlap = 10.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 148/12753.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 684120, over cnt = 2128(6%), over = 8863, worst = 57
PHY-1001 : End global iterations;  0.496347s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 88.32, top5 = 66.10, top10 = 56.01, top15 = 50.18.
PHY-3001 : End congestion estimation;  0.663808s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (65.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12751 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.474364s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (62.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017621
PHY-3002 : Step(205): len = 564002, overlap = 107.812
PHY-3002 : Step(206): len = 559277, overlap = 81.375
PHY-3002 : Step(207): len = 552526, overlap = 77.7188
PHY-3002 : Step(208): len = 546742, overlap = 68.75
PHY-3002 : Step(209): len = 540258, overlap = 64.0938
PHY-3002 : Step(210): len = 533321, overlap = 64.5
PHY-3002 : Step(211): len = 526021, overlap = 66.375
PHY-3002 : Step(212): len = 519586, overlap = 67.9062
PHY-3002 : Step(213): len = 515062, overlap = 72.4688
PHY-3002 : Step(214): len = 510195, overlap = 69.9062
PHY-3002 : Step(215): len = 506642, overlap = 66.1875
PHY-3002 : Step(216): len = 503814, overlap = 66.25
PHY-3002 : Step(217): len = 500562, overlap = 66.9375
PHY-3002 : Step(218): len = 498279, overlap = 66.875
PHY-3002 : Step(219): len = 495544, overlap = 73.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035242
PHY-3002 : Step(220): len = 496887, overlap = 68.75
PHY-3002 : Step(221): len = 500148, overlap = 68.0312
PHY-3002 : Step(222): len = 500621, overlap = 65.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000631005
PHY-3002 : Step(223): len = 507445, overlap = 56.5625
PHY-3002 : Step(224): len = 515403, overlap = 50.8438
PHY-3002 : Step(225): len = 514489, overlap = 51.4062
PHY-3002 : Step(226): len = 514214, overlap = 47.25
PHY-3002 : Step(227): len = 514279, overlap = 47.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54209, tnet num: 12751, tinst num: 11453, tnode num: 67318, tedge num: 88558.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 305.62 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 208/12753.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639960, over cnt = 2174(6%), over = 7850, worst = 26
PHY-1001 : End global iterations;  0.544321s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (63.2%)

PHY-1001 : Congestion index: top1 = 71.03, top5 = 56.67, top10 = 49.78, top15 = 45.57.
PHY-1001 : End incremental global routing;  0.695799s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (65.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12751 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.471388s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.0%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11339 has valid locations, 79 needs to be replaced
PHY-3001 : design contains 11523 instances, 6673 luts, 3828 seqs, 878 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 520897
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10584/12823.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 645640, over cnt = 2198(6%), over = 7867, worst = 26
PHY-1001 : End global iterations;  0.102756s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (76.0%)

PHY-1001 : Congestion index: top1 = 70.84, top5 = 56.55, top10 = 49.71, top15 = 45.58.
PHY-3001 : End congestion estimation;  0.265788s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (76.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54458, tnet num: 12821, tinst num: 11523, tnode num: 67684, tedge num: 88916.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12821 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.359910s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (58.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(228): len = 520661, overlap = 0.3125
PHY-3002 : Step(229): len = 520693, overlap = 0.3125
PHY-3002 : Step(230): len = 520757, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10596/12823.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644536, over cnt = 2208(6%), over = 7890, worst = 26
PHY-1001 : End global iterations;  0.089212s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (70.1%)

PHY-1001 : Congestion index: top1 = 71.23, top5 = 56.63, top10 = 49.80, top15 = 45.61.
PHY-3001 : End congestion estimation;  0.265288s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (76.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12821 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479540s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (74.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00081097
PHY-3002 : Step(231): len = 520720, overlap = 48.3125
PHY-3002 : Step(232): len = 520866, overlap = 48.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00162194
PHY-3002 : Step(233): len = 520932, overlap = 48.5312
PHY-3002 : Step(234): len = 521112, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00324388
PHY-3002 : Step(235): len = 521149, overlap = 48.1875
PHY-3002 : Step(236): len = 521198, overlap = 48.3438
PHY-3001 : Final: Len = 521198, Over = 48.3438
PHY-3001 : End incremental placement;  2.800762s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (63.0%)

OPT-1001 : Total overflow 307.25 peak overflow 2.91
OPT-1001 : End high-fanout net optimization;  4.237776s wall, 2.593750s user + 0.078125s system = 2.671875s CPU (63.0%)

OPT-1001 : Current memory(MB): used = 555, reserve = 542, peak = 562.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10593/12823.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 645128, over cnt = 2191(6%), over = 7725, worst = 26
PHY-1002 : len = 681192, over cnt = 1436(4%), over = 3811, worst = 23
PHY-1002 : len = 703720, over cnt = 561(1%), over = 1465, worst = 18
PHY-1002 : len = 711400, over cnt = 279(0%), over = 737, worst = 12
PHY-1002 : len = 720944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.873575s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (75.1%)

PHY-1001 : Congestion index: top1 = 58.15, top5 = 50.19, top10 = 45.82, top15 = 42.94.
OPT-1001 : End congestion update;  1.046434s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (71.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12821 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402967s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.9%)

OPT-0007 : Start: WNS -3211 TNS -488403 NUM_FEPS 413
OPT-0007 : Iter 1: improved WNS -3211 TNS -350405 NUM_FEPS 413 with 51 cells processed and 4264 slack improved
OPT-0007 : Iter 2: improved WNS -3211 TNS -350273 NUM_FEPS 413 with 3 cells processed and 182 slack improved
OPT-1001 : End global optimization;  1.470328s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (70.1%)

OPT-1001 : Current memory(MB): used = 556, reserve = 542, peak = 562.
OPT-1001 : End physical optimization;  6.823974s wall, 4.359375s user + 0.078125s system = 4.437500s CPU (65.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6673 LUT to BLE ...
SYN-4008 : Packed 6673 LUT and 1287 SEQ to BLE.
SYN-4003 : Packing 2541 remaining SEQ's ...
SYN-4005 : Packed 1891 SEQ with LUT/SLICE
SYN-4006 : 3616 single LUT's are left
SYN-4006 : 650 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7323/8703 primitive instances ...
PHY-3001 : End packing;  0.504140s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5023 instances
RUN-1001 : 2438 mslices, 2439 lslices, 102 pads, 36 brams, 3 dsps
RUN-1001 : There are total 11765 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 6109 nets have 2 pins
RUN-1001 : 4194 nets have [3 - 5] pins
RUN-1001 : 842 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 262 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5021 instances, 4877 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 537074, Over = 112
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5884/11765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 703992, over cnt = 1407(3%), over = 2208, worst = 9
PHY-1002 : len = 708800, over cnt = 981(2%), over = 1373, worst = 8
PHY-1002 : len = 720952, over cnt = 292(0%), over = 370, worst = 6
PHY-1002 : len = 724320, over cnt = 78(0%), over = 101, worst = 3
PHY-1002 : len = 726176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.884235s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 58.92, top5 = 50.64, top10 = 46.13, top15 = 43.25.
PHY-3001 : End congestion estimation;  1.107287s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50422, tnet num: 11763, tinst num: 5021, tnode num: 60621, tedge num: 84903.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.426090s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (75.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.48924e-05
PHY-3002 : Step(237): len = 529333, overlap = 115
PHY-3002 : Step(238): len = 523491, overlap = 121.5
PHY-3002 : Step(239): len = 520042, overlap = 127
PHY-3002 : Step(240): len = 517366, overlap = 126.25
PHY-3002 : Step(241): len = 515802, overlap = 142.5
PHY-3002 : Step(242): len = 514364, overlap = 144
PHY-3002 : Step(243): len = 513513, overlap = 143.5
PHY-3002 : Step(244): len = 512037, overlap = 143.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129785
PHY-3002 : Step(245): len = 517046, overlap = 135.25
PHY-3002 : Step(246): len = 525180, overlap = 121
PHY-3002 : Step(247): len = 525548, overlap = 120.25
PHY-3002 : Step(248): len = 526030, overlap = 118.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025757
PHY-3002 : Step(249): len = 533600, overlap = 108.75
PHY-3002 : Step(250): len = 542517, overlap = 96.25
PHY-3002 : Step(251): len = 545634, overlap = 91
PHY-3002 : Step(252): len = 546902, overlap = 91
PHY-3002 : Step(253): len = 547582, overlap = 85.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.997752s wall, 0.062500s user + 0.468750s system = 0.531250s CPU (53.2%)

PHY-3001 : Trial Legalized: Len = 590713
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 582/11765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722240, over cnt = 1784(5%), over = 2923, worst = 9
PHY-1002 : len = 734424, over cnt = 1021(2%), over = 1420, worst = 9
PHY-1002 : len = 745976, over cnt = 348(0%), over = 504, worst = 9
PHY-1002 : len = 750208, over cnt = 110(0%), over = 145, worst = 5
PHY-1002 : len = 751968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.123187s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 54.72, top5 = 48.79, top10 = 45.15, top15 = 42.62.
PHY-3001 : End congestion estimation;  1.360973s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (73.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.539043s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (55.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000159416
PHY-3002 : Step(254): len = 576255, overlap = 12
PHY-3002 : Step(255): len = 566417, overlap = 23.25
PHY-3002 : Step(256): len = 557980, overlap = 34.5
PHY-3002 : Step(257): len = 553402, overlap = 48.5
PHY-3002 : Step(258): len = 549396, overlap = 55.5
PHY-3002 : Step(259): len = 547372, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000318833
PHY-3002 : Step(260): len = 553356, overlap = 54.25
PHY-3002 : Step(261): len = 556677, overlap = 51.5
PHY-3002 : Step(262): len = 559578, overlap = 46.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000634628
PHY-3002 : Step(263): len = 564600, overlap = 42.5
PHY-3002 : Step(264): len = 573180, overlap = 35.75
PHY-3002 : Step(265): len = 578429, overlap = 30.75
PHY-3002 : Step(266): len = 578578, overlap = 33.5
PHY-3002 : Step(267): len = 578744, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 591511, Over = 0
PHY-3001 : Spreading special nets. 74 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033742s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.3%)

PHY-3001 : 104 instances has been re-located, deltaX = 20, deltaY = 59, maxDist = 1.
PHY-3001 : Final: Len = 592855, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50422, tnet num: 11763, tinst num: 5021, tnode num: 60621, tedge num: 84903.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.069764s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (83.3%)

RUN-1004 : used memory is 524 MB, reserved memory is 520 MB, peak memory is 571 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2937/11765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 736272, over cnt = 1680(4%), over = 2696, worst = 7
PHY-1002 : len = 745512, over cnt = 999(2%), over = 1434, worst = 6
PHY-1002 : len = 756152, over cnt = 380(1%), over = 559, worst = 6
PHY-1002 : len = 760040, over cnt = 182(0%), over = 275, worst = 6
PHY-1002 : len = 763920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.175059s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (86.4%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 48.14, top10 = 44.20, top15 = 41.71.
PHY-1001 : End incremental global routing;  1.403437s wall, 1.078125s user + 0.078125s system = 1.156250s CPU (82.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.463414s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (84.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.157409s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (82.6%)

OPT-1001 : Current memory(MB): used = 556, reserve = 546, peak = 571.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10788/11765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 763920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094764s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.9%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 48.14, top10 = 44.20, top15 = 41.71.
OPT-1001 : End congestion update;  0.319449s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (83.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.432704s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (83.1%)

OPT-0007 : Start: WNS -3301 TNS -228582 NUM_FEPS 296
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4916 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5021 instances, 4877 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 611629, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 30 instances has been re-located, deltaX = 2, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 611997, Over = 0
PHY-3001 : End incremental legalization;  0.241296s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.9%)

OPT-0007 : Iter 1: improved WNS -3251 TNS -151173 NUM_FEPS 285 with 181 cells processed and 39025 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4916 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5021 instances, 4877 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 616947, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.5%)

PHY-3001 : 29 instances has been re-located, deltaX = 8, deltaY = 16, maxDist = 1.
PHY-3001 : Final: Len = 617125, Over = 0
PHY-3001 : End incremental legalization;  0.235326s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (73.0%)

OPT-0007 : Iter 2: improved WNS -3251 TNS -134656 NUM_FEPS 267 with 77 cells processed and 18003 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4916 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5021 instances, 4877 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 617659, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031982s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.7%)

PHY-3001 : 17 instances has been re-located, deltaX = 4, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 617801, Over = 0
PHY-3001 : End incremental legalization;  0.232488s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (73.9%)

OPT-0007 : Iter 3: improved WNS -3201 TNS -133981 NUM_FEPS 267 with 24 cells processed and 1302 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4916 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5021 instances, 4877 slices, 154 macros(873 instances: 593 mslices 280 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 617449, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031771s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.4%)

PHY-3001 : 11 instances has been re-located, deltaX = 6, deltaY = 3, maxDist = 2.
PHY-3001 : Final: Len = 617501, Over = 0
PHY-3001 : End incremental legalization;  0.229861s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (74.8%)

OPT-0007 : Iter 4: improved WNS -3201 TNS -134154 NUM_FEPS 270 with 20 cells processed and 1083 slack improved
OPT-1001 : End path based optimization;  2.324530s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (75.3%)

OPT-1001 : Current memory(MB): used = 577, reserve = 567, peak = 579.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400776s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (74.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10065/11765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 787608, over cnt = 230(0%), over = 369, worst = 7
PHY-1002 : len = 789168, over cnt = 80(0%), over = 99, worst = 7
PHY-1002 : len = 789992, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 790280, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 790344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.685434s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (68.4%)

PHY-1001 : Congestion index: top1 = 55.78, top5 = 49.06, top10 = 45.32, top15 = 42.81.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423860s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (66.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3201 TNS -147721 NUM_FEPS 283
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3201ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11765 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11765 nets
OPT-1001 : End physical optimization;  7.506012s wall, 5.625000s user + 0.109375s system = 5.734375s CPU (76.4%)

RUN-1003 : finish command "place" in  30.919254s wall, 19.062500s user + 1.765625s system = 20.828125s CPU (67.4%)

RUN-1004 : used memory is 480 MB, reserved memory is 467 MB, peak memory is 579 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.236770s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (107.4%)

RUN-1004 : used memory is 490 MB, reserved memory is 479 MB, peak memory is 579 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5023 instances
RUN-1001 : 2438 mslices, 2439 lslices, 102 pads, 36 brams, 3 dsps
RUN-1001 : There are total 11765 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 6109 nets have 2 pins
RUN-1001 : 4194 nets have [3 - 5] pins
RUN-1001 : 842 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 262 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50422, tnet num: 11763, tinst num: 5021, tnode num: 60621, tedge num: 84903.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2438 mslices, 2439 lslices, 102 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747208, over cnt = 1782(5%), over = 2956, worst = 9
PHY-1002 : len = 761584, over cnt = 930(2%), over = 1283, worst = 9
PHY-1002 : len = 772544, over cnt = 253(0%), over = 339, worst = 6
PHY-1002 : len = 777520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 777568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.002601s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (74.8%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 48.23, top10 = 44.58, top15 = 42.10.
PHY-1001 : End global routing;  1.215507s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (75.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 587, reserve = 576, peak = 587.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 846, reserve = 837, peak = 846.
PHY-1001 : End build detailed router design. 2.835033s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (76.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 146552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.511791s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (72.3%)

PHY-1001 : Current memory(MB): used = 882, reserve = 874, peak = 882.
PHY-1001 : End phase 1; 1.517435s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (73.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.02308e+06, over cnt = 1357(0%), over = 1375, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 885, reserve = 877, peak = 885.
PHY-1001 : End initial routed; 31.159762s wall, 22.656250s user + 0.140625s system = 22.796875s CPU (73.2%)

PHY-1001 : Update timing.....
PHY-1001 : 333/10986(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.271   |  -960.108  |  367  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.757384s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (92.5%)

PHY-1001 : Current memory(MB): used = 896, reserve = 887, peak = 896.
PHY-1001 : End phase 2; 32.917214s wall, 24.281250s user + 0.140625s system = 24.421875s CPU (74.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -4.276ns STNS -951.817ns FEP 367.
PHY-1001 : End OPT Iter 1; 0.179109s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.0%)

PHY-1022 : len = 2.02323e+06, over cnt = 1378(0%), over = 1397, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.328089s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.98824e+06, over cnt = 456(0%), over = 457, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.979694s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (91.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.98279e+06, over cnt = 111(0%), over = 111, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.663166s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (96.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.98161e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.526547s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (68.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.98202e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.296982s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (73.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.98206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.290522s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (53.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.98206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.309922s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (65.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.98206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.317503s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (59.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.98206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.111447s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.98206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.121210s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (51.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.98209e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.125839s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (62.1%)

PHY-1001 : Update timing.....
PHY-1001 : 319/10986(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.276   |  -953.686  |  367  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.737739s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (93.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 391 feed throughs used by 242 nets
PHY-1001 : End commit to database; 1.244919s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (84.1%)

PHY-1001 : Current memory(MB): used = 972, reserve = 966, peak = 972.
PHY-1001 : End phase 3; 8.269466s wall, 6.906250s user + 0.031250s system = 6.937500s CPU (83.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 37 pins with SWNS -4.276ns STNS -950.309ns FEP 367.
PHY-1001 : End OPT Iter 1; 0.329218s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.7%)

PHY-1022 : len = 1.98206e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.467923s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (96.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.276ns, -950.309ns, 367}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.98184e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.125114s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.9817e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.106477s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.4%)

PHY-1001 : Update timing.....
PHY-1001 : 319/10986(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.276   |  -952.910  |  367  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.808639s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (51.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 394 feed throughs used by 245 nets
PHY-1001 : End commit to database; 1.318360s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (69.9%)

PHY-1001 : Current memory(MB): used = 979, reserve = 974, peak = 979.
PHY-1001 : End phase 4; 3.861486s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (63.1%)

PHY-1003 : Routed, final wirelength = 1.9817e+06
PHY-1001 : Current memory(MB): used = 982, reserve = 977, peak = 982.
PHY-1001 : End export database. 0.032620s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.8%)

PHY-1001 : End detail routing;  49.686390s wall, 37.031250s user + 0.250000s system = 37.281250s CPU (75.0%)

RUN-1003 : finish command "route" in  52.415895s wall, 38.921875s user + 0.281250s system = 39.203125s CPU (74.8%)

RUN-1004 : used memory is 917 MB, reserved memory is 919 MB, peak memory is 982 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8762   out of  19600   44.70%
#reg                     4009   out of  19600   20.45%
#le                      9403
  #lut only              5394   out of   9403   57.36%
  #reg only               641   out of   9403    6.82%
  #lut&reg               3368   out of   9403   35.82%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1894
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               351
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    260
#4        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    142
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    48


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP       TREG     
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP       TREG     
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP       TREG     
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP       TREG     
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP       TREG     
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP       TREG     
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP       TREG     
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP       TREG     
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP       TREG     
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP       TREG     
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP       TREG     
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP       TREG     
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP       TREG     
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP       TREG     
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP       TREG     
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP       TREG     
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP       TREG     
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP       TREG     
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP       TREG     
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP       TREG     
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP       TREG     
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP       TREG     
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP       TREG     
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP       TREG     
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP       TREG     
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP       TREG     
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP       TREG     
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP       TREG     
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP       TREG     
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP       TREG     
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP       TREG     
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP       TREG     

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |CortexM0_SoC                                    |9403   |7884    |878     |4023    |36      |3       |
|  ISP                                |AHBISP                                          |1494   |861     |363     |852     |8       |0       |
|    u_5X5Window                      |slidingWindow_5X5                               |593    |290     |146     |335     |8       |0       |
|      u_fifo_1                       |fifo_buf                                        |76     |50      |19      |47      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |8      |7       |0       |8       |2       |0       |
|      u_fifo_2                       |fifo_buf                                        |75     |29      |19      |50      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_3                       |fifo_buf                                        |62     |31      |19      |32      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                       |fifo_buf                                        |66     |39      |19      |35      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |1      |0       |0       |1       |2       |0       |
|    u_CC                             |CC                                              |124    |102     |20      |68      |0       |0       |
|    u_bypass                         |bypass                                          |129    |89      |40      |34      |0       |0       |
|    u_demosaic                       |demosaic                                        |442    |210     |145     |290     |0       |0       |
|      u1_conv_mask5                  |conv_mask5                                      |111    |37      |31      |82      |0       |0       |
|      u2_conv_mask5                  |conv_mask5                                      |76     |33      |27      |47      |0       |0       |
|      u_conv_mask4                   |conv_mask4                                      |75     |39      |30      |51      |0       |0       |
|      u_conv_mask6                   |conv_mask6                                      |90     |51      |33      |70      |0       |0       |
|    u_gamma                          |gamma                                           |17     |17      |0       |17      |0       |0       |
|      u_blue_gamma_rom               |gamma_rom                                       |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom              |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|  Interconncet                       |AHBlite_Interconnect                            |16     |9       |7       |5       |0       |0       |
|    SlaveMUX                         |AHBlite_SlaveMUX                                |16     |9       |7       |5       |0       |0       |
|  RAMCODE_Interface                  |AHBlite_Block_RAM                               |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface                  |AHBlite_Block_RAM                               |28     |25      |0       |22      |0       |0       |
|  RAM_CODE                           |Block_RAM                                       |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                           |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                         |APB_GPIO                                        |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL               |APB_SDCARD_CONTROL                              |34     |21      |0       |29      |0       |0       |
|  U_APB_UART                         |APB_UART                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                  |APB_VGA_CONTROL                                 |2      |2       |0       |1       |0       |0       |
|  U_sdram                            |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                         |cmsdk_ahb_to_apb                                |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst                       |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux                |cmsdk_apb_slave_mux                             |13     |13      |0       |3       |0       |0       |
|  fifo                               |sd2isp_fifo                                     |150    |89      |30      |106     |1       |0       |
|    ram_inst                         |ram_infer_sd2isp_fifo                           |7      |3       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |28      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |25      |0       |39      |0       |0       |
|  kb                                 |Keyboard                                        |107    |91      |16      |50      |0       |0       |
|  sd_reader                          |sd_reader                                       |707    |593     |100     |333     |0       |0       |
|    u_sdcmd_ctrl                     |sdcmd_ctrl                                      |305    |267     |34      |154     |0       |0       |
|  sdram_top_inst                     |sdram_top                                       |430    |302     |52      |285     |5       |0       |
|    fifo_ctrl_inst                   |fifo_ctrl                                       |250    |142     |33      |202     |5       |0       |
|      rd_fifo_data                   |fifo_data_out                                   |73     |45      |3       |66      |1       |0       |
|        ram_inst                     |ram_infer_fifo_data_out                         |5      |3       |0       |5       |1       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data_out |18     |17      |0       |18      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data_out |26     |16      |0       |26      |0       |0       |
|      wr_fifo_data                   |fifo_data                                       |177    |97      |30      |136     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data                             |31     |9       |0       |31      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data     |39     |25      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data     |33     |20      |0       |33      |0       |0       |
|    sdram_ctrl_inst                  |sdram_ctrl                                      |180    |160     |19      |83      |0       |0       |
|      sdram_a_ref_inst               |sdram_a_ref                                     |58     |46      |12      |22      |0       |0       |
|      sdram_arbit_inst               |sdram_arbit                                     |47     |47      |0       |15      |0       |0       |
|      sdram_init_inst                |sdram_init                                      |47     |42      |4       |29      |0       |0       |
|      sdram_write_inst               |sdram_write                                     |28     |25      |3       |17      |0       |0       |
|  u_logic                            |cortexm0ds_logic                                |4948   |4885    |52      |1405    |0       |3       |
|  u_rs232                            |rs232                                           |89     |81      |8       |60      |0       |0       |
|    uart_rx_inst                     |uart_rx                                         |43     |39      |4       |33      |0       |0       |
|    uart_tx_inst                     |uart_tx                                         |46     |42      |4       |27      |0       |0       |
|  vga_ctrl_inst                      |vga_ctrl                                        |151    |85      |65      |27      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                                  |1151   |761     |179     |777     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                         |1151   |761     |179     |777     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                     |597    |399     |0       |580     |0       |0       |
|        reg_inst                     |register                                        |595    |397     |0       |578     |0       |0       |
|        tap_inst                     |tap                                             |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger                                         |554    |362     |179     |197     |0       |0       |
|        bus_inst                     |bus_top                                         |339    |217     |122     |101     |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det                                         |94     |60      |34      |26      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                         |26     |16      |10      |6       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                         |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                         |93     |59      |34      |25      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det                                         |94     |60      |34      |28      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                        |111    |82      |29      |53      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6062  
    #2          2       2512  
    #3          3       1089  
    #4          4       592   
    #5        5-10      911   
    #6        11-50     507   
    #7       51-100      19   
    #8       101-500     6    
  Average     3.06            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.573429s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (112.2%)

RUN-1004 : used memory is 918 MB, reserved memory is 921 MB, peak memory is 982 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50422, tnet num: 11763, tinst num: 5021, tnode num: 60621, tedge num: 84903.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: e43fcc0942c0989dff621ad4fb18e35d9ad368d3cffb1b9442700039e74e37f8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5021
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11765, pip num: 133044
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 394
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3169 valid insts, and 357600 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111011010110001001110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.602849s wall, 115.906250s user + 1.828125s system = 117.734375s CPU (600.6%)

RUN-1004 : used memory is 1041 MB, reserved memory is 1033 MB, peak memory is 1156 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240703_155803.log"
