// Seed: 937031479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  assign module_1.id_1 = 0;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge -1'b0 or negedge -1) begin : LABEL_0
    assert (id_1);
  end
  logic id_8;
  wire  id_9;
  wire  id_10;
  wire  id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    output logic id_0,
    output wand  _id_1
);
  wire id_3;
  tri [id_1  -  1 : -1] id_4;
  wire id_5;
  always id_0 <= -1'd0;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
