#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eefd00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eefaa0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1efd600 .functor NOT 1, L_0x1f3c780, C4<0>, C4<0>, C4<0>;
L_0x1f3c560 .functor XOR 298, L_0x1f3c2d0, L_0x1f3c490, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f3c670 .functor XOR 298, L_0x1f3c560, L_0x1f3c5d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f39af0_0 .net *"_ivl_10", 297 0, L_0x1f3c560;  1 drivers
v0x1f39bf0_0 .net *"_ivl_12", 297 0, L_0x1f3c5d0;  1 drivers
v0x1f39cd0_0 .net *"_ivl_14", 297 0, L_0x1f3c670;  1 drivers
v0x1f39d90_0 .net *"_ivl_4", 297 0, L_0x1f3c230;  1 drivers
v0x1f39e70_0 .net *"_ivl_6", 297 0, L_0x1f3c2d0;  1 drivers
v0x1f39fa0_0 .net *"_ivl_8", 297 0, L_0x1f3c490;  1 drivers
v0x1f3a080_0 .var "clk", 0 0;
v0x1f3a120_0 .net "in", 99 0, v0x1f388f0_0;  1 drivers
v0x1f3a1c0_0 .net "out_any_dut", 99 1, L_0x1f3c140;  1 drivers
v0x1f3a330_0 .net "out_any_ref", 99 1, L_0x1f3b120;  1 drivers
v0x1f3a3f0_0 .net "out_both_dut", 98 0, L_0x1f3b8d0;  1 drivers
v0x1f3a4c0_0 .net "out_both_ref", 98 0, L_0x1f3ad10;  1 drivers
v0x1f3a590_0 .net "out_different_dut", 99 0, L_0x1f3bd20;  1 drivers
v0x1f3a660_0 .net "out_different_ref", 99 0, L_0x1f3b680;  1 drivers
v0x1f3a730_0 .var/2u "stats1", 287 0;
v0x1f3a7f0_0 .var/2u "strobe", 0 0;
v0x1f3a8b0_0 .net "tb_match", 0 0, L_0x1f3c780;  1 drivers
v0x1f3a980_0 .net "tb_mismatch", 0 0, L_0x1efd600;  1 drivers
E_0x1f02b90/0 .event negedge, v0x1f38810_0;
E_0x1f02b90/1 .event posedge, v0x1f38810_0;
E_0x1f02b90 .event/or E_0x1f02b90/0, E_0x1f02b90/1;
L_0x1f3c140 .part L_0x1f3ba30, 0, 99;
L_0x1f3c230 .concat [ 100 99 99 0], L_0x1f3b680, L_0x1f3b120, L_0x1f3ad10;
L_0x1f3c2d0 .concat [ 100 99 99 0], L_0x1f3b680, L_0x1f3b120, L_0x1f3ad10;
L_0x1f3c490 .concat [ 100 99 99 0], L_0x1f3bd20, L_0x1f3c140, L_0x1f3b8d0;
L_0x1f3c5d0 .concat [ 100 99 99 0], L_0x1f3b680, L_0x1f3b120, L_0x1f3ad10;
L_0x1f3c780 .cmp/eeq 298, L_0x1f3c230, L_0x1f3c670;
S_0x1eef8a0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1eefaa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f3ac50 .functor AND 100, v0x1f388f0_0, L_0x1f3ab10, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f3b060 .functor OR 100, v0x1f388f0_0, L_0x1f3af20, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f3b680 .functor XOR 100, v0x1f388f0_0, L_0x1f3b540, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f097d0_0 .net *"_ivl_1", 98 0, L_0x1f3aa70;  1 drivers
v0x1f37880_0 .net *"_ivl_11", 98 0, L_0x1f3ae50;  1 drivers
v0x1f37960_0 .net *"_ivl_12", 99 0, L_0x1f3af20;  1 drivers
L_0x7fde0ad82060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f37a20_0 .net *"_ivl_15", 0 0, L_0x7fde0ad82060;  1 drivers
v0x1f37b00_0 .net *"_ivl_16", 99 0, L_0x1f3b060;  1 drivers
v0x1f37c30_0 .net *"_ivl_2", 99 0, L_0x1f3ab10;  1 drivers
v0x1f37d10_0 .net *"_ivl_21", 0 0, L_0x1f3b2a0;  1 drivers
v0x1f37df0_0 .net *"_ivl_23", 98 0, L_0x1f3b450;  1 drivers
v0x1f37ed0_0 .net *"_ivl_24", 99 0, L_0x1f3b540;  1 drivers
L_0x7fde0ad82018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f38040_0 .net *"_ivl_5", 0 0, L_0x7fde0ad82018;  1 drivers
v0x1f38120_0 .net *"_ivl_6", 99 0, L_0x1f3ac50;  1 drivers
v0x1f38200_0 .net "in", 99 0, v0x1f388f0_0;  alias, 1 drivers
v0x1f382e0_0 .net "out_any", 99 1, L_0x1f3b120;  alias, 1 drivers
v0x1f383c0_0 .net "out_both", 98 0, L_0x1f3ad10;  alias, 1 drivers
v0x1f384a0_0 .net "out_different", 99 0, L_0x1f3b680;  alias, 1 drivers
L_0x1f3aa70 .part v0x1f388f0_0, 1, 99;
L_0x1f3ab10 .concat [ 99 1 0 0], L_0x1f3aa70, L_0x7fde0ad82018;
L_0x1f3ad10 .part L_0x1f3ac50, 0, 99;
L_0x1f3ae50 .part v0x1f388f0_0, 1, 99;
L_0x1f3af20 .concat [ 99 1 0 0], L_0x1f3ae50, L_0x7fde0ad82060;
L_0x1f3b120 .part L_0x1f3b060, 0, 99;
L_0x1f3b2a0 .part v0x1f388f0_0, 0, 1;
L_0x1f3b450 .part v0x1f388f0_0, 1, 99;
L_0x1f3b540 .concat [ 99 1 0 0], L_0x1f3b450, L_0x1f3b2a0;
S_0x1f38600 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1eefaa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1f38810_0 .net "clk", 0 0, v0x1f3a080_0;  1 drivers
v0x1f388f0_0 .var "in", 99 0;
v0x1f389b0_0 .net "tb_match", 0 0, L_0x1f3c780;  alias, 1 drivers
E_0x1f02710 .event posedge, v0x1f38810_0;
E_0x1f03020 .event negedge, v0x1f38810_0;
S_0x1f38ab0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1eefaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f3b8d0 .functor AND 99, L_0x1f3b790, L_0x1f3b830, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f3ba30 .functor BUFZ 100, v0x1f388f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f3bc10 .functor XOR 99, L_0x1f3baa0, L_0x1f3bb40, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f3bfe0 .functor XOR 1, L_0x1f3be60, L_0x1f3bf40, C4<0>, C4<0>;
v0x1f38d20_0 .net *"_ivl_1", 98 0, L_0x1f3b790;  1 drivers
v0x1f38de0_0 .net *"_ivl_11", 98 0, L_0x1f3baa0;  1 drivers
v0x1f38ec0_0 .net *"_ivl_13", 98 0, L_0x1f3bb40;  1 drivers
v0x1f38fb0_0 .net *"_ivl_14", 98 0, L_0x1f3bc10;  1 drivers
v0x1f39090_0 .net *"_ivl_20", 0 0, L_0x1f3be60;  1 drivers
v0x1f391c0_0 .net *"_ivl_22", 0 0, L_0x1f3bf40;  1 drivers
v0x1f392a0_0 .net *"_ivl_23", 0 0, L_0x1f3bfe0;  1 drivers
v0x1f39380_0 .net *"_ivl_3", 98 0, L_0x1f3b830;  1 drivers
v0x1f39460_0 .net "in", 99 0, v0x1f388f0_0;  alias, 1 drivers
v0x1f395b0_0 .net "out_any", 99 0, L_0x1f3ba30;  1 drivers
v0x1f39690_0 .net "out_both", 98 0, L_0x1f3b8d0;  alias, 1 drivers
v0x1f39770_0 .net "out_different", 99 0, L_0x1f3bd20;  alias, 1 drivers
L_0x1f3b790 .part v0x1f388f0_0, 1, 99;
L_0x1f3b830 .part v0x1f388f0_0, 0, 99;
L_0x1f3baa0 .part v0x1f388f0_0, 1, 99;
L_0x1f3bb40 .part v0x1f388f0_0, 0, 99;
L_0x1f3bd20 .concat8 [ 1 99 0 0], L_0x1f3bfe0, L_0x1f3bc10;
L_0x1f3be60 .part v0x1f388f0_0, 0, 1;
L_0x1f3bf40 .part v0x1f388f0_0, 99, 1;
S_0x1f398d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1eefaa0;
 .timescale -12 -12;
E_0x1eeca20 .event anyedge, v0x1f3a7f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f3a7f0_0;
    %nor/r;
    %assign/vec4 v0x1f3a7f0_0, 0;
    %wait E_0x1eeca20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f38600;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f388f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f03020;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f388f0_0, 0;
    %wait E_0x1f02710;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f388f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1eefaa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f3a080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f3a7f0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1eefaa0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f3a080_0;
    %inv;
    %store/vec4 v0x1f3a080_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1eefaa0;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f38810_0, v0x1f3a980_0, v0x1f3a120_0, v0x1f3a4c0_0, v0x1f3a3f0_0, v0x1f3a330_0, v0x1f3a1c0_0, v0x1f3a660_0, v0x1f3a590_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1eefaa0;
T_5 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1eefaa0;
T_6 ;
    %wait E_0x1f02b90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f3a730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
    %load/vec4 v0x1f3a8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f3a730_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f3a4c0_0;
    %load/vec4 v0x1f3a4c0_0;
    %load/vec4 v0x1f3a3f0_0;
    %xor;
    %load/vec4 v0x1f3a4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1f3a330_0;
    %load/vec4 v0x1f3a330_0;
    %load/vec4 v0x1f3a1c0_0;
    %xor;
    %load/vec4 v0x1f3a330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1f3a660_0;
    %load/vec4 v0x1f3a660_0;
    %load/vec4 v0x1f3a590_0;
    %xor;
    %load/vec4 v0x1f3a660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1f3a730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3a730_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/gatesv100/iter0/response8/top_module.sv";
