// Seed: 3122020856
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wand id_7,
    input wand id_8,
    output supply1 id_9,
    input tri id_10,
    output tri id_11,
    output uwire id_12,
    output wire id_13,
    input wor id_14,
    output wire id_15
);
  logic id_17;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand id_5,
    output wand id_6,
    input tri1 id_7
    , id_9
);
  assign id_9[1] = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_4,
      id_1,
      id_4,
      id_6,
      id_6,
      id_3,
      id_6
  );
endmodule
