#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+v2k' '+vc' '-Mupdate' '-line' '-full64' '-sverilog' 'sys_defs.vh' 'testbench/mem.v' 'testbench/pipeline_test.v' 'verilog/BTB.v' 'verilog/if_stage.v' 'verilog/id_stage.v' 'verilog/if_id.v' 'verilog/archtable.v' 'verilog/rob.v' 'verilog/pr.v' 'verilog/rs2.v' 'verilog/ex_stage/alu.v' 'verilog/ex_stage/ex_pipeline.v' 'verilog/ex_stage/mult_stage.v' 'verilog/ex_stage/pipe_mult.v' 'verilog/ex_stage/mult_decoder.v' 'verilog/maptable.v' 'verilog/freelist.v' 'verilog/Icache.v' 'verilog/cachecontroller.v' 'verilog/Dcache.v' 'verilog/cache.v' 'verilog/rob_connect.v' 'verilog/bs.v' 'verilog/pipeline.v' 'verilog/prefetch.v' 'verilog/ldq.v' 'verilog/stq.v' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
