INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
