#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct  7 09:33:18 2022
# Process ID: 3994
# Current directory: /home/builder/lab04_/lab04_release-master
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/builder/lab04_/lab04_release-master/vivado.log
# Journal file: /home/builder/lab04_/lab04_release-master/vivado.jou
# Running On: EECS-DIGITAL-22, OS: Linux, CPU Frequency: 3718.106 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./src/*.sv ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4015
ERROR: [Synth 8-6735] net type must be explicitly specified for 'addra' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:16]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'addrb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:17]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'dina' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:18]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'dinb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:19]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clka' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:20]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clkb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:21]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'wea' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:22]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'web' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:23]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ena' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:24]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'enb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:25]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rsta' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:26]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rstb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:27]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'regcea' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:28]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'regceb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:29]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'douta' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:30]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'doutb' when default_nettype is none [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:31]
INFO: [Synth 8-8750] module 'xilinx_true_dual_port_read_first_2_clock_ram' ignored due to previous errors [/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:119]
Failed to read verilog '/home/builder/lab04_/lab04_release-master/src/xilinx_true_dual_port_read_first_2_clock_ram.sv'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 17 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 09:33:32 2022...
