/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU15_INTTYPE2
#define SS__0__MASK 0x04u
#define SS__0__PC CYREG_IO_PC_PRT15_PC2
#define SS__0__PORT 15u
#define SS__0__SHIFT 2u
#define SS__AG CYREG_PRT15_AG
#define SS__AMUX CYREG_PRT15_AMUX
#define SS__BIE CYREG_PRT15_BIE
#define SS__BIT_MASK CYREG_PRT15_BIT_MASK
#define SS__BYP CYREG_PRT15_BYP
#define SS__CTL CYREG_PRT15_CTL
#define SS__DM0 CYREG_PRT15_DM0
#define SS__DM1 CYREG_PRT15_DM1
#define SS__DM2 CYREG_PRT15_DM2
#define SS__DR CYREG_PRT15_DR
#define SS__INP_DIS CYREG_PRT15_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT15_LCD_EN
#define SS__MASK 0x04u
#define SS__PORT 15u
#define SS__PRT CYREG_PRT15_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SS__PS CYREG_PRT15_PS
#define SS__SHIFT 2u
#define SS__SLW CYREG_PRT15_SLW
#define SS_1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define SS_1__0__MASK 0x08u
#define SS_1__0__PC CYREG_PRT3_PC3
#define SS_1__0__PORT 3u
#define SS_1__0__SHIFT 3u
#define SS_1__AG CYREG_PRT3_AG
#define SS_1__AMUX CYREG_PRT3_AMUX
#define SS_1__BIE CYREG_PRT3_BIE
#define SS_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS_1__BYP CYREG_PRT3_BYP
#define SS_1__CTL CYREG_PRT3_CTL
#define SS_1__DM0 CYREG_PRT3_DM0
#define SS_1__DM1 CYREG_PRT3_DM1
#define SS_1__DM2 CYREG_PRT3_DM2
#define SS_1__DR CYREG_PRT3_DR
#define SS_1__INP_DIS CYREG_PRT3_INP_DIS
#define SS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS_1__LCD_EN CYREG_PRT3_LCD_EN
#define SS_1__MASK 0x08u
#define SS_1__PORT 3u
#define SS_1__PRT CYREG_PRT3_PRT
#define SS_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS_1__PS CYREG_PRT3_PS
#define SS_1__SHIFT 3u
#define SS_1__SLW CYREG_PRT3_SLW

/* miso */
#define miso__0__INTTYPE CYREG_PICU15_INTTYPE5
#define miso__0__MASK 0x20u
#define miso__0__PC CYREG_IO_PC_PRT15_PC5
#define miso__0__PORT 15u
#define miso__0__SHIFT 5u
#define miso__AG CYREG_PRT15_AG
#define miso__AMUX CYREG_PRT15_AMUX
#define miso__BIE CYREG_PRT15_BIE
#define miso__BIT_MASK CYREG_PRT15_BIT_MASK
#define miso__BYP CYREG_PRT15_BYP
#define miso__CTL CYREG_PRT15_CTL
#define miso__DM0 CYREG_PRT15_DM0
#define miso__DM1 CYREG_PRT15_DM1
#define miso__DM2 CYREG_PRT15_DM2
#define miso__DR CYREG_PRT15_DR
#define miso__INP_DIS CYREG_PRT15_INP_DIS
#define miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define miso__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define miso__LCD_EN CYREG_PRT15_LCD_EN
#define miso__MASK 0x20u
#define miso__PORT 15u
#define miso__PRT CYREG_PRT15_PRT
#define miso__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define miso__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define miso__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define miso__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define miso__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define miso__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define miso__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define miso__PS CYREG_PRT15_PS
#define miso__SHIFT 5u
#define miso__SLW CYREG_PRT15_SLW
#define miso_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define miso_1__0__MASK 0x01u
#define miso_1__0__PC CYREG_PRT3_PC0
#define miso_1__0__PORT 3u
#define miso_1__0__SHIFT 0u
#define miso_1__AG CYREG_PRT3_AG
#define miso_1__AMUX CYREG_PRT3_AMUX
#define miso_1__BIE CYREG_PRT3_BIE
#define miso_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define miso_1__BYP CYREG_PRT3_BYP
#define miso_1__CTL CYREG_PRT3_CTL
#define miso_1__DM0 CYREG_PRT3_DM0
#define miso_1__DM1 CYREG_PRT3_DM1
#define miso_1__DM2 CYREG_PRT3_DM2
#define miso_1__DR CYREG_PRT3_DR
#define miso_1__INP_DIS CYREG_PRT3_INP_DIS
#define miso_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define miso_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define miso_1__LCD_EN CYREG_PRT3_LCD_EN
#define miso_1__MASK 0x01u
#define miso_1__PORT 3u
#define miso_1__PRT CYREG_PRT3_PRT
#define miso_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define miso_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define miso_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define miso_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define miso_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define miso_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define miso_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define miso_1__PS CYREG_PRT3_PS
#define miso_1__SHIFT 0u
#define miso_1__SLW CYREG_PRT3_SLW

/* mosi */
#define mosi__0__INTTYPE CYREG_PICU0_INTTYPE5
#define mosi__0__MASK 0x20u
#define mosi__0__PC CYREG_PRT0_PC5
#define mosi__0__PORT 0u
#define mosi__0__SHIFT 5u
#define mosi__AG CYREG_PRT0_AG
#define mosi__AMUX CYREG_PRT0_AMUX
#define mosi__BIE CYREG_PRT0_BIE
#define mosi__BIT_MASK CYREG_PRT0_BIT_MASK
#define mosi__BYP CYREG_PRT0_BYP
#define mosi__CTL CYREG_PRT0_CTL
#define mosi__DM0 CYREG_PRT0_DM0
#define mosi__DM1 CYREG_PRT0_DM1
#define mosi__DM2 CYREG_PRT0_DM2
#define mosi__DR CYREG_PRT0_DR
#define mosi__INP_DIS CYREG_PRT0_INP_DIS
#define mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define mosi__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define mosi__LCD_EN CYREG_PRT0_LCD_EN
#define mosi__MASK 0x20u
#define mosi__PORT 0u
#define mosi__PRT CYREG_PRT0_PRT
#define mosi__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define mosi__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define mosi__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define mosi__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define mosi__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define mosi__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define mosi__PS CYREG_PRT0_PS
#define mosi__SHIFT 5u
#define mosi__SLW CYREG_PRT0_SLW
#define mosi_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define mosi_1__0__MASK 0x02u
#define mosi_1__0__PC CYREG_PRT3_PC1
#define mosi_1__0__PORT 3u
#define mosi_1__0__SHIFT 1u
#define mosi_1__AG CYREG_PRT3_AG
#define mosi_1__AMUX CYREG_PRT3_AMUX
#define mosi_1__BIE CYREG_PRT3_BIE
#define mosi_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define mosi_1__BYP CYREG_PRT3_BYP
#define mosi_1__CTL CYREG_PRT3_CTL
#define mosi_1__DM0 CYREG_PRT3_DM0
#define mosi_1__DM1 CYREG_PRT3_DM1
#define mosi_1__DM2 CYREG_PRT3_DM2
#define mosi_1__DR CYREG_PRT3_DR
#define mosi_1__INP_DIS CYREG_PRT3_INP_DIS
#define mosi_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mosi_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mosi_1__LCD_EN CYREG_PRT3_LCD_EN
#define mosi_1__MASK 0x02u
#define mosi_1__PORT 3u
#define mosi_1__PRT CYREG_PRT3_PRT
#define mosi_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mosi_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mosi_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mosi_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mosi_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mosi_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mosi_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mosi_1__PS CYREG_PRT3_PS
#define mosi_1__SHIFT 1u
#define mosi_1__SLW CYREG_PRT3_SLW

/* sclk */
#define sclk__0__INTTYPE CYREG_PICU0_INTTYPE6
#define sclk__0__MASK 0x40u
#define sclk__0__PC CYREG_PRT0_PC6
#define sclk__0__PORT 0u
#define sclk__0__SHIFT 6u
#define sclk__AG CYREG_PRT0_AG
#define sclk__AMUX CYREG_PRT0_AMUX
#define sclk__BIE CYREG_PRT0_BIE
#define sclk__BIT_MASK CYREG_PRT0_BIT_MASK
#define sclk__BYP CYREG_PRT0_BYP
#define sclk__CTL CYREG_PRT0_CTL
#define sclk__DM0 CYREG_PRT0_DM0
#define sclk__DM1 CYREG_PRT0_DM1
#define sclk__DM2 CYREG_PRT0_DM2
#define sclk__DR CYREG_PRT0_DR
#define sclk__INP_DIS CYREG_PRT0_INP_DIS
#define sclk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sclk__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sclk__LCD_EN CYREG_PRT0_LCD_EN
#define sclk__MASK 0x40u
#define sclk__PORT 0u
#define sclk__PRT CYREG_PRT0_PRT
#define sclk__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sclk__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sclk__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sclk__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sclk__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sclk__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sclk__PS CYREG_PRT0_PS
#define sclk__SHIFT 6u
#define sclk__SLW CYREG_PRT0_SLW
#define sclk_1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define sclk_1__0__MASK 0x04u
#define sclk_1__0__PC CYREG_PRT3_PC2
#define sclk_1__0__PORT 3u
#define sclk_1__0__SHIFT 2u
#define sclk_1__AG CYREG_PRT3_AG
#define sclk_1__AMUX CYREG_PRT3_AMUX
#define sclk_1__BIE CYREG_PRT3_BIE
#define sclk_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define sclk_1__BYP CYREG_PRT3_BYP
#define sclk_1__CTL CYREG_PRT3_CTL
#define sclk_1__DM0 CYREG_PRT3_DM0
#define sclk_1__DM1 CYREG_PRT3_DM1
#define sclk_1__DM2 CYREG_PRT3_DM2
#define sclk_1__DR CYREG_PRT3_DR
#define sclk_1__INP_DIS CYREG_PRT3_INP_DIS
#define sclk_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define sclk_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define sclk_1__LCD_EN CYREG_PRT3_LCD_EN
#define sclk_1__MASK 0x04u
#define sclk_1__PORT 3u
#define sclk_1__PRT CYREG_PRT3_PRT
#define sclk_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define sclk_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define sclk_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define sclk_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define sclk_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define sclk_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define sclk_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define sclk_1__PS CYREG_PRT3_PS
#define sclk_1__SHIFT 2u
#define sclk_1__SLW CYREG_PRT3_SLW

/* PGA_1 */
#define PGA_1_SC__BST CYREG_SC1_BST
#define PGA_1_SC__CLK CYREG_SC1_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x02u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x02u
#define PGA_1_SC__CR0 CYREG_SC1_CR0
#define PGA_1_SC__CR1 CYREG_SC1_CR1
#define PGA_1_SC__CR2 CYREG_SC1_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x02u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x02u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x02u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x02u
#define PGA_1_SC__SW0 CYREG_SC1_SW0
#define PGA_1_SC__SW10 CYREG_SC1_SW10
#define PGA_1_SC__SW2 CYREG_SC1_SW2
#define PGA_1_SC__SW3 CYREG_SC1_SW3
#define PGA_1_SC__SW4 CYREG_SC1_SW4
#define PGA_1_SC__SW6 CYREG_SC1_SW6
#define PGA_1_SC__SW7 CYREG_SC1_SW7
#define PGA_1_SC__SW8 CYREG_SC1_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x02u

/* Pin_LE */
#define Pin_LE__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_LE__0__MASK 0x80u
#define Pin_LE__0__PC CYREG_PRT0_PC7
#define Pin_LE__0__PORT 0u
#define Pin_LE__0__SHIFT 7u
#define Pin_LE__AG CYREG_PRT0_AG
#define Pin_LE__AMUX CYREG_PRT0_AMUX
#define Pin_LE__BIE CYREG_PRT0_BIE
#define Pin_LE__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_LE__BYP CYREG_PRT0_BYP
#define Pin_LE__CTL CYREG_PRT0_CTL
#define Pin_LE__DM0 CYREG_PRT0_DM0
#define Pin_LE__DM1 CYREG_PRT0_DM1
#define Pin_LE__DM2 CYREG_PRT0_DM2
#define Pin_LE__DR CYREG_PRT0_DR
#define Pin_LE__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_LE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_LE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_LE__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_LE__MASK 0x80u
#define Pin_LE__PORT 0u
#define Pin_LE__PRT CYREG_PRT0_PRT
#define Pin_LE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_LE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_LE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_LE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_LE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_LE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_LE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_LE__PS CYREG_PRT0_PS
#define Pin_LE__SHIFT 7u
#define Pin_LE__SLW CYREG_PRT0_SLW

/* Pin_OE */
#define Pin_OE__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Pin_OE__0__MASK 0x08u
#define Pin_OE__0__PC CYREG_IO_PC_PRT15_PC3
#define Pin_OE__0__PORT 15u
#define Pin_OE__0__SHIFT 3u
#define Pin_OE__AG CYREG_PRT15_AG
#define Pin_OE__AMUX CYREG_PRT15_AMUX
#define Pin_OE__BIE CYREG_PRT15_BIE
#define Pin_OE__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_OE__BYP CYREG_PRT15_BYP
#define Pin_OE__CTL CYREG_PRT15_CTL
#define Pin_OE__DM0 CYREG_PRT15_DM0
#define Pin_OE__DM1 CYREG_PRT15_DM1
#define Pin_OE__DM2 CYREG_PRT15_DM2
#define Pin_OE__DR CYREG_PRT15_DR
#define Pin_OE__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_OE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_OE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_OE__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_OE__MASK 0x08u
#define Pin_OE__PORT 15u
#define Pin_OE__PRT CYREG_PRT15_PRT
#define Pin_OE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_OE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_OE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_OE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_OE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_OE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_OE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_OE__PS CYREG_PRT15_PS
#define Pin_OE__SHIFT 3u
#define Pin_OE__SLW CYREG_PRT15_SLW

/* UART_1 */
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* pga_in */
#define pga_in__0__INTTYPE CYREG_PICU1_INTTYPE6
#define pga_in__0__MASK 0x40u
#define pga_in__0__PC CYREG_PRT1_PC6
#define pga_in__0__PORT 1u
#define pga_in__0__SHIFT 6u
#define pga_in__AG CYREG_PRT1_AG
#define pga_in__AMUX CYREG_PRT1_AMUX
#define pga_in__BIE CYREG_PRT1_BIE
#define pga_in__BIT_MASK CYREG_PRT1_BIT_MASK
#define pga_in__BYP CYREG_PRT1_BYP
#define pga_in__CTL CYREG_PRT1_CTL
#define pga_in__DM0 CYREG_PRT1_DM0
#define pga_in__DM1 CYREG_PRT1_DM1
#define pga_in__DM2 CYREG_PRT1_DM2
#define pga_in__DR CYREG_PRT1_DR
#define pga_in__INP_DIS CYREG_PRT1_INP_DIS
#define pga_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pga_in__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pga_in__LCD_EN CYREG_PRT1_LCD_EN
#define pga_in__MASK 0x40u
#define pga_in__PORT 1u
#define pga_in__PRT CYREG_PRT1_PRT
#define pga_in__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pga_in__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pga_in__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pga_in__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pga_in__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pga_in__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pga_in__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pga_in__PS CYREG_PRT1_PS
#define pga_in__SHIFT 6u
#define pga_in__SLW CYREG_PRT1_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* DVDAC_1 */
#define DVDAC_1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC_1_DMA__DRQ_NUMBER 0u
#define DVDAC_1_DMA__NUMBEROF_TDS 0u
#define DVDAC_1_DMA__PRIORITY 2u
#define DVDAC_1_DMA__TERMIN_EN 0u
#define DVDAC_1_DMA__TERMIN_SEL 0u
#define DVDAC_1_DMA__TERMOUT0_EN 0u
#define DVDAC_1_DMA__TERMOUT0_SEL 0u
#define DVDAC_1_DMA__TERMOUT1_EN 0u
#define DVDAC_1_DMA__TERMOUT1_SEL 0u
#define DVDAC_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define DVDAC_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define DVDAC_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define DVDAC_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DVDAC_1_IntClock__INDEX 0x02u
#define DVDAC_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DVDAC_1_IntClock__PM_ACT_MSK 0x04u
#define DVDAC_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DVDAC_1_IntClock__PM_STBY_MSK 0x04u
#define DVDAC_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define DVDAC_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define DVDAC_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define DVDAC_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define DVDAC_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define DVDAC_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define DVDAC_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define DVDAC_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define DVDAC_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define DVDAC_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define DVDAC_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define DVDAC_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define DVDAC_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define DVDAC_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define DVDAC_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define DVDAC_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define DVDAC_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define DVDAC_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define DVDAC_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define DVDAC_1_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* Pin_Led */
#define Pin_Led__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_Led__0__MASK 0x02u
#define Pin_Led__0__PC CYREG_PRT2_PC1
#define Pin_Led__0__PORT 2u
#define Pin_Led__0__SHIFT 1u
#define Pin_Led__AG CYREG_PRT2_AG
#define Pin_Led__AMUX CYREG_PRT2_AMUX
#define Pin_Led__BIE CYREG_PRT2_BIE
#define Pin_Led__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Led__BYP CYREG_PRT2_BYP
#define Pin_Led__CTL CYREG_PRT2_CTL
#define Pin_Led__DM0 CYREG_PRT2_DM0
#define Pin_Led__DM1 CYREG_PRT2_DM1
#define Pin_Led__DM2 CYREG_PRT2_DM2
#define Pin_Led__DR CYREG_PRT2_DR
#define Pin_Led__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Led__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Led__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Led__MASK 0x02u
#define Pin_Led__PORT 2u
#define Pin_Led__PRT CYREG_PRT2_PRT
#define Pin_Led__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Led__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Led__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Led__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Led__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Led__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Led__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Led__PS CYREG_PRT2_PS
#define Pin_Led__SHIFT 1u
#define Pin_Led__SLW CYREG_PRT2_SLW

/* Pin_dac */
#define Pin_dac__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_dac__0__MASK 0x01u
#define Pin_dac__0__PC CYREG_PRT0_PC0
#define Pin_dac__0__PORT 0u
#define Pin_dac__0__SHIFT 0u
#define Pin_dac__AG CYREG_PRT0_AG
#define Pin_dac__AMUX CYREG_PRT0_AMUX
#define Pin_dac__BIE CYREG_PRT0_BIE
#define Pin_dac__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_dac__BYP CYREG_PRT0_BYP
#define Pin_dac__CTL CYREG_PRT0_CTL
#define Pin_dac__DM0 CYREG_PRT0_DM0
#define Pin_dac__DM1 CYREG_PRT0_DM1
#define Pin_dac__DM2 CYREG_PRT0_DM2
#define Pin_dac__DR CYREG_PRT0_DR
#define Pin_dac__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_dac__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_dac__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_dac__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_dac__MASK 0x01u
#define Pin_dac__PORT 0u
#define Pin_dac__PRT CYREG_PRT0_PRT
#define Pin_dac__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_dac__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_dac__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_dac__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_dac__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_dac__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_dac__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_dac__PS CYREG_PRT0_PS
#define Pin_dac__SHIFT 0u
#define Pin_dac__SLW CYREG_PRT0_SLW

/* SPI_adc */
#define SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPI_adc_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPI_adc_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPI_adc_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPI_adc_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPI_adc_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPI_adc_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPI_adc_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_adc_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPI_adc_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPI_adc_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPI_adc_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPI_adc_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_adc_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_adc_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPI_adc_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_adc_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPI_adc_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPI_adc_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_adc_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_adc_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_adc_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPI_adc_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPI_adc_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPI_adc_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_adc_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPI_adc_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_adc_BSPIM_RxStsReg__4__POS 4
#define SPI_adc_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_adc_BSPIM_RxStsReg__5__POS 5
#define SPI_adc_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_adc_BSPIM_RxStsReg__6__POS 6
#define SPI_adc_BSPIM_RxStsReg__MASK 0x70u
#define SPI_adc_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPI_adc_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_adc_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB05_ST
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SPI_adc_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SPI_adc_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SPI_adc_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define SPI_adc_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define SPI_adc_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SPI_adc_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define SPI_adc_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define SPI_adc_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_adc_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SPI_adc_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define SPI_adc_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define SPI_adc_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_adc_BSPIM_TxStsReg__0__POS 0
#define SPI_adc_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_adc_BSPIM_TxStsReg__1__POS 1
#define SPI_adc_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPI_adc_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPI_adc_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_adc_BSPIM_TxStsReg__2__POS 2
#define SPI_adc_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_adc_BSPIM_TxStsReg__3__POS 3
#define SPI_adc_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_adc_BSPIM_TxStsReg__4__POS 4
#define SPI_adc_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_adc_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPI_adc_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPI_adc_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB04_ST

/* SPI_led */
#define SPI_led_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI_led_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPI_led_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPI_led_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPI_led_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPI_led_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPI_led_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPI_led_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPI_led_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPI_led_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI_led_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define SPI_led_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPI_led_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define SPI_led_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPI_led_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_led_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_led_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define SPI_led_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI_led_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPI_led_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define SPI_led_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_led_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_led_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI_led_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define SPI_led_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define SPI_led_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define SPI_led_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_led_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPI_led_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_led_BSPIM_RxStsReg__4__POS 4
#define SPI_led_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_led_BSPIM_RxStsReg__5__POS 5
#define SPI_led_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_led_BSPIM_RxStsReg__6__POS 6
#define SPI_led_BSPIM_RxStsReg__MASK 0x70u
#define SPI_led_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPI_led_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_led_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SPI_led_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SPI_led_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SPI_led_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB05_A0
#define SPI_led_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB05_A1
#define SPI_led_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SPI_led_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB05_D0
#define SPI_led_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB05_D1
#define SPI_led_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI_led_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SPI_led_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB05_F0
#define SPI_led_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB05_F1
#define SPI_led_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_led_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_led_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_led_BSPIM_TxStsReg__0__POS 0
#define SPI_led_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_led_BSPIM_TxStsReg__1__POS 1
#define SPI_led_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPI_led_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPI_led_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_led_BSPIM_TxStsReg__2__POS 2
#define SPI_led_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_led_BSPIM_TxStsReg__3__POS 3
#define SPI_led_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_led_BSPIM_TxStsReg__4__POS 4
#define SPI_led_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_led_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPI_led_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPI_led_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB06_ST

/* Uart_Rx */
#define Uart_Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Uart_Rx__0__MASK 0x40u
#define Uart_Rx__0__PC CYREG_PRT12_PC6
#define Uart_Rx__0__PORT 12u
#define Uart_Rx__0__SHIFT 6u
#define Uart_Rx__AG CYREG_PRT12_AG
#define Uart_Rx__BIE CYREG_PRT12_BIE
#define Uart_Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Uart_Rx__BYP CYREG_PRT12_BYP
#define Uart_Rx__DM0 CYREG_PRT12_DM0
#define Uart_Rx__DM1 CYREG_PRT12_DM1
#define Uart_Rx__DM2 CYREG_PRT12_DM2
#define Uart_Rx__DR CYREG_PRT12_DR
#define Uart_Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Uart_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Uart_Rx__MASK 0x40u
#define Uart_Rx__PORT 12u
#define Uart_Rx__PRT CYREG_PRT12_PRT
#define Uart_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Uart_Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Uart_Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Uart_Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Uart_Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Uart_Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Uart_Rx__PS CYREG_PRT12_PS
#define Uart_Rx__SHIFT 6u
#define Uart_Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Uart_Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Uart_Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Uart_Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Uart_Rx__SLW CYREG_PRT12_SLW

/* Uart_Tx */
#define Uart_Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Uart_Tx__0__MASK 0x80u
#define Uart_Tx__0__PC CYREG_PRT12_PC7
#define Uart_Tx__0__PORT 12u
#define Uart_Tx__0__SHIFT 7u
#define Uart_Tx__AG CYREG_PRT12_AG
#define Uart_Tx__BIE CYREG_PRT12_BIE
#define Uart_Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Uart_Tx__BYP CYREG_PRT12_BYP
#define Uart_Tx__DM0 CYREG_PRT12_DM0
#define Uart_Tx__DM1 CYREG_PRT12_DM1
#define Uart_Tx__DM2 CYREG_PRT12_DM2
#define Uart_Tx__DR CYREG_PRT12_DR
#define Uart_Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Uart_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Uart_Tx__MASK 0x80u
#define Uart_Tx__PORT 12u
#define Uart_Tx__PRT CYREG_PRT12_PRT
#define Uart_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Uart_Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Uart_Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Uart_Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Uart_Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Uart_Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Uart_Tx__PS CYREG_PRT12_PS
#define Uart_Tx__SHIFT 7u
#define Uart_Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Uart_Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Uart_Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Uart_Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Uart_Tx__SLW CYREG_PRT12_SLW

/* pga_out */
#define pga_out__0__INTTYPE CYREG_PICU1_INTTYPE7
#define pga_out__0__MASK 0x80u
#define pga_out__0__PC CYREG_PRT1_PC7
#define pga_out__0__PORT 1u
#define pga_out__0__SHIFT 7u
#define pga_out__AG CYREG_PRT1_AG
#define pga_out__AMUX CYREG_PRT1_AMUX
#define pga_out__BIE CYREG_PRT1_BIE
#define pga_out__BIT_MASK CYREG_PRT1_BIT_MASK
#define pga_out__BYP CYREG_PRT1_BYP
#define pga_out__CTL CYREG_PRT1_CTL
#define pga_out__DM0 CYREG_PRT1_DM0
#define pga_out__DM1 CYREG_PRT1_DM1
#define pga_out__DM2 CYREG_PRT1_DM2
#define pga_out__DR CYREG_PRT1_DR
#define pga_out__INP_DIS CYREG_PRT1_INP_DIS
#define pga_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pga_out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pga_out__LCD_EN CYREG_PRT1_LCD_EN
#define pga_out__MASK 0x80u
#define pga_out__PORT 1u
#define pga_out__PRT CYREG_PRT1_PRT
#define pga_out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pga_out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pga_out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pga_out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pga_out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pga_out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pga_out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pga_out__PS CYREG_PRT1_PS
#define pga_out__SHIFT 7u
#define pga_out__SLW CYREG_PRT1_SLW

/* pga_ref */
#define pga_ref__0__INTTYPE CYREG_PICU1_INTTYPE5
#define pga_ref__0__MASK 0x20u
#define pga_ref__0__PC CYREG_PRT1_PC5
#define pga_ref__0__PORT 1u
#define pga_ref__0__SHIFT 5u
#define pga_ref__AG CYREG_PRT1_AG
#define pga_ref__AMUX CYREG_PRT1_AMUX
#define pga_ref__BIE CYREG_PRT1_BIE
#define pga_ref__BIT_MASK CYREG_PRT1_BIT_MASK
#define pga_ref__BYP CYREG_PRT1_BYP
#define pga_ref__CTL CYREG_PRT1_CTL
#define pga_ref__DM0 CYREG_PRT1_DM0
#define pga_ref__DM1 CYREG_PRT1_DM1
#define pga_ref__DM2 CYREG_PRT1_DM2
#define pga_ref__DR CYREG_PRT1_DR
#define pga_ref__INP_DIS CYREG_PRT1_INP_DIS
#define pga_ref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pga_ref__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pga_ref__LCD_EN CYREG_PRT1_LCD_EN
#define pga_ref__MASK 0x20u
#define pga_ref__PORT 1u
#define pga_ref__PRT CYREG_PRT1_PRT
#define pga_ref__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pga_ref__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pga_ref__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pga_ref__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pga_ref__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pga_ref__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pga_ref__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pga_ref__PS CYREG_PRT1_PS
#define pga_ref__SHIFT 5u
#define pga_ref__SLW CYREG_PRT1_SLW

/* Pin_Button */
#define Pin_Button__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_Button__0__MASK 0x04u
#define Pin_Button__0__PC CYREG_PRT2_PC2
#define Pin_Button__0__PORT 2u
#define Pin_Button__0__SHIFT 2u
#define Pin_Button__AG CYREG_PRT2_AG
#define Pin_Button__AMUX CYREG_PRT2_AMUX
#define Pin_Button__BIE CYREG_PRT2_BIE
#define Pin_Button__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Button__BYP CYREG_PRT2_BYP
#define Pin_Button__CTL CYREG_PRT2_CTL
#define Pin_Button__DM0 CYREG_PRT2_DM0
#define Pin_Button__DM1 CYREG_PRT2_DM1
#define Pin_Button__DM2 CYREG_PRT2_DM2
#define Pin_Button__DR CYREG_PRT2_DR
#define Pin_Button__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Button__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Button__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Button__MASK 0x04u
#define Pin_Button__PORT 2u
#define Pin_Button__PRT CYREG_PRT2_PRT
#define Pin_Button__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Button__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Button__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Button__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Button__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Button__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Button__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Button__PS CYREG_PRT2_PS
#define Pin_Button__SHIFT 2u
#define Pin_Button__SLW CYREG_PRT2_SLW

/* Pin_buttUp */
#define Pin_buttUp__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_buttUp__0__MASK 0x40u
#define Pin_buttUp__0__PC CYREG_PRT2_PC6
#define Pin_buttUp__0__PORT 2u
#define Pin_buttUp__0__SHIFT 6u
#define Pin_buttUp__AG CYREG_PRT2_AG
#define Pin_buttUp__AMUX CYREG_PRT2_AMUX
#define Pin_buttUp__BIE CYREG_PRT2_BIE
#define Pin_buttUp__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_buttUp__BYP CYREG_PRT2_BYP
#define Pin_buttUp__CTL CYREG_PRT2_CTL
#define Pin_buttUp__DM0 CYREG_PRT2_DM0
#define Pin_buttUp__DM1 CYREG_PRT2_DM1
#define Pin_buttUp__DM2 CYREG_PRT2_DM2
#define Pin_buttUp__DR CYREG_PRT2_DR
#define Pin_buttUp__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_buttUp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_buttUp__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_buttUp__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_buttUp__MASK 0x40u
#define Pin_buttUp__PORT 2u
#define Pin_buttUp__PRT CYREG_PRT2_PRT
#define Pin_buttUp__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_buttUp__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_buttUp__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_buttUp__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_buttUp__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_buttUp__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_buttUp__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_buttUp__PS CYREG_PRT2_PS
#define Pin_buttUp__SHIFT 6u
#define Pin_buttUp__SLW CYREG_PRT2_SLW

/* Pin_debug1 */
#define Pin_debug1__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_debug1__0__MASK 0x80u
#define Pin_debug1__0__PC CYREG_PRT2_PC7
#define Pin_debug1__0__PORT 2u
#define Pin_debug1__0__SHIFT 7u
#define Pin_debug1__AG CYREG_PRT2_AG
#define Pin_debug1__AMUX CYREG_PRT2_AMUX
#define Pin_debug1__BIE CYREG_PRT2_BIE
#define Pin_debug1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_debug1__BYP CYREG_PRT2_BYP
#define Pin_debug1__CTL CYREG_PRT2_CTL
#define Pin_debug1__DM0 CYREG_PRT2_DM0
#define Pin_debug1__DM1 CYREG_PRT2_DM1
#define Pin_debug1__DM2 CYREG_PRT2_DM2
#define Pin_debug1__DR CYREG_PRT2_DR
#define Pin_debug1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_debug1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_debug1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_debug1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_debug1__MASK 0x80u
#define Pin_debug1__PORT 2u
#define Pin_debug1__PRT CYREG_PRT2_PRT
#define Pin_debug1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_debug1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_debug1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_debug1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_debug1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_debug1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_debug1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_debug1__PS CYREG_PRT2_PS
#define Pin_debug1__SHIFT 7u
#define Pin_debug1__SLW CYREG_PRT2_SLW

/* Pin_adc_eoc */
#define Pin_adc_eoc__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_adc_eoc__0__MASK 0x02u
#define Pin_adc_eoc__0__PC CYREG_PRT0_PC1
#define Pin_adc_eoc__0__PORT 0u
#define Pin_adc_eoc__0__SHIFT 1u
#define Pin_adc_eoc__AG CYREG_PRT0_AG
#define Pin_adc_eoc__AMUX CYREG_PRT0_AMUX
#define Pin_adc_eoc__BIE CYREG_PRT0_BIE
#define Pin_adc_eoc__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_adc_eoc__BYP CYREG_PRT0_BYP
#define Pin_adc_eoc__CTL CYREG_PRT0_CTL
#define Pin_adc_eoc__DM0 CYREG_PRT0_DM0
#define Pin_adc_eoc__DM1 CYREG_PRT0_DM1
#define Pin_adc_eoc__DM2 CYREG_PRT0_DM2
#define Pin_adc_eoc__DR CYREG_PRT0_DR
#define Pin_adc_eoc__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_adc_eoc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_adc_eoc__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_adc_eoc__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_adc_eoc__MASK 0x02u
#define Pin_adc_eoc__PORT 0u
#define Pin_adc_eoc__PRT CYREG_PRT0_PRT
#define Pin_adc_eoc__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_adc_eoc__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_adc_eoc__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_adc_eoc__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_adc_eoc__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_adc_eoc__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_adc_eoc__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_adc_eoc__PS CYREG_PRT0_PS
#define Pin_adc_eoc__SHIFT 1u
#define Pin_adc_eoc__SLW CYREG_PRT0_SLW

/* isr_adc_eoc */
#define isr_adc_eoc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_adc_eoc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_adc_eoc__INTC_MASK 0x04u
#define isr_adc_eoc__INTC_NUMBER 2u
#define isr_adc_eoc__INTC_PRIOR_NUM 7u
#define isr_adc_eoc__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_adc_eoc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_adc_eoc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Pin_buttDown */
#define Pin_buttDown__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_buttDown__0__MASK 0x20u
#define Pin_buttDown__0__PC CYREG_PRT2_PC5
#define Pin_buttDown__0__PORT 2u
#define Pin_buttDown__0__SHIFT 5u
#define Pin_buttDown__AG CYREG_PRT2_AG
#define Pin_buttDown__AMUX CYREG_PRT2_AMUX
#define Pin_buttDown__BIE CYREG_PRT2_BIE
#define Pin_buttDown__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_buttDown__BYP CYREG_PRT2_BYP
#define Pin_buttDown__CTL CYREG_PRT2_CTL
#define Pin_buttDown__DM0 CYREG_PRT2_DM0
#define Pin_buttDown__DM1 CYREG_PRT2_DM1
#define Pin_buttDown__DM2 CYREG_PRT2_DM2
#define Pin_buttDown__DR CYREG_PRT2_DR
#define Pin_buttDown__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_buttDown__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_buttDown__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_buttDown__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_buttDown__MASK 0x20u
#define Pin_buttDown__PORT 2u
#define Pin_buttDown__PRT CYREG_PRT2_PRT
#define Pin_buttDown__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_buttDown__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_buttDown__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_buttDown__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_buttDown__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_buttDown__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_buttDown__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_buttDown__PS CYREG_PRT2_PS
#define Pin_buttDown__SHIFT 5u
#define Pin_buttDown__SLW CYREG_PRT2_SLW

/* Clock_debounce */
#define Clock_debounce__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_debounce__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_debounce__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_debounce__CFG2_SRC_SEL_MASK 0x07u
#define Clock_debounce__INDEX 0x04u
#define Clock_debounce__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_debounce__PM_ACT_MSK 0x10u
#define Clock_debounce__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_debounce__PM_STBY_MSK 0x10u

/* isr_Pin_buttUp */
#define isr_Pin_buttUp__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Pin_buttUp__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Pin_buttUp__INTC_MASK 0x02u
#define isr_Pin_buttUp__INTC_NUMBER 1u
#define isr_Pin_buttUp__INTC_PRIOR_NUM 7u
#define isr_Pin_buttUp__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_Pin_buttUp__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Pin_buttUp__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Pin_buttDown */
#define isr_Pin_buttDown__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Pin_buttDown__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Pin_buttDown__INTC_MASK 0x01u
#define isr_Pin_buttDown__INTC_NUMBER 0u
#define isr_Pin_buttDown__INTC_PRIOR_NUM 7u
#define isr_Pin_buttDown__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_Pin_buttDown__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Pin_buttDown__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define autoVrefComparator_0__CLK CYREG_CMP2_CLK
#define autoVrefComparator_0__CMP_MASK 0x04u
#define autoVrefComparator_0__CMP_NUMBER 2u
#define autoVrefComparator_0__CR CYREG_CMP2_CR
#define autoVrefComparator_0__LUT__CR CYREG_LUT2_CR
#define autoVrefComparator_0__LUT__MSK CYREG_LUT_MSK
#define autoVrefComparator_0__LUT__MSK_MASK 0x04u
#define autoVrefComparator_0__LUT__MSK_SHIFT 2u
#define autoVrefComparator_0__LUT__MX CYREG_LUT2_MX
#define autoVrefComparator_0__LUT__SR CYREG_LUT_SR
#define autoVrefComparator_0__LUT__SR_MASK 0x04u
#define autoVrefComparator_0__LUT__SR_SHIFT 2u
#define autoVrefComparator_0__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define autoVrefComparator_0__PM_ACT_MSK 0x04u
#define autoVrefComparator_0__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define autoVrefComparator_0__PM_STBY_MSK 0x04u
#define autoVrefComparator_0__SW0 CYREG_CMP2_SW0
#define autoVrefComparator_0__SW2 CYREG_CMP2_SW2
#define autoVrefComparator_0__SW3 CYREG_CMP2_SW3
#define autoVrefComparator_0__SW4 CYREG_CMP2_SW4
#define autoVrefComparator_0__SW6 CYREG_CMP2_SW6
#define autoVrefComparator_0__TR0 CYREG_CMP2_TR0
#define autoVrefComparator_0__TR1 CYREG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define autoVrefComparator_0__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define autoVrefComparator_0__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define autoVrefComparator_0__WRK CYREG_CMP_WRK
#define autoVrefComparator_0__WRK_MASK 0x04u
#define autoVrefComparator_0__WRK_SHIFT 2u
#define BCLK__BUS_CLK__HZ 78000000U
#define BCLK__BUS_CLK__KHZ 78000U
#define BCLK__BUS_CLK__MHZ 78U
#define CY_PROJECT_NAME "audioSpectrumAnalyzer"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
