#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbbeff075f0 .scope module, "stimulus_pipelined_26b" "stimulus_pipelined_26b" 2 3;
 .timescale -9 -12;
v0x7fbbeff28e30_0 .var "a", 25 0;
v0x7fbbeff28ec0_0 .var "b", 25 0;
v0x7fbbeff28f50_0 .var "clk", 0 0;
v0x7fbbeff28fe0_0 .var/i "err", 31 0;
v0x7fbbeff29070_0 .var/i "i", 31 0;
v0x7fbbeff29140 .array "mat_a_input", 99 0, 25 0;
v0x7fbbeff291d0 .array "mat_b_input", 99 0, 25 0;
v0x7fbbeff29260_0 .var "mat_sum", 26 0;
v0x7fbbeff292f0 .array "mat_sum_output", 99 0, 26 0;
v0x7fbbeff29400_0 .var "rstn", 0 0;
v0x7fbbeff29490_0 .net "sum_pipe", 26 0, v0x7fbbeff25910_0;  1 drivers
S_0x7fbbeff07750 .scope module, "RCA0" "Full_adder_26bits_pipe" 2 20, 3 5 0, S_0x7fbbeff075f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 27 "sum_output"
    .port_info 1 /INPUT 26 "a_input"
    .port_info 2 /INPUT 26 "b_input"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fbbeff27fb0_0 .net "a1_1", 12 0, L_0x7fbbeff29600;  1 drivers
v0x7fbbeff28060_0 .net "a1_2", 12 0, L_0x7fbbeff29520;  1 drivers
v0x7fbbeff28110_0 .net "a2_p", 12 0, v0x7fbbeff26900_0;  1 drivers
v0x7fbbeff28200_0 .net "a_input", 25 0, v0x7fbbeff28e30_0;  1 drivers
v0x7fbbeff28290_0 .net "b1_1", 12 0, L_0x7fbbeff29800;  1 drivers
v0x7fbbeff28360_0 .net "b1_2", 12 0, L_0x7fbbeff29720;  1 drivers
v0x7fbbeff28410_0 .net "b2_p", 12 0, v0x7fbbeff26e80_0;  1 drivers
v0x7fbbeff284e0_0 .net "b_input", 25 0, v0x7fbbeff28ec0_0;  1 drivers
L_0x7fbbe0040008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbbeff28580_0 .net "c_in", 0 0, L_0x7fbbe0040008;  1 drivers
v0x7fbbeff286b0_0 .net "c_in_s1", 0 0, v0x7fbbeff25e80_0;  1 drivers
v0x7fbbeff28740_0 .net "c_in_s2", 0 0, v0x7fbbeff263f0_0;  1 drivers
v0x7fbbeff287d0_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  1 drivers
v0x7fbbeff28960_0 .net "reset", 0 0, v0x7fbbeff29400_0;  1 drivers
v0x7fbbeff28af0_0 .net "sum1", 13 0, L_0x7fbbeff2ef20;  1 drivers
v0x7fbbeff28b80_0 .net "sum2", 13 0, L_0x7fbbeff34c10;  1 drivers
v0x7fbbeff28c10_0 .net "sum_2p", 12 0, v0x7fbbeff273b0_0;  1 drivers
v0x7fbbeff28ca0_0 .net "sum_output", 26 0, v0x7fbbeff25910_0;  alias, 1 drivers
L_0x7fbbeff29520 .part v0x7fbbeff27920_0, 13, 13;
L_0x7fbbeff29600 .part v0x7fbbeff27920_0, 0, 13;
L_0x7fbbeff29720 .part v0x7fbbeff27e00_0, 13, 13;
L_0x7fbbeff29800 .part v0x7fbbeff27e00_0, 0, 13;
L_0x7fbbeff2f4a0 .part L_0x7fbbeff2ef20, 13, 1;
L_0x7fbbeff2f7b0 .part L_0x7fbbeff2ef20, 0, 13;
L_0x7fbbeff35190 .concat [ 13 14 0 0], v0x7fbbeff273b0_0, L_0x7fbbeff34c10;
S_0x7fbbeff07940 .scope module, "Stage1_adder" "Full_adder_13bits" 3 26, 4 4 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 14 "sum"
    .port_info 1 /INPUT 13 "a"
    .port_info 2 /INPUT 13 "b"
    .port_info 3 /INPUT 1 "c_in"
o0x7fbbe0009fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fbbeff1e270_0 name=_s131
v0x7fbbeff1e310_0 .net "a", 12 0, L_0x7fbbeff29600;  alias, 1 drivers
v0x7fbbeff1e3b0_0 .net "b", 12 0, L_0x7fbbeff29800;  alias, 1 drivers
v0x7fbbeff1e450_0 .net "c", 12 0, L_0x7fbbeff354a0;  1 drivers
v0x7fbbeff1e500_0 .net "c_in", 0 0, v0x7fbbeff25e80_0;  alias, 1 drivers
v0x7fbbeff1e5d0_0 .net "sum", 13 0, L_0x7fbbeff2ef20;  alias, 1 drivers
L_0x7fbbeff29dc0 .part L_0x7fbbeff29600, 0, 1;
L_0x7fbbeff29e60 .part L_0x7fbbeff29800, 0, 1;
L_0x7fbbeff2a3c0 .part L_0x7fbbeff29600, 1, 1;
L_0x7fbbeff2a4e0 .part L_0x7fbbeff29800, 1, 1;
L_0x7fbbeff2a600 .part L_0x7fbbeff354a0, 0, 1;
L_0x7fbbeff2ab20 .part L_0x7fbbeff29600, 2, 1;
L_0x7fbbeff2abc0 .part L_0x7fbbeff29800, 2, 1;
L_0x7fbbeff2ac60 .part L_0x7fbbeff354a0, 1, 1;
L_0x7fbbeff2b1c0 .part L_0x7fbbeff29600, 3, 1;
L_0x7fbbeff2b2b0 .part L_0x7fbbeff29800, 3, 1;
L_0x7fbbeff2b350 .part L_0x7fbbeff354a0, 2, 1;
L_0x7fbbeff2b870 .part L_0x7fbbeff29600, 4, 1;
L_0x7fbbeff2b910 .part L_0x7fbbeff29800, 4, 1;
L_0x7fbbeff2ba20 .part L_0x7fbbeff354a0, 3, 1;
L_0x7fbbeff2bf40 .part L_0x7fbbeff29600, 5, 1;
L_0x7fbbeff2c0e0 .part L_0x7fbbeff29800, 5, 1;
L_0x7fbbeff2c280 .part L_0x7fbbeff354a0, 4, 1;
L_0x7fbbeff2c6d0 .part L_0x7fbbeff29600, 6, 1;
L_0x7fbbeff2c770 .part L_0x7fbbeff29800, 6, 1;
L_0x7fbbeff2c8b0 .part L_0x7fbbeff354a0, 5, 1;
L_0x7fbbeff2cd60 .part L_0x7fbbeff29600, 7, 1;
L_0x7fbbeff2c810 .part L_0x7fbbeff29800, 7, 1;
L_0x7fbbeff2ceb0 .part L_0x7fbbeff354a0, 6, 1;
L_0x7fbbeff2d400 .part L_0x7fbbeff29600, 8, 1;
L_0x7fbbeff2d4a0 .part L_0x7fbbeff29800, 8, 1;
L_0x7fbbeff2d610 .part L_0x7fbbeff354a0, 7, 1;
L_0x7fbbeff2db30 .part L_0x7fbbeff29600, 9, 1;
L_0x7fbbeff2dcb0 .part L_0x7fbbeff29800, 9, 1;
L_0x7fbbeff2dd50 .part L_0x7fbbeff354a0, 8, 1;
L_0x7fbbeff2e1e0 .part L_0x7fbbeff29600, 10, 1;
L_0x7fbbeff2e280 .part L_0x7fbbeff29800, 10, 1;
L_0x7fbbeff2e420 .part L_0x7fbbeff354a0, 9, 1;
L_0x7fbbeff2e870 .part L_0x7fbbeff29600, 11, 1;
L_0x7fbbeff2e320 .part L_0x7fbbeff29800, 11, 1;
L_0x7fbbeff2ea20 .part L_0x7fbbeff354a0, 10, 1;
LS_0x7fbbeff2ef20_0_0 .concat8 [ 1 1 1 1], L_0x7fbbeff29ac0, L_0x7fbbeff2a0c0, L_0x7fbbeff2a840, L_0x7fbbeff2aee0;
LS_0x7fbbeff2ef20_0_4 .concat8 [ 1 1 1 1], L_0x7fbbeff2b5b0, L_0x7fbbeff2bc60, L_0x7fbbeff2c3f0, L_0x7fbbeff2ca80;
LS_0x7fbbeff2ef20_0_8 .concat8 [ 1 1 1 1], L_0x7fbbeff2d120, L_0x7fbbeff2d850, L_0x7fbbeff2df20, L_0x7fbbeff2e5b0;
LS_0x7fbbeff2ef20_0_12 .concat8 [ 1 1 0 0], L_0x7fbbeff2ec60, L_0x7fbbeff2ede0;
L_0x7fbbeff2ef20 .concat8 [ 4 4 4 2], LS_0x7fbbeff2ef20_0_0, LS_0x7fbbeff2ef20_0_4, LS_0x7fbbeff2ef20_0_8, LS_0x7fbbeff2ef20_0_12;
L_0x7fbbeff2f400 .part L_0x7fbbeff29600, 12, 1;
L_0x7fbbeff2eac0 .part L_0x7fbbeff29800, 12, 1;
L_0x7fbbeff2f5d0 .part L_0x7fbbeff354a0, 11, 1;
LS_0x7fbbeff354a0_0_0 .concat [ 1 1 1 1], L_0x7fbbeff29c60, L_0x7fbbeff2a280, L_0x7fbbeff2a9e0, L_0x7fbbeff2b080;
LS_0x7fbbeff354a0_0_4 .concat [ 1 1 1 1], L_0x7fbbeff2b730, L_0x7fbbeff2be00, L_0x7fbbeff2c590, L_0x7fbbeff2cc20;
LS_0x7fbbeff354a0_0_8 .concat [ 1 1 1 1], L_0x7fbbeff2d2c0, L_0x7fbbeff2d9f0, L_0x7fbbeff2e0a0, L_0x7fbbeff2e730;
LS_0x7fbbeff354a0_0_12 .concat [ 1 0 0 0], o0x7fbbe0009fb8;
L_0x7fbbeff354a0 .concat [ 4 4 4 1], LS_0x7fbbeff354a0_0_0, LS_0x7fbbeff354a0_0_4, LS_0x7fbbeff354a0_0_8, LS_0x7fbbeff354a0_0_12;
S_0x7fbbeff07aa0 .scope module, "fa0" "Full_adder_1bit" 4 12, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff29920 .functor XOR 1, L_0x7fbbeff29dc0, L_0x7fbbeff29e60, C4<0>, C4<0>;
L_0x7fbbeff29990 .functor AND 1, L_0x7fbbeff29dc0, L_0x7fbbeff29e60, C4<1>, C4<1>;
L_0x7fbbeff29ac0 .functor XOR 1, L_0x7fbbeff29920, v0x7fbbeff25e80_0, C4<0>, C4<0>;
L_0x7fbbeff29bf0 .functor AND 1, L_0x7fbbeff29920, v0x7fbbeff25e80_0, C4<1>, C4<1>;
L_0x7fbbeff29c60 .functor XOR 1, L_0x7fbbeff29bf0, L_0x7fbbeff29990, C4<0>, C4<0>;
v0x7fbbeff07d00_0 .net "a", 0 0, L_0x7fbbeff29dc0;  1 drivers
v0x7fbbeff17d90_0 .net "b", 0 0, L_0x7fbbeff29e60;  1 drivers
v0x7fbbeff17e30_0 .net "c1", 0 0, L_0x7fbbeff29990;  1 drivers
v0x7fbbeff17ee0_0 .net "c_in", 0 0, v0x7fbbeff25e80_0;  alias, 1 drivers
v0x7fbbeff17f80_0 .net "c_out", 0 0, L_0x7fbbeff29c60;  1 drivers
v0x7fbbeff18060_0 .net "s1", 0 0, L_0x7fbbeff29920;  1 drivers
v0x7fbbeff18100_0 .net "s2", 0 0, L_0x7fbbeff29bf0;  1 drivers
v0x7fbbeff181a0_0 .net "sum", 0 0, L_0x7fbbeff29ac0;  1 drivers
S_0x7fbbeff182c0 .scope module, "fa1" "Full_adder_1bit" 4 13, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff29f00 .functor XOR 1, L_0x7fbbeff2a3c0, L_0x7fbbeff2a4e0, C4<0>, C4<0>;
L_0x7fbbeff29f90 .functor AND 1, L_0x7fbbeff2a3c0, L_0x7fbbeff2a4e0, C4<1>, C4<1>;
L_0x7fbbeff2a0c0 .functor XOR 1, L_0x7fbbeff29f00, L_0x7fbbeff2a600, C4<0>, C4<0>;
L_0x7fbbeff2a190 .functor AND 1, L_0x7fbbeff29f00, L_0x7fbbeff2a600, C4<1>, C4<1>;
L_0x7fbbeff2a280 .functor XOR 1, L_0x7fbbeff2a190, L_0x7fbbeff29f90, C4<0>, C4<0>;
v0x7fbbeff184f0_0 .net "a", 0 0, L_0x7fbbeff2a3c0;  1 drivers
v0x7fbbeff18580_0 .net "b", 0 0, L_0x7fbbeff2a4e0;  1 drivers
v0x7fbbeff18620_0 .net "c1", 0 0, L_0x7fbbeff29f90;  1 drivers
v0x7fbbeff186d0_0 .net "c_in", 0 0, L_0x7fbbeff2a600;  1 drivers
v0x7fbbeff18770_0 .net "c_out", 0 0, L_0x7fbbeff2a280;  1 drivers
v0x7fbbeff18850_0 .net "s1", 0 0, L_0x7fbbeff29f00;  1 drivers
v0x7fbbeff188f0_0 .net "s2", 0 0, L_0x7fbbeff2a190;  1 drivers
v0x7fbbeff18990_0 .net "sum", 0 0, L_0x7fbbeff2a0c0;  1 drivers
S_0x7fbbeff18ab0 .scope module, "fa10" "Full_adder_1bit" 4 24, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2d540 .functor XOR 1, L_0x7fbbeff2e1e0, L_0x7fbbeff2e280, C4<0>, C4<0>;
L_0x7fbbeff2dbd0 .functor AND 1, L_0x7fbbeff2e1e0, L_0x7fbbeff2e280, C4<1>, C4<1>;
L_0x7fbbeff2df20 .functor XOR 1, L_0x7fbbeff2d540, L_0x7fbbeff2e420, C4<0>, C4<0>;
L_0x7fbbeff2dfd0 .functor AND 1, L_0x7fbbeff2d540, L_0x7fbbeff2e420, C4<1>, C4<1>;
L_0x7fbbeff2e0a0 .functor XOR 1, L_0x7fbbeff2dfd0, L_0x7fbbeff2dbd0, C4<0>, C4<0>;
v0x7fbbeff18ce0_0 .net "a", 0 0, L_0x7fbbeff2e1e0;  1 drivers
v0x7fbbeff18d80_0 .net "b", 0 0, L_0x7fbbeff2e280;  1 drivers
v0x7fbbeff18e20_0 .net "c1", 0 0, L_0x7fbbeff2dbd0;  1 drivers
v0x7fbbeff18ed0_0 .net "c_in", 0 0, L_0x7fbbeff2e420;  1 drivers
v0x7fbbeff18f70_0 .net "c_out", 0 0, L_0x7fbbeff2e0a0;  1 drivers
v0x7fbbeff19050_0 .net "s1", 0 0, L_0x7fbbeff2d540;  1 drivers
v0x7fbbeff190f0_0 .net "s2", 0 0, L_0x7fbbeff2dfd0;  1 drivers
v0x7fbbeff19190_0 .net "sum", 0 0, L_0x7fbbeff2df20;  1 drivers
S_0x7fbbeff192b0 .scope module, "fa11" "Full_adder_1bit" 4 25, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2e4c0 .functor XOR 1, L_0x7fbbeff2e870, L_0x7fbbeff2e320, C4<0>, C4<0>;
L_0x7fbbeff2de10 .functor AND 1, L_0x7fbbeff2e870, L_0x7fbbeff2e320, C4<1>, C4<1>;
L_0x7fbbeff2e5b0 .functor XOR 1, L_0x7fbbeff2e4c0, L_0x7fbbeff2ea20, C4<0>, C4<0>;
L_0x7fbbeff2e660 .functor AND 1, L_0x7fbbeff2e4c0, L_0x7fbbeff2ea20, C4<1>, C4<1>;
L_0x7fbbeff2e730 .functor XOR 1, L_0x7fbbeff2e660, L_0x7fbbeff2de10, C4<0>, C4<0>;
v0x7fbbeff194e0_0 .net "a", 0 0, L_0x7fbbeff2e870;  1 drivers
v0x7fbbeff19570_0 .net "b", 0 0, L_0x7fbbeff2e320;  1 drivers
v0x7fbbeff19610_0 .net "c1", 0 0, L_0x7fbbeff2de10;  1 drivers
v0x7fbbeff196c0_0 .net "c_in", 0 0, L_0x7fbbeff2ea20;  1 drivers
v0x7fbbeff19760_0 .net "c_out", 0 0, L_0x7fbbeff2e730;  1 drivers
v0x7fbbeff19840_0 .net "s1", 0 0, L_0x7fbbeff2e4c0;  1 drivers
v0x7fbbeff198e0_0 .net "s2", 0 0, L_0x7fbbeff2e660;  1 drivers
v0x7fbbeff19980_0 .net "sum", 0 0, L_0x7fbbeff2e5b0;  1 drivers
S_0x7fbbeff19aa0 .scope module, "fa12" "Full_adder_1bit" 4 27, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2e910 .functor XOR 1, L_0x7fbbeff2f400, L_0x7fbbeff2eac0, C4<0>, C4<0>;
L_0x7fbbeff2e980 .functor AND 1, L_0x7fbbeff2f400, L_0x7fbbeff2eac0, C4<1>, C4<1>;
L_0x7fbbeff2ec60 .functor XOR 1, L_0x7fbbeff2e910, L_0x7fbbeff2f5d0, C4<0>, C4<0>;
L_0x7fbbeff2ed10 .functor AND 1, L_0x7fbbeff2e910, L_0x7fbbeff2f5d0, C4<1>, C4<1>;
L_0x7fbbeff2ede0 .functor XOR 1, L_0x7fbbeff2ed10, L_0x7fbbeff2e980, C4<0>, C4<0>;
v0x7fbbeff19d10_0 .net "a", 0 0, L_0x7fbbeff2f400;  1 drivers
v0x7fbbeff19da0_0 .net "b", 0 0, L_0x7fbbeff2eac0;  1 drivers
v0x7fbbeff19e40_0 .net "c1", 0 0, L_0x7fbbeff2e980;  1 drivers
v0x7fbbeff19ed0_0 .net "c_in", 0 0, L_0x7fbbeff2f5d0;  1 drivers
v0x7fbbeff19f70_0 .net "c_out", 0 0, L_0x7fbbeff2ede0;  1 drivers
v0x7fbbeff1a050_0 .net "s1", 0 0, L_0x7fbbeff2e910;  1 drivers
v0x7fbbeff1a0f0_0 .net "s2", 0 0, L_0x7fbbeff2ed10;  1 drivers
v0x7fbbeff1a190_0 .net "sum", 0 0, L_0x7fbbeff2ec60;  1 drivers
S_0x7fbbeff1a2b0 .scope module, "fa2" "Full_adder_1bit" 4 14, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2a6a0 .functor XOR 1, L_0x7fbbeff2ab20, L_0x7fbbeff2abc0, C4<0>, C4<0>;
L_0x7fbbeff2a710 .functor AND 1, L_0x7fbbeff2ab20, L_0x7fbbeff2abc0, C4<1>, C4<1>;
L_0x7fbbeff2a840 .functor XOR 1, L_0x7fbbeff2a6a0, L_0x7fbbeff2ac60, C4<0>, C4<0>;
L_0x7fbbeff2a8f0 .functor AND 1, L_0x7fbbeff2a6a0, L_0x7fbbeff2ac60, C4<1>, C4<1>;
L_0x7fbbeff2a9e0 .functor XOR 1, L_0x7fbbeff2a8f0, L_0x7fbbeff2a710, C4<0>, C4<0>;
v0x7fbbeff1a4e0_0 .net "a", 0 0, L_0x7fbbeff2ab20;  1 drivers
v0x7fbbeff1a570_0 .net "b", 0 0, L_0x7fbbeff2abc0;  1 drivers
v0x7fbbeff1a610_0 .net "c1", 0 0, L_0x7fbbeff2a710;  1 drivers
v0x7fbbeff1a6c0_0 .net "c_in", 0 0, L_0x7fbbeff2ac60;  1 drivers
v0x7fbbeff1a760_0 .net "c_out", 0 0, L_0x7fbbeff2a9e0;  1 drivers
v0x7fbbeff1a840_0 .net "s1", 0 0, L_0x7fbbeff2a6a0;  1 drivers
v0x7fbbeff1a8e0_0 .net "s2", 0 0, L_0x7fbbeff2a8f0;  1 drivers
v0x7fbbeff1a980_0 .net "sum", 0 0, L_0x7fbbeff2a840;  1 drivers
S_0x7fbbeff1aaa0 .scope module, "fa3" "Full_adder_1bit" 4 15, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2ad40 .functor XOR 1, L_0x7fbbeff2b1c0, L_0x7fbbeff2b2b0, C4<0>, C4<0>;
L_0x7fbbeff2adb0 .functor AND 1, L_0x7fbbeff2b1c0, L_0x7fbbeff2b2b0, C4<1>, C4<1>;
L_0x7fbbeff2aee0 .functor XOR 1, L_0x7fbbeff2ad40, L_0x7fbbeff2b350, C4<0>, C4<0>;
L_0x7fbbeff2af90 .functor AND 1, L_0x7fbbeff2ad40, L_0x7fbbeff2b350, C4<1>, C4<1>;
L_0x7fbbeff2b080 .functor XOR 1, L_0x7fbbeff2af90, L_0x7fbbeff2adb0, C4<0>, C4<0>;
v0x7fbbeff1acd0_0 .net "a", 0 0, L_0x7fbbeff2b1c0;  1 drivers
v0x7fbbeff1ad60_0 .net "b", 0 0, L_0x7fbbeff2b2b0;  1 drivers
v0x7fbbeff1ae00_0 .net "c1", 0 0, L_0x7fbbeff2adb0;  1 drivers
v0x7fbbeff1aeb0_0 .net "c_in", 0 0, L_0x7fbbeff2b350;  1 drivers
v0x7fbbeff1af50_0 .net "c_out", 0 0, L_0x7fbbeff2b080;  1 drivers
v0x7fbbeff1b030_0 .net "s1", 0 0, L_0x7fbbeff2ad40;  1 drivers
v0x7fbbeff1b0d0_0 .net "s2", 0 0, L_0x7fbbeff2af90;  1 drivers
v0x7fbbeff1b170_0 .net "sum", 0 0, L_0x7fbbeff2aee0;  1 drivers
S_0x7fbbeff1b290 .scope module, "fa4" "Full_adder_1bit" 4 17, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2b450 .functor XOR 1, L_0x7fbbeff2b870, L_0x7fbbeff2b910, C4<0>, C4<0>;
L_0x7fbbeff2b4c0 .functor AND 1, L_0x7fbbeff2b870, L_0x7fbbeff2b910, C4<1>, C4<1>;
L_0x7fbbeff2b5b0 .functor XOR 1, L_0x7fbbeff2b450, L_0x7fbbeff2ba20, C4<0>, C4<0>;
L_0x7fbbeff2b660 .functor AND 1, L_0x7fbbeff2b450, L_0x7fbbeff2ba20, C4<1>, C4<1>;
L_0x7fbbeff2b730 .functor XOR 1, L_0x7fbbeff2b660, L_0x7fbbeff2b4c0, C4<0>, C4<0>;
v0x7fbbeff1b4c0_0 .net "a", 0 0, L_0x7fbbeff2b870;  1 drivers
v0x7fbbeff1b550_0 .net "b", 0 0, L_0x7fbbeff2b910;  1 drivers
v0x7fbbeff1b5f0_0 .net "c1", 0 0, L_0x7fbbeff2b4c0;  1 drivers
v0x7fbbeff1b6a0_0 .net "c_in", 0 0, L_0x7fbbeff2ba20;  1 drivers
v0x7fbbeff1b740_0 .net "c_out", 0 0, L_0x7fbbeff2b730;  1 drivers
v0x7fbbeff1b820_0 .net "s1", 0 0, L_0x7fbbeff2b450;  1 drivers
v0x7fbbeff1b8c0_0 .net "s2", 0 0, L_0x7fbbeff2b660;  1 drivers
v0x7fbbeff1b960_0 .net "sum", 0 0, L_0x7fbbeff2b5b0;  1 drivers
S_0x7fbbeff1ba80 .scope module, "fa5" "Full_adder_1bit" 4 18, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2bb40 .functor XOR 1, L_0x7fbbeff2bf40, L_0x7fbbeff2c0e0, C4<0>, C4<0>;
L_0x7fbbeff2bbb0 .functor AND 1, L_0x7fbbeff2bf40, L_0x7fbbeff2c0e0, C4<1>, C4<1>;
L_0x7fbbeff2bc60 .functor XOR 1, L_0x7fbbeff2bb40, L_0x7fbbeff2c280, C4<0>, C4<0>;
L_0x7fbbeff2bd10 .functor AND 1, L_0x7fbbeff2bb40, L_0x7fbbeff2c280, C4<1>, C4<1>;
L_0x7fbbeff2be00 .functor XOR 1, L_0x7fbbeff2bd10, L_0x7fbbeff2bbb0, C4<0>, C4<0>;
v0x7fbbeff1bd30_0 .net "a", 0 0, L_0x7fbbeff2bf40;  1 drivers
v0x7fbbeff1bdc0_0 .net "b", 0 0, L_0x7fbbeff2c0e0;  1 drivers
v0x7fbbeff1be60_0 .net "c1", 0 0, L_0x7fbbeff2bbb0;  1 drivers
v0x7fbbeff1bef0_0 .net "c_in", 0 0, L_0x7fbbeff2c280;  1 drivers
v0x7fbbeff1bf80_0 .net "c_out", 0 0, L_0x7fbbeff2be00;  1 drivers
v0x7fbbeff1c050_0 .net "s1", 0 0, L_0x7fbbeff2bb40;  1 drivers
v0x7fbbeff1c0f0_0 .net "s2", 0 0, L_0x7fbbeff2bd10;  1 drivers
v0x7fbbeff1c190_0 .net "sum", 0 0, L_0x7fbbeff2bc60;  1 drivers
S_0x7fbbeff1c2b0 .scope module, "fa6" "Full_adder_1bit" 4 19, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2b9b0 .functor XOR 1, L_0x7fbbeff2c6d0, L_0x7fbbeff2c770, C4<0>, C4<0>;
L_0x7fbbeff2a460 .functor AND 1, L_0x7fbbeff2c6d0, L_0x7fbbeff2c770, C4<1>, C4<1>;
L_0x7fbbeff2c3f0 .functor XOR 1, L_0x7fbbeff2b9b0, L_0x7fbbeff2c8b0, C4<0>, C4<0>;
L_0x7fbbeff2c4a0 .functor AND 1, L_0x7fbbeff2b9b0, L_0x7fbbeff2c8b0, C4<1>, C4<1>;
L_0x7fbbeff2c590 .functor XOR 1, L_0x7fbbeff2c4a0, L_0x7fbbeff2a460, C4<0>, C4<0>;
v0x7fbbeff1c4e0_0 .net "a", 0 0, L_0x7fbbeff2c6d0;  1 drivers
v0x7fbbeff1c570_0 .net "b", 0 0, L_0x7fbbeff2c770;  1 drivers
v0x7fbbeff1c610_0 .net "c1", 0 0, L_0x7fbbeff2a460;  1 drivers
v0x7fbbeff1c6c0_0 .net "c_in", 0 0, L_0x7fbbeff2c8b0;  1 drivers
v0x7fbbeff1c760_0 .net "c_out", 0 0, L_0x7fbbeff2c590;  1 drivers
v0x7fbbeff1c840_0 .net "s1", 0 0, L_0x7fbbeff2b9b0;  1 drivers
v0x7fbbeff1c8e0_0 .net "s2", 0 0, L_0x7fbbeff2c4a0;  1 drivers
v0x7fbbeff1c980_0 .net "sum", 0 0, L_0x7fbbeff2c3f0;  1 drivers
S_0x7fbbeff1caa0 .scope module, "fa7" "Full_adder_1bit" 4 20, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2c950 .functor XOR 1, L_0x7fbbeff2cd60, L_0x7fbbeff2c810, C4<0>, C4<0>;
L_0x7fbbeff2c340 .functor AND 1, L_0x7fbbeff2cd60, L_0x7fbbeff2c810, C4<1>, C4<1>;
L_0x7fbbeff2ca80 .functor XOR 1, L_0x7fbbeff2c950, L_0x7fbbeff2ceb0, C4<0>, C4<0>;
L_0x7fbbeff2cb30 .functor AND 1, L_0x7fbbeff2c950, L_0x7fbbeff2ceb0, C4<1>, C4<1>;
L_0x7fbbeff2cc20 .functor XOR 1, L_0x7fbbeff2cb30, L_0x7fbbeff2c340, C4<0>, C4<0>;
v0x7fbbeff1ccd0_0 .net "a", 0 0, L_0x7fbbeff2cd60;  1 drivers
v0x7fbbeff1cd60_0 .net "b", 0 0, L_0x7fbbeff2c810;  1 drivers
v0x7fbbeff1ce00_0 .net "c1", 0 0, L_0x7fbbeff2c340;  1 drivers
v0x7fbbeff1ceb0_0 .net "c_in", 0 0, L_0x7fbbeff2ceb0;  1 drivers
v0x7fbbeff1cf50_0 .net "c_out", 0 0, L_0x7fbbeff2cc20;  1 drivers
v0x7fbbeff1d030_0 .net "s1", 0 0, L_0x7fbbeff2c950;  1 drivers
v0x7fbbeff1d0d0_0 .net "s2", 0 0, L_0x7fbbeff2cb30;  1 drivers
v0x7fbbeff1d170_0 .net "sum", 0 0, L_0x7fbbeff2ca80;  1 drivers
S_0x7fbbeff1d290 .scope module, "fa8" "Full_adder_1bit" 4 22, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2d010 .functor XOR 1, L_0x7fbbeff2d400, L_0x7fbbeff2d4a0, C4<0>, C4<0>;
L_0x7fbbeff2ce20 .functor AND 1, L_0x7fbbeff2d400, L_0x7fbbeff2d4a0, C4<1>, C4<1>;
L_0x7fbbeff2d120 .functor XOR 1, L_0x7fbbeff2d010, L_0x7fbbeff2d610, C4<0>, C4<0>;
L_0x7fbbeff2d1d0 .functor AND 1, L_0x7fbbeff2d010, L_0x7fbbeff2d610, C4<1>, C4<1>;
L_0x7fbbeff2d2c0 .functor XOR 1, L_0x7fbbeff2d1d0, L_0x7fbbeff2ce20, C4<0>, C4<0>;
v0x7fbbeff1d4c0_0 .net "a", 0 0, L_0x7fbbeff2d400;  1 drivers
v0x7fbbeff1d550_0 .net "b", 0 0, L_0x7fbbeff2d4a0;  1 drivers
v0x7fbbeff1d5f0_0 .net "c1", 0 0, L_0x7fbbeff2ce20;  1 drivers
v0x7fbbeff1d6a0_0 .net "c_in", 0 0, L_0x7fbbeff2d610;  1 drivers
v0x7fbbeff1d740_0 .net "c_out", 0 0, L_0x7fbbeff2d2c0;  1 drivers
v0x7fbbeff1d820_0 .net "s1", 0 0, L_0x7fbbeff2d010;  1 drivers
v0x7fbbeff1d8c0_0 .net "s2", 0 0, L_0x7fbbeff2d1d0;  1 drivers
v0x7fbbeff1d960_0 .net "sum", 0 0, L_0x7fbbeff2d120;  1 drivers
S_0x7fbbeff1da80 .scope module, "fa9" "Full_adder_1bit" 4 23, 5 4 0, S_0x7fbbeff07940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2cf50 .functor XOR 1, L_0x7fbbeff2db30, L_0x7fbbeff2dcb0, C4<0>, C4<0>;
L_0x7fbbeff2bac0 .functor AND 1, L_0x7fbbeff2db30, L_0x7fbbeff2dcb0, C4<1>, C4<1>;
L_0x7fbbeff2d850 .functor XOR 1, L_0x7fbbeff2cf50, L_0x7fbbeff2dd50, C4<0>, C4<0>;
L_0x7fbbeff2d900 .functor AND 1, L_0x7fbbeff2cf50, L_0x7fbbeff2dd50, C4<1>, C4<1>;
L_0x7fbbeff2d9f0 .functor XOR 1, L_0x7fbbeff2d900, L_0x7fbbeff2bac0, C4<0>, C4<0>;
v0x7fbbeff1dcb0_0 .net "a", 0 0, L_0x7fbbeff2db30;  1 drivers
v0x7fbbeff1dd40_0 .net "b", 0 0, L_0x7fbbeff2dcb0;  1 drivers
v0x7fbbeff1dde0_0 .net "c1", 0 0, L_0x7fbbeff2bac0;  1 drivers
v0x7fbbeff1de90_0 .net "c_in", 0 0, L_0x7fbbeff2dd50;  1 drivers
v0x7fbbeff1df30_0 .net "c_out", 0 0, L_0x7fbbeff2d9f0;  1 drivers
v0x7fbbeff1e010_0 .net "s1", 0 0, L_0x7fbbeff2cf50;  1 drivers
v0x7fbbeff1e0b0_0 .net "s2", 0 0, L_0x7fbbeff2d900;  1 drivers
v0x7fbbeff1e150_0 .net "sum", 0 0, L_0x7fbbeff2d850;  1 drivers
S_0x7fbbeff1e6d0 .scope module, "Stage2_adder" "Full_adder_13bits" 3 34, 4 4 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 14 "sum"
    .port_info 1 /INPUT 13 "a"
    .port_info 2 /INPUT 13 "b"
    .port_info 3 /INPUT 1 "c_in"
o0x7fbbe000c118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fbbeff250e0_0 name=_s131
v0x7fbbeff25180_0 .net "a", 12 0, v0x7fbbeff26900_0;  alias, 1 drivers
v0x7fbbeff25220_0 .net "b", 12 0, v0x7fbbeff26e80_0;  alias, 1 drivers
v0x7fbbeff252c0_0 .net "c", 12 0, L_0x7fbbeff35870;  1 drivers
v0x7fbbeff25370_0 .net "c_in", 0 0, v0x7fbbeff263f0_0;  alias, 1 drivers
v0x7fbbeff25440_0 .net "sum", 13 0, L_0x7fbbeff34c10;  alias, 1 drivers
L_0x7fbbeff2fbb0 .part v0x7fbbeff26900_0, 0, 1;
L_0x7fbbeff2fc50 .part v0x7fbbeff26e80_0, 0, 1;
L_0x7fbbeff300d0 .part v0x7fbbeff26900_0, 1, 1;
L_0x7fbbeff301f0 .part v0x7fbbeff26e80_0, 1, 1;
L_0x7fbbeff30310 .part L_0x7fbbeff35870, 0, 1;
L_0x7fbbeff30810 .part v0x7fbbeff26900_0, 2, 1;
L_0x7fbbeff308b0 .part v0x7fbbeff26e80_0, 2, 1;
L_0x7fbbeff30950 .part L_0x7fbbeff35870, 1, 1;
L_0x7fbbeff30eb0 .part v0x7fbbeff26900_0, 3, 1;
L_0x7fbbeff30fa0 .part v0x7fbbeff26e80_0, 3, 1;
L_0x7fbbeff31040 .part L_0x7fbbeff35870, 2, 1;
L_0x7fbbeff31560 .part v0x7fbbeff26900_0, 4, 1;
L_0x7fbbeff31600 .part v0x7fbbeff26e80_0, 4, 1;
L_0x7fbbeff31710 .part L_0x7fbbeff35870, 3, 1;
L_0x7fbbeff31c30 .part v0x7fbbeff26900_0, 5, 1;
L_0x7fbbeff31dd0 .part v0x7fbbeff26e80_0, 5, 1;
L_0x7fbbeff31f70 .part L_0x7fbbeff35870, 4, 1;
L_0x7fbbeff323c0 .part v0x7fbbeff26900_0, 6, 1;
L_0x7fbbeff32460 .part v0x7fbbeff26e80_0, 6, 1;
L_0x7fbbeff325a0 .part L_0x7fbbeff35870, 5, 1;
L_0x7fbbeff32a50 .part v0x7fbbeff26900_0, 7, 1;
L_0x7fbbeff32500 .part v0x7fbbeff26e80_0, 7, 1;
L_0x7fbbeff32ba0 .part L_0x7fbbeff35870, 6, 1;
L_0x7fbbeff330f0 .part v0x7fbbeff26900_0, 8, 1;
L_0x7fbbeff33190 .part v0x7fbbeff26e80_0, 8, 1;
L_0x7fbbeff33300 .part L_0x7fbbeff35870, 7, 1;
L_0x7fbbeff33820 .part v0x7fbbeff26900_0, 9, 1;
L_0x7fbbeff339a0 .part v0x7fbbeff26e80_0, 9, 1;
L_0x7fbbeff33a40 .part L_0x7fbbeff35870, 8, 1;
L_0x7fbbeff33ed0 .part v0x7fbbeff26900_0, 10, 1;
L_0x7fbbeff33f70 .part v0x7fbbeff26e80_0, 10, 1;
L_0x7fbbeff34110 .part L_0x7fbbeff35870, 9, 1;
L_0x7fbbeff34560 .part v0x7fbbeff26900_0, 11, 1;
L_0x7fbbeff34010 .part v0x7fbbeff26e80_0, 11, 1;
L_0x7fbbeff34710 .part L_0x7fbbeff35870, 10, 1;
LS_0x7fbbeff34c10_0_0 .concat8 [ 1 1 1 1], L_0x7fbbeff2f930, L_0x7fbbeff2fe50, L_0x7fbbeff30530, L_0x7fbbeff30bd0;
LS_0x7fbbeff34c10_0_4 .concat8 [ 1 1 1 1], L_0x7fbbeff312a0, L_0x7fbbeff31950, L_0x7fbbeff320e0, L_0x7fbbeff32770;
LS_0x7fbbeff34c10_0_8 .concat8 [ 1 1 1 1], L_0x7fbbeff32e10, L_0x7fbbeff33540, L_0x7fbbeff33c10, L_0x7fbbeff342a0;
LS_0x7fbbeff34c10_0_12 .concat8 [ 1 1 0 0], L_0x7fbbeff34950, L_0x7fbbeff34ad0;
L_0x7fbbeff34c10 .concat8 [ 4 4 4 2], LS_0x7fbbeff34c10_0_0, LS_0x7fbbeff34c10_0_4, LS_0x7fbbeff34c10_0_8, LS_0x7fbbeff34c10_0_12;
L_0x7fbbeff350f0 .part v0x7fbbeff26900_0, 12, 1;
L_0x7fbbeff347b0 .part v0x7fbbeff26e80_0, 12, 1;
L_0x7fbbeff352c0 .part L_0x7fbbeff35870, 11, 1;
LS_0x7fbbeff35870_0_0 .concat [ 1 1 1 1], L_0x7fbbeff2fad0, L_0x7fbbeff2ffb0, L_0x7fbbeff306d0, L_0x7fbbeff30d70;
LS_0x7fbbeff35870_0_4 .concat [ 1 1 1 1], L_0x7fbbeff31420, L_0x7fbbeff31af0, L_0x7fbbeff32280, L_0x7fbbeff32910;
LS_0x7fbbeff35870_0_8 .concat [ 1 1 1 1], L_0x7fbbeff32fb0, L_0x7fbbeff336e0, L_0x7fbbeff33d90, L_0x7fbbeff34420;
LS_0x7fbbeff35870_0_12 .concat [ 1 0 0 0], o0x7fbbe000c118;
L_0x7fbbeff35870 .concat [ 4 4 4 1], LS_0x7fbbeff35870_0_0, LS_0x7fbbeff35870_0_4, LS_0x7fbbeff35870_0_8, LS_0x7fbbeff35870_0_12;
S_0x7fbbeff1e8f0 .scope module, "fa0" "Full_adder_1bit" 4 12, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2f850 .functor XOR 1, L_0x7fbbeff2fbb0, L_0x7fbbeff2fc50, C4<0>, C4<0>;
L_0x7fbbeff2f8c0 .functor AND 1, L_0x7fbbeff2fbb0, L_0x7fbbeff2fc50, C4<1>, C4<1>;
L_0x7fbbeff2f930 .functor XOR 1, L_0x7fbbeff2f850, v0x7fbbeff263f0_0, C4<0>, C4<0>;
L_0x7fbbeff2fa60 .functor AND 1, L_0x7fbbeff2f850, v0x7fbbeff263f0_0, C4<1>, C4<1>;
L_0x7fbbeff2fad0 .functor XOR 1, L_0x7fbbeff2fa60, L_0x7fbbeff2f8c0, C4<0>, C4<0>;
v0x7fbbeff1eb50_0 .net "a", 0 0, L_0x7fbbeff2fbb0;  1 drivers
v0x7fbbeff1ec00_0 .net "b", 0 0, L_0x7fbbeff2fc50;  1 drivers
v0x7fbbeff1eca0_0 .net "c1", 0 0, L_0x7fbbeff2f8c0;  1 drivers
v0x7fbbeff1ed50_0 .net "c_in", 0 0, v0x7fbbeff263f0_0;  alias, 1 drivers
v0x7fbbeff1edf0_0 .net "c_out", 0 0, L_0x7fbbeff2fad0;  1 drivers
v0x7fbbeff1eed0_0 .net "s1", 0 0, L_0x7fbbeff2f850;  1 drivers
v0x7fbbeff1ef70_0 .net "s2", 0 0, L_0x7fbbeff2fa60;  1 drivers
v0x7fbbeff1f010_0 .net "sum", 0 0, L_0x7fbbeff2f930;  1 drivers
S_0x7fbbeff1f130 .scope module, "fa1" "Full_adder_1bit" 4 13, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff2fcf0 .functor XOR 1, L_0x7fbbeff300d0, L_0x7fbbeff301f0, C4<0>, C4<0>;
L_0x7fbbeff2fd60 .functor AND 1, L_0x7fbbeff300d0, L_0x7fbbeff301f0, C4<1>, C4<1>;
L_0x7fbbeff2fe50 .functor XOR 1, L_0x7fbbeff2fcf0, L_0x7fbbeff30310, C4<0>, C4<0>;
L_0x7fbbeff2ff00 .functor AND 1, L_0x7fbbeff2fcf0, L_0x7fbbeff30310, C4<1>, C4<1>;
L_0x7fbbeff2ffb0 .functor XOR 1, L_0x7fbbeff2ff00, L_0x7fbbeff2fd60, C4<0>, C4<0>;
v0x7fbbeff1f360_0 .net "a", 0 0, L_0x7fbbeff300d0;  1 drivers
v0x7fbbeff1f3f0_0 .net "b", 0 0, L_0x7fbbeff301f0;  1 drivers
v0x7fbbeff1f490_0 .net "c1", 0 0, L_0x7fbbeff2fd60;  1 drivers
v0x7fbbeff1f540_0 .net "c_in", 0 0, L_0x7fbbeff30310;  1 drivers
v0x7fbbeff1f5e0_0 .net "c_out", 0 0, L_0x7fbbeff2ffb0;  1 drivers
v0x7fbbeff1f6c0_0 .net "s1", 0 0, L_0x7fbbeff2fcf0;  1 drivers
v0x7fbbeff1f760_0 .net "s2", 0 0, L_0x7fbbeff2ff00;  1 drivers
v0x7fbbeff1f800_0 .net "sum", 0 0, L_0x7fbbeff2fe50;  1 drivers
S_0x7fbbeff1f920 .scope module, "fa10" "Full_adder_1bit" 4 24, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff33230 .functor XOR 1, L_0x7fbbeff33ed0, L_0x7fbbeff33f70, C4<0>, C4<0>;
L_0x7fbbeff338c0 .functor AND 1, L_0x7fbbeff33ed0, L_0x7fbbeff33f70, C4<1>, C4<1>;
L_0x7fbbeff33c10 .functor XOR 1, L_0x7fbbeff33230, L_0x7fbbeff34110, C4<0>, C4<0>;
L_0x7fbbeff33cc0 .functor AND 1, L_0x7fbbeff33230, L_0x7fbbeff34110, C4<1>, C4<1>;
L_0x7fbbeff33d90 .functor XOR 1, L_0x7fbbeff33cc0, L_0x7fbbeff338c0, C4<0>, C4<0>;
v0x7fbbeff1fb50_0 .net "a", 0 0, L_0x7fbbeff33ed0;  1 drivers
v0x7fbbeff1fbf0_0 .net "b", 0 0, L_0x7fbbeff33f70;  1 drivers
v0x7fbbeff1fc90_0 .net "c1", 0 0, L_0x7fbbeff338c0;  1 drivers
v0x7fbbeff1fd40_0 .net "c_in", 0 0, L_0x7fbbeff34110;  1 drivers
v0x7fbbeff1fde0_0 .net "c_out", 0 0, L_0x7fbbeff33d90;  1 drivers
v0x7fbbeff1fec0_0 .net "s1", 0 0, L_0x7fbbeff33230;  1 drivers
v0x7fbbeff1ff60_0 .net "s2", 0 0, L_0x7fbbeff33cc0;  1 drivers
v0x7fbbeff20000_0 .net "sum", 0 0, L_0x7fbbeff33c10;  1 drivers
S_0x7fbbeff20120 .scope module, "fa11" "Full_adder_1bit" 4 25, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff341b0 .functor XOR 1, L_0x7fbbeff34560, L_0x7fbbeff34010, C4<0>, C4<0>;
L_0x7fbbeff33b00 .functor AND 1, L_0x7fbbeff34560, L_0x7fbbeff34010, C4<1>, C4<1>;
L_0x7fbbeff342a0 .functor XOR 1, L_0x7fbbeff341b0, L_0x7fbbeff34710, C4<0>, C4<0>;
L_0x7fbbeff34350 .functor AND 1, L_0x7fbbeff341b0, L_0x7fbbeff34710, C4<1>, C4<1>;
L_0x7fbbeff34420 .functor XOR 1, L_0x7fbbeff34350, L_0x7fbbeff33b00, C4<0>, C4<0>;
v0x7fbbeff20350_0 .net "a", 0 0, L_0x7fbbeff34560;  1 drivers
v0x7fbbeff203e0_0 .net "b", 0 0, L_0x7fbbeff34010;  1 drivers
v0x7fbbeff20480_0 .net "c1", 0 0, L_0x7fbbeff33b00;  1 drivers
v0x7fbbeff20530_0 .net "c_in", 0 0, L_0x7fbbeff34710;  1 drivers
v0x7fbbeff205d0_0 .net "c_out", 0 0, L_0x7fbbeff34420;  1 drivers
v0x7fbbeff206b0_0 .net "s1", 0 0, L_0x7fbbeff341b0;  1 drivers
v0x7fbbeff20750_0 .net "s2", 0 0, L_0x7fbbeff34350;  1 drivers
v0x7fbbeff207f0_0 .net "sum", 0 0, L_0x7fbbeff342a0;  1 drivers
S_0x7fbbeff20910 .scope module, "fa12" "Full_adder_1bit" 4 27, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff34600 .functor XOR 1, L_0x7fbbeff350f0, L_0x7fbbeff347b0, C4<0>, C4<0>;
L_0x7fbbeff34670 .functor AND 1, L_0x7fbbeff350f0, L_0x7fbbeff347b0, C4<1>, C4<1>;
L_0x7fbbeff34950 .functor XOR 1, L_0x7fbbeff34600, L_0x7fbbeff352c0, C4<0>, C4<0>;
L_0x7fbbeff34a00 .functor AND 1, L_0x7fbbeff34600, L_0x7fbbeff352c0, C4<1>, C4<1>;
L_0x7fbbeff34ad0 .functor XOR 1, L_0x7fbbeff34a00, L_0x7fbbeff34670, C4<0>, C4<0>;
v0x7fbbeff20b80_0 .net "a", 0 0, L_0x7fbbeff350f0;  1 drivers
v0x7fbbeff20c10_0 .net "b", 0 0, L_0x7fbbeff347b0;  1 drivers
v0x7fbbeff20cb0_0 .net "c1", 0 0, L_0x7fbbeff34670;  1 drivers
v0x7fbbeff20d40_0 .net "c_in", 0 0, L_0x7fbbeff352c0;  1 drivers
v0x7fbbeff20de0_0 .net "c_out", 0 0, L_0x7fbbeff34ad0;  1 drivers
v0x7fbbeff20ec0_0 .net "s1", 0 0, L_0x7fbbeff34600;  1 drivers
v0x7fbbeff20f60_0 .net "s2", 0 0, L_0x7fbbeff34a00;  1 drivers
v0x7fbbeff21000_0 .net "sum", 0 0, L_0x7fbbeff34950;  1 drivers
S_0x7fbbeff21120 .scope module, "fa2" "Full_adder_1bit" 4 14, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff303b0 .functor XOR 1, L_0x7fbbeff30810, L_0x7fbbeff308b0, C4<0>, C4<0>;
L_0x7fbbeff30420 .functor AND 1, L_0x7fbbeff30810, L_0x7fbbeff308b0, C4<1>, C4<1>;
L_0x7fbbeff30530 .functor XOR 1, L_0x7fbbeff303b0, L_0x7fbbeff30950, C4<0>, C4<0>;
L_0x7fbbeff305e0 .functor AND 1, L_0x7fbbeff303b0, L_0x7fbbeff30950, C4<1>, C4<1>;
L_0x7fbbeff306d0 .functor XOR 1, L_0x7fbbeff305e0, L_0x7fbbeff30420, C4<0>, C4<0>;
v0x7fbbeff21350_0 .net "a", 0 0, L_0x7fbbeff30810;  1 drivers
v0x7fbbeff213e0_0 .net "b", 0 0, L_0x7fbbeff308b0;  1 drivers
v0x7fbbeff21480_0 .net "c1", 0 0, L_0x7fbbeff30420;  1 drivers
v0x7fbbeff21530_0 .net "c_in", 0 0, L_0x7fbbeff30950;  1 drivers
v0x7fbbeff215d0_0 .net "c_out", 0 0, L_0x7fbbeff306d0;  1 drivers
v0x7fbbeff216b0_0 .net "s1", 0 0, L_0x7fbbeff303b0;  1 drivers
v0x7fbbeff21750_0 .net "s2", 0 0, L_0x7fbbeff305e0;  1 drivers
v0x7fbbeff217f0_0 .net "sum", 0 0, L_0x7fbbeff30530;  1 drivers
S_0x7fbbeff21910 .scope module, "fa3" "Full_adder_1bit" 4 15, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff30a30 .functor XOR 1, L_0x7fbbeff30eb0, L_0x7fbbeff30fa0, C4<0>, C4<0>;
L_0x7fbbeff30aa0 .functor AND 1, L_0x7fbbeff30eb0, L_0x7fbbeff30fa0, C4<1>, C4<1>;
L_0x7fbbeff30bd0 .functor XOR 1, L_0x7fbbeff30a30, L_0x7fbbeff31040, C4<0>, C4<0>;
L_0x7fbbeff30c80 .functor AND 1, L_0x7fbbeff30a30, L_0x7fbbeff31040, C4<1>, C4<1>;
L_0x7fbbeff30d70 .functor XOR 1, L_0x7fbbeff30c80, L_0x7fbbeff30aa0, C4<0>, C4<0>;
v0x7fbbeff21b40_0 .net "a", 0 0, L_0x7fbbeff30eb0;  1 drivers
v0x7fbbeff21bd0_0 .net "b", 0 0, L_0x7fbbeff30fa0;  1 drivers
v0x7fbbeff21c70_0 .net "c1", 0 0, L_0x7fbbeff30aa0;  1 drivers
v0x7fbbeff21d20_0 .net "c_in", 0 0, L_0x7fbbeff31040;  1 drivers
v0x7fbbeff21dc0_0 .net "c_out", 0 0, L_0x7fbbeff30d70;  1 drivers
v0x7fbbeff21ea0_0 .net "s1", 0 0, L_0x7fbbeff30a30;  1 drivers
v0x7fbbeff21f40_0 .net "s2", 0 0, L_0x7fbbeff30c80;  1 drivers
v0x7fbbeff21fe0_0 .net "sum", 0 0, L_0x7fbbeff30bd0;  1 drivers
S_0x7fbbeff22100 .scope module, "fa4" "Full_adder_1bit" 4 17, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff31140 .functor XOR 1, L_0x7fbbeff31560, L_0x7fbbeff31600, C4<0>, C4<0>;
L_0x7fbbeff311b0 .functor AND 1, L_0x7fbbeff31560, L_0x7fbbeff31600, C4<1>, C4<1>;
L_0x7fbbeff312a0 .functor XOR 1, L_0x7fbbeff31140, L_0x7fbbeff31710, C4<0>, C4<0>;
L_0x7fbbeff31350 .functor AND 1, L_0x7fbbeff31140, L_0x7fbbeff31710, C4<1>, C4<1>;
L_0x7fbbeff31420 .functor XOR 1, L_0x7fbbeff31350, L_0x7fbbeff311b0, C4<0>, C4<0>;
v0x7fbbeff22330_0 .net "a", 0 0, L_0x7fbbeff31560;  1 drivers
v0x7fbbeff223c0_0 .net "b", 0 0, L_0x7fbbeff31600;  1 drivers
v0x7fbbeff22460_0 .net "c1", 0 0, L_0x7fbbeff311b0;  1 drivers
v0x7fbbeff22510_0 .net "c_in", 0 0, L_0x7fbbeff31710;  1 drivers
v0x7fbbeff225b0_0 .net "c_out", 0 0, L_0x7fbbeff31420;  1 drivers
v0x7fbbeff22690_0 .net "s1", 0 0, L_0x7fbbeff31140;  1 drivers
v0x7fbbeff22730_0 .net "s2", 0 0, L_0x7fbbeff31350;  1 drivers
v0x7fbbeff227d0_0 .net "sum", 0 0, L_0x7fbbeff312a0;  1 drivers
S_0x7fbbeff228f0 .scope module, "fa5" "Full_adder_1bit" 4 18, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff31830 .functor XOR 1, L_0x7fbbeff31c30, L_0x7fbbeff31dd0, C4<0>, C4<0>;
L_0x7fbbeff318a0 .functor AND 1, L_0x7fbbeff31c30, L_0x7fbbeff31dd0, C4<1>, C4<1>;
L_0x7fbbeff31950 .functor XOR 1, L_0x7fbbeff31830, L_0x7fbbeff31f70, C4<0>, C4<0>;
L_0x7fbbeff31a00 .functor AND 1, L_0x7fbbeff31830, L_0x7fbbeff31f70, C4<1>, C4<1>;
L_0x7fbbeff31af0 .functor XOR 1, L_0x7fbbeff31a00, L_0x7fbbeff318a0, C4<0>, C4<0>;
v0x7fbbeff22ba0_0 .net "a", 0 0, L_0x7fbbeff31c30;  1 drivers
v0x7fbbeff22c30_0 .net "b", 0 0, L_0x7fbbeff31dd0;  1 drivers
v0x7fbbeff22cd0_0 .net "c1", 0 0, L_0x7fbbeff318a0;  1 drivers
v0x7fbbeff22d60_0 .net "c_in", 0 0, L_0x7fbbeff31f70;  1 drivers
v0x7fbbeff22df0_0 .net "c_out", 0 0, L_0x7fbbeff31af0;  1 drivers
v0x7fbbeff22ec0_0 .net "s1", 0 0, L_0x7fbbeff31830;  1 drivers
v0x7fbbeff22f60_0 .net "s2", 0 0, L_0x7fbbeff31a00;  1 drivers
v0x7fbbeff23000_0 .net "sum", 0 0, L_0x7fbbeff31950;  1 drivers
S_0x7fbbeff23120 .scope module, "fa6" "Full_adder_1bit" 4 19, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff316a0 .functor XOR 1, L_0x7fbbeff323c0, L_0x7fbbeff32460, C4<0>, C4<0>;
L_0x7fbbeff30170 .functor AND 1, L_0x7fbbeff323c0, L_0x7fbbeff32460, C4<1>, C4<1>;
L_0x7fbbeff320e0 .functor XOR 1, L_0x7fbbeff316a0, L_0x7fbbeff325a0, C4<0>, C4<0>;
L_0x7fbbeff32190 .functor AND 1, L_0x7fbbeff316a0, L_0x7fbbeff325a0, C4<1>, C4<1>;
L_0x7fbbeff32280 .functor XOR 1, L_0x7fbbeff32190, L_0x7fbbeff30170, C4<0>, C4<0>;
v0x7fbbeff23350_0 .net "a", 0 0, L_0x7fbbeff323c0;  1 drivers
v0x7fbbeff233e0_0 .net "b", 0 0, L_0x7fbbeff32460;  1 drivers
v0x7fbbeff23480_0 .net "c1", 0 0, L_0x7fbbeff30170;  1 drivers
v0x7fbbeff23530_0 .net "c_in", 0 0, L_0x7fbbeff325a0;  1 drivers
v0x7fbbeff235d0_0 .net "c_out", 0 0, L_0x7fbbeff32280;  1 drivers
v0x7fbbeff236b0_0 .net "s1", 0 0, L_0x7fbbeff316a0;  1 drivers
v0x7fbbeff23750_0 .net "s2", 0 0, L_0x7fbbeff32190;  1 drivers
v0x7fbbeff237f0_0 .net "sum", 0 0, L_0x7fbbeff320e0;  1 drivers
S_0x7fbbeff23910 .scope module, "fa7" "Full_adder_1bit" 4 20, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff32640 .functor XOR 1, L_0x7fbbeff32a50, L_0x7fbbeff32500, C4<0>, C4<0>;
L_0x7fbbeff32030 .functor AND 1, L_0x7fbbeff32a50, L_0x7fbbeff32500, C4<1>, C4<1>;
L_0x7fbbeff32770 .functor XOR 1, L_0x7fbbeff32640, L_0x7fbbeff32ba0, C4<0>, C4<0>;
L_0x7fbbeff32820 .functor AND 1, L_0x7fbbeff32640, L_0x7fbbeff32ba0, C4<1>, C4<1>;
L_0x7fbbeff32910 .functor XOR 1, L_0x7fbbeff32820, L_0x7fbbeff32030, C4<0>, C4<0>;
v0x7fbbeff23b40_0 .net "a", 0 0, L_0x7fbbeff32a50;  1 drivers
v0x7fbbeff23bd0_0 .net "b", 0 0, L_0x7fbbeff32500;  1 drivers
v0x7fbbeff23c70_0 .net "c1", 0 0, L_0x7fbbeff32030;  1 drivers
v0x7fbbeff23d20_0 .net "c_in", 0 0, L_0x7fbbeff32ba0;  1 drivers
v0x7fbbeff23dc0_0 .net "c_out", 0 0, L_0x7fbbeff32910;  1 drivers
v0x7fbbeff23ea0_0 .net "s1", 0 0, L_0x7fbbeff32640;  1 drivers
v0x7fbbeff23f40_0 .net "s2", 0 0, L_0x7fbbeff32820;  1 drivers
v0x7fbbeff23fe0_0 .net "sum", 0 0, L_0x7fbbeff32770;  1 drivers
S_0x7fbbeff24100 .scope module, "fa8" "Full_adder_1bit" 4 22, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff32d00 .functor XOR 1, L_0x7fbbeff330f0, L_0x7fbbeff33190, C4<0>, C4<0>;
L_0x7fbbeff32b10 .functor AND 1, L_0x7fbbeff330f0, L_0x7fbbeff33190, C4<1>, C4<1>;
L_0x7fbbeff32e10 .functor XOR 1, L_0x7fbbeff32d00, L_0x7fbbeff33300, C4<0>, C4<0>;
L_0x7fbbeff32ec0 .functor AND 1, L_0x7fbbeff32d00, L_0x7fbbeff33300, C4<1>, C4<1>;
L_0x7fbbeff32fb0 .functor XOR 1, L_0x7fbbeff32ec0, L_0x7fbbeff32b10, C4<0>, C4<0>;
v0x7fbbeff24330_0 .net "a", 0 0, L_0x7fbbeff330f0;  1 drivers
v0x7fbbeff243c0_0 .net "b", 0 0, L_0x7fbbeff33190;  1 drivers
v0x7fbbeff24460_0 .net "c1", 0 0, L_0x7fbbeff32b10;  1 drivers
v0x7fbbeff24510_0 .net "c_in", 0 0, L_0x7fbbeff33300;  1 drivers
v0x7fbbeff245b0_0 .net "c_out", 0 0, L_0x7fbbeff32fb0;  1 drivers
v0x7fbbeff24690_0 .net "s1", 0 0, L_0x7fbbeff32d00;  1 drivers
v0x7fbbeff24730_0 .net "s2", 0 0, L_0x7fbbeff32ec0;  1 drivers
v0x7fbbeff247d0_0 .net "sum", 0 0, L_0x7fbbeff32e10;  1 drivers
S_0x7fbbeff248f0 .scope module, "fa9" "Full_adder_1bit" 4 23, 5 4 0, S_0x7fbbeff1e6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbbeff32c40 .functor XOR 1, L_0x7fbbeff33820, L_0x7fbbeff339a0, C4<0>, C4<0>;
L_0x7fbbeff317b0 .functor AND 1, L_0x7fbbeff33820, L_0x7fbbeff339a0, C4<1>, C4<1>;
L_0x7fbbeff33540 .functor XOR 1, L_0x7fbbeff32c40, L_0x7fbbeff33a40, C4<0>, C4<0>;
L_0x7fbbeff335f0 .functor AND 1, L_0x7fbbeff32c40, L_0x7fbbeff33a40, C4<1>, C4<1>;
L_0x7fbbeff336e0 .functor XOR 1, L_0x7fbbeff335f0, L_0x7fbbeff317b0, C4<0>, C4<0>;
v0x7fbbeff24b20_0 .net "a", 0 0, L_0x7fbbeff33820;  1 drivers
v0x7fbbeff24bb0_0 .net "b", 0 0, L_0x7fbbeff339a0;  1 drivers
v0x7fbbeff24c50_0 .net "c1", 0 0, L_0x7fbbeff317b0;  1 drivers
v0x7fbbeff24d00_0 .net "c_in", 0 0, L_0x7fbbeff33a40;  1 drivers
v0x7fbbeff24da0_0 .net "c_out", 0 0, L_0x7fbbeff336e0;  1 drivers
v0x7fbbeff24e80_0 .net "s1", 0 0, L_0x7fbbeff32c40;  1 drivers
v0x7fbbeff24f20_0 .net "s2", 0 0, L_0x7fbbeff335f0;  1 drivers
v0x7fbbeff24fc0_0 .net "sum", 0 0, L_0x7fbbeff33540;  1 drivers
S_0x7fbbeff25540 .scope module, "Sum_Out" "D_FF_27bit" 3 36, 3 88 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 27 "q"
    .port_info 1 /INPUT 27 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff257b0_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff25860_0 .net "d", 26 0, L_0x7fbbeff35190;  1 drivers
v0x7fbbeff25910_0 .var "q", 26 0;
v0x7fbbeff259d0_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
E_0x7fbbeff25770 .event negedge, v0x7fbbeff257b0_0;
S_0x7fbbeff25ad0 .scope module, "dff01_Cin" "D_FF_1bit" 3 24, 3 41 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff25d30_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff25df0_0 .net "d", 0 0, L_0x7fbbe0040008;  alias, 1 drivers
v0x7fbbeff25e80_0 .var "q", 0 0;
v0x7fbbeff25f70_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
E_0x7fbbeff25ce0 .event posedge, v0x7fbbeff257b0_0;
S_0x7fbbeff26040 .scope module, "dff01_pCout" "D_FF_1bit" 3 28, 3 41 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff26290_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff26360_0 .net "d", 0 0, L_0x7fbbeff2f4a0;  1 drivers
v0x7fbbeff263f0_0 .var "q", 0 0;
v0x7fbbeff264c0_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
S_0x7fbbeff265a0 .scope module, "dff13_pA" "D_FF_13bit" 3 31, 3 57 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 13 "q"
    .port_info 1 /INPUT 13 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff267b0_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff26850_0 .net "d", 12 0, L_0x7fbbeff29520;  alias, 1 drivers
v0x7fbbeff26900_0 .var "q", 12 0;
v0x7fbbeff269d0_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
S_0x7fbbeff26ab0 .scope module, "dff13_pB" "D_FF_13bit" 3 32, 3 57 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 13 "q"
    .port_info 1 /INPUT 13 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff26cc0_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff26de0_0 .net "d", 12 0, L_0x7fbbeff29720;  alias, 1 drivers
v0x7fbbeff26e80_0 .var "q", 12 0;
v0x7fbbeff26f30_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
S_0x7fbbeff27080 .scope module, "dff13_pSum" "D_FF_13bit" 3 29, 3 57 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 13 "q"
    .port_info 1 /INPUT 13 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff27290_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff27320_0 .net "d", 12 0, L_0x7fbbeff2f7b0;  1 drivers
v0x7fbbeff273b0_0 .var "q", 12 0;
v0x7fbbeff27460_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
S_0x7fbbeff27550 .scope module, "dff26_A" "D_FF_26bit" 3 22, 3 73 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 26 "q"
    .port_info 1 /INPUT 26 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff277e0_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff27880_0 .net "d", 25 0, v0x7fbbeff28e30_0;  alias, 1 drivers
v0x7fbbeff27920_0 .var "q", 25 0;
v0x7fbbeff279b0_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
S_0x7fbbeff27aa0 .scope module, "dff26_B" "D_FF_26bit" 3 23, 3 73 0, S_0x7fbbeff07750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 26 "q"
    .port_info 1 /INPUT 26 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbbeff27cb0_0 .net "clk", 0 0, v0x7fbbeff28f50_0;  alias, 1 drivers
v0x7fbbeff27d50_0 .net "d", 25 0, v0x7fbbeff28ec0_0;  alias, 1 drivers
v0x7fbbeff27e00_0 .var "q", 25 0;
v0x7fbbeff27ec0_0 .net "reset", 0 0, v0x7fbbeff29400_0;  alias, 1 drivers
    .scope S_0x7fbbeff27550;
T_0 ;
    %wait E_0x7fbbeff25770;
    %load/vec4 v0x7fbbeff279b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x7fbbeff27920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbbeff27880_0;
    %assign/vec4 v0x7fbbeff27920_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbbeff27aa0;
T_1 ;
    %wait E_0x7fbbeff25770;
    %load/vec4 v0x7fbbeff27ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x7fbbeff27e00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbbeff27d50_0;
    %assign/vec4 v0x7fbbeff27e00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbbeff25ad0;
T_2 ;
    %wait E_0x7fbbeff25ce0;
    %load/vec4 v0x7fbbeff25f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbeff25e80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fbbeff25df0_0;
    %assign/vec4 v0x7fbbeff25e80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbbeff26040;
T_3 ;
    %wait E_0x7fbbeff25ce0;
    %load/vec4 v0x7fbbeff264c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbeff263f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbbeff26360_0;
    %assign/vec4 v0x7fbbeff263f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbbeff27080;
T_4 ;
    %wait E_0x7fbbeff25ce0;
    %load/vec4 v0x7fbbeff27460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fbbeff273b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fbbeff27320_0;
    %assign/vec4 v0x7fbbeff273b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbbeff265a0;
T_5 ;
    %wait E_0x7fbbeff25ce0;
    %load/vec4 v0x7fbbeff269d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fbbeff26900_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbbeff26850_0;
    %assign/vec4 v0x7fbbeff26900_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbbeff26ab0;
T_6 ;
    %wait E_0x7fbbeff25ce0;
    %load/vec4 v0x7fbbeff26f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fbbeff26e80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fbbeff26de0_0;
    %assign/vec4 v0x7fbbeff26e80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fbbeff25540;
T_7 ;
    %wait E_0x7fbbeff25770;
    %load/vec4 v0x7fbbeff259d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x7fbbeff25910_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fbbeff25860_0;
    %assign/vec4 v0x7fbbeff25910_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbbeff075f0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x7fbbeff28f50_0;
    %inv;
    %assign/vec4 v0x7fbbeff28f50_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbbeff075f0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbeff28f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbeff29400_0, 0;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbeff29400_0, 0;
    %delay 1050000, 0;
    %vpi_call 2 27 "$stop" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fbbeff075f0;
T_10 ;
    %vpi_call 2 31 "$dumpfile", "stimulus_pipelined_26b.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbbeff075f0 {0 0 0};
    %vpi_call 2 33 "$readmemh", "Practice_04_ref/a_input_26b.txt", v0x7fbbeff29140 {0 0 0};
    %vpi_call 2 34 "$readmemh", "Practice_04_ref/b_input_26b.txt", v0x7fbbeff291d0 {0 0 0};
    %vpi_call 2 35 "$readmemh", "Practice_04_ref/sum_output_27b.txt", v0x7fbbeff292f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbeff28fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbeff29070_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbeff29070_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7fbbeff29070_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v0x7fbbeff29070_0;
    %load/vec4a v0x7fbbeff29140, 4;
    %store/vec4 v0x7fbbeff28e30_0, 0, 26;
    %ix/getv/s 4, v0x7fbbeff29070_0;
    %load/vec4a v0x7fbbeff291d0, 4;
    %store/vec4 v0x7fbbeff28ec0_0, 0, 26;
    %load/vec4 v0x7fbbeff29070_0;
    %pad/s 33;
    %subi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbbeff292f0, 4;
    %store/vec4 v0x7fbbeff29260_0, 0, 27;
    %delay 5000, 0;
    %load/vec4 v0x7fbbeff29490_0;
    %load/vec4 v0x7fbbeff29260_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fbbeff28fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbeff28fe0_0, 0, 32;
T_10.2 ;
    %delay 5000, 0;
    %load/vec4 v0x7fbbeff29070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbeff29070_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "stimulus_pipelined_26b.v";
    "./Full_adder_26bits_pipe.v";
    "./Full_adder_13bits.v";
    "./Full_adder_1bit.v";
