0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.sim/sim_1/behav/xsim/glbl.v,1701565932,verilog,,,,glbl,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sim_1/new/testbench.sv,1701737283,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/L1cache.sv,1701737555,systemVerilog,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sim_1/new/testbench.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/alu.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/branch_addr_gen.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/branch_cond_gen.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/ctrl_unit.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/dmem.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/forward_unit.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/imem.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/imm_gen.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/mcu.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/pc.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/regfile.sv;C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/stall_unit.sv,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/alu.sv,,$unit_L1cache_sv;L1cache,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/alu.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/branch_addr_gen.sv,,alu,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/branch_addr_gen.sv,1701732430,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/branch_cond_gen.sv,,branch_addr_gen,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/branch_cond_gen.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/ctrl_unit.sv,,branch_cond_gen,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/ctrl_unit.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/dmem.sv,,ctrl_unit,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/dmem.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/forward_unit.sv,,dmem,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/forward_unit.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/imem.sv,,forward_unit,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/imem.sv,1701737856,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/imm_gen.sv,,imem,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/imm_gen.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/mcu.sv,,imm_gen,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/mcu.sv,1701741461,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/pc.sv,,mcu,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/pc.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/regfile.sv,,pc,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/regfile.sv,1701565932,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/stall_unit.sv,,regfile,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sources_1/new/stall_unit.sv,1701570512,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-cached-pipelined-mcu/risc-v-cached-pipelined-mcu.srcs/sim_1/new/testbench.sv,,stall_unit,,uvm,,,,,,
