
STM32L053R8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005db0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005e70  08005e70  00015e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f3c  08005f3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005f3c  08005f3c  00015f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f44  08005f44  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f44  08005f44  00015f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f48  08005f48  00015f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005f4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000010  08005f5c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08005f5c  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011432  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002632  00000000  00000000  0003146a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e88  00000000  00000000  00033aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d48  00000000  00000000  00034928  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014d19  00000000  00000000  00035670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e367  00000000  00000000  0004a389  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007d65d  00000000  00000000  000586f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d5d4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000340c  00000000  00000000  000d5dc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005e58 	.word	0x08005e58

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08005e58 	.word	0x08005e58

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c08      	adds	r0, r1, #0
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fb4f 	bl	80008cc <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fad1 	bl	80007e0 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fb41 	bl	80008cc <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb37 	bl	80008cc <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fadf 	bl	8000830 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fad5 	bl	8000830 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_uldivmod>:
 8000294:	2b00      	cmp	r3, #0
 8000296:	d111      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 8000298:	2a00      	cmp	r2, #0
 800029a:	d10f      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 800029c:	2900      	cmp	r1, #0
 800029e:	d100      	bne.n	80002a2 <__aeabi_uldivmod+0xe>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d002      	beq.n	80002aa <__aeabi_uldivmod+0x16>
 80002a4:	2100      	movs	r1, #0
 80002a6:	43c9      	mvns	r1, r1
 80002a8:	1c08      	adds	r0, r1, #0
 80002aa:	b407      	push	{r0, r1, r2}
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <__aeabi_uldivmod+0x24>)
 80002ae:	a102      	add	r1, pc, #8	; (adr r1, 80002b8 <__aeabi_uldivmod+0x24>)
 80002b0:	1840      	adds	r0, r0, r1
 80002b2:	9002      	str	r0, [sp, #8]
 80002b4:	bd03      	pop	{r0, r1, pc}
 80002b6:	46c0      	nop			; (mov r8, r8)
 80002b8:	ffffff65 	.word	0xffffff65
 80002bc:	b403      	push	{r0, r1}
 80002be:	4668      	mov	r0, sp
 80002c0:	b501      	push	{r0, lr}
 80002c2:	9802      	ldr	r0, [sp, #8]
 80002c4:	f000 f830 	bl	8000328 <__udivmoddi4>
 80002c8:	9b01      	ldr	r3, [sp, #4]
 80002ca:	469e      	mov	lr, r3
 80002cc:	b002      	add	sp, #8
 80002ce:	bc0c      	pop	{r2, r3}
 80002d0:	4770      	bx	lr
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_lmul>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	46ce      	mov	lr, r9
 80002d8:	4647      	mov	r7, r8
 80002da:	0415      	lsls	r5, r2, #16
 80002dc:	0c2d      	lsrs	r5, r5, #16
 80002de:	002e      	movs	r6, r5
 80002e0:	b580      	push	{r7, lr}
 80002e2:	0407      	lsls	r7, r0, #16
 80002e4:	0c14      	lsrs	r4, r2, #16
 80002e6:	0c3f      	lsrs	r7, r7, #16
 80002e8:	4699      	mov	r9, r3
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	437e      	muls	r6, r7
 80002ee:	435d      	muls	r5, r3
 80002f0:	4367      	muls	r7, r4
 80002f2:	4363      	muls	r3, r4
 80002f4:	197f      	adds	r7, r7, r5
 80002f6:	0c34      	lsrs	r4, r6, #16
 80002f8:	19e4      	adds	r4, r4, r7
 80002fa:	469c      	mov	ip, r3
 80002fc:	42a5      	cmp	r5, r4
 80002fe:	d903      	bls.n	8000308 <__aeabi_lmul+0x34>
 8000300:	2380      	movs	r3, #128	; 0x80
 8000302:	025b      	lsls	r3, r3, #9
 8000304:	4698      	mov	r8, r3
 8000306:	44c4      	add	ip, r8
 8000308:	464b      	mov	r3, r9
 800030a:	4343      	muls	r3, r0
 800030c:	4351      	muls	r1, r2
 800030e:	0c25      	lsrs	r5, r4, #16
 8000310:	0436      	lsls	r6, r6, #16
 8000312:	4465      	add	r5, ip
 8000314:	0c36      	lsrs	r6, r6, #16
 8000316:	0424      	lsls	r4, r4, #16
 8000318:	19a4      	adds	r4, r4, r6
 800031a:	195b      	adds	r3, r3, r5
 800031c:	1859      	adds	r1, r3, r1
 800031e:	0020      	movs	r0, r4
 8000320:	bc0c      	pop	{r2, r3}
 8000322:	4690      	mov	r8, r2
 8000324:	4699      	mov	r9, r3
 8000326:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000328 <__udivmoddi4>:
 8000328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800032a:	464f      	mov	r7, r9
 800032c:	4646      	mov	r6, r8
 800032e:	46d6      	mov	lr, sl
 8000330:	b5c0      	push	{r6, r7, lr}
 8000332:	0004      	movs	r4, r0
 8000334:	b082      	sub	sp, #8
 8000336:	000d      	movs	r5, r1
 8000338:	4691      	mov	r9, r2
 800033a:	4698      	mov	r8, r3
 800033c:	428b      	cmp	r3, r1
 800033e:	d82f      	bhi.n	80003a0 <__udivmoddi4+0x78>
 8000340:	d02c      	beq.n	800039c <__udivmoddi4+0x74>
 8000342:	4641      	mov	r1, r8
 8000344:	4648      	mov	r0, r9
 8000346:	f000 feaf 	bl	80010a8 <__clzdi2>
 800034a:	0029      	movs	r1, r5
 800034c:	0006      	movs	r6, r0
 800034e:	0020      	movs	r0, r4
 8000350:	f000 feaa 	bl	80010a8 <__clzdi2>
 8000354:	1a33      	subs	r3, r6, r0
 8000356:	469c      	mov	ip, r3
 8000358:	3b20      	subs	r3, #32
 800035a:	469a      	mov	sl, r3
 800035c:	d500      	bpl.n	8000360 <__udivmoddi4+0x38>
 800035e:	e076      	b.n	800044e <__udivmoddi4+0x126>
 8000360:	464b      	mov	r3, r9
 8000362:	4652      	mov	r2, sl
 8000364:	4093      	lsls	r3, r2
 8000366:	001f      	movs	r7, r3
 8000368:	464b      	mov	r3, r9
 800036a:	4662      	mov	r2, ip
 800036c:	4093      	lsls	r3, r2
 800036e:	001e      	movs	r6, r3
 8000370:	42af      	cmp	r7, r5
 8000372:	d828      	bhi.n	80003c6 <__udivmoddi4+0x9e>
 8000374:	d025      	beq.n	80003c2 <__udivmoddi4+0x9a>
 8000376:	4653      	mov	r3, sl
 8000378:	1ba4      	subs	r4, r4, r6
 800037a:	41bd      	sbcs	r5, r7
 800037c:	2b00      	cmp	r3, #0
 800037e:	da00      	bge.n	8000382 <__udivmoddi4+0x5a>
 8000380:	e07b      	b.n	800047a <__udivmoddi4+0x152>
 8000382:	2200      	movs	r2, #0
 8000384:	2300      	movs	r3, #0
 8000386:	9200      	str	r2, [sp, #0]
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	2301      	movs	r3, #1
 800038c:	4652      	mov	r2, sl
 800038e:	4093      	lsls	r3, r2
 8000390:	9301      	str	r3, [sp, #4]
 8000392:	2301      	movs	r3, #1
 8000394:	4662      	mov	r2, ip
 8000396:	4093      	lsls	r3, r2
 8000398:	9300      	str	r3, [sp, #0]
 800039a:	e018      	b.n	80003ce <__udivmoddi4+0xa6>
 800039c:	4282      	cmp	r2, r0
 800039e:	d9d0      	bls.n	8000342 <__udivmoddi4+0x1a>
 80003a0:	2200      	movs	r2, #0
 80003a2:	2300      	movs	r3, #0
 80003a4:	9200      	str	r2, [sp, #0]
 80003a6:	9301      	str	r3, [sp, #4]
 80003a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <__udivmoddi4+0x8a>
 80003ae:	601c      	str	r4, [r3, #0]
 80003b0:	605d      	str	r5, [r3, #4]
 80003b2:	9800      	ldr	r0, [sp, #0]
 80003b4:	9901      	ldr	r1, [sp, #4]
 80003b6:	b002      	add	sp, #8
 80003b8:	bc1c      	pop	{r2, r3, r4}
 80003ba:	4690      	mov	r8, r2
 80003bc:	4699      	mov	r9, r3
 80003be:	46a2      	mov	sl, r4
 80003c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d9d7      	bls.n	8000376 <__udivmoddi4+0x4e>
 80003c6:	2200      	movs	r2, #0
 80003c8:	2300      	movs	r3, #0
 80003ca:	9200      	str	r2, [sp, #0]
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	4663      	mov	r3, ip
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0e9      	beq.n	80003a8 <__udivmoddi4+0x80>
 80003d4:	07fb      	lsls	r3, r7, #31
 80003d6:	4698      	mov	r8, r3
 80003d8:	4641      	mov	r1, r8
 80003da:	0872      	lsrs	r2, r6, #1
 80003dc:	430a      	orrs	r2, r1
 80003de:	087b      	lsrs	r3, r7, #1
 80003e0:	4666      	mov	r6, ip
 80003e2:	e00e      	b.n	8000402 <__udivmoddi4+0xda>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d101      	bne.n	80003ec <__udivmoddi4+0xc4>
 80003e8:	42a2      	cmp	r2, r4
 80003ea:	d80c      	bhi.n	8000406 <__udivmoddi4+0xde>
 80003ec:	1aa4      	subs	r4, r4, r2
 80003ee:	419d      	sbcs	r5, r3
 80003f0:	2001      	movs	r0, #1
 80003f2:	1924      	adds	r4, r4, r4
 80003f4:	416d      	adcs	r5, r5
 80003f6:	2100      	movs	r1, #0
 80003f8:	3e01      	subs	r6, #1
 80003fa:	1824      	adds	r4, r4, r0
 80003fc:	414d      	adcs	r5, r1
 80003fe:	2e00      	cmp	r6, #0
 8000400:	d006      	beq.n	8000410 <__udivmoddi4+0xe8>
 8000402:	42ab      	cmp	r3, r5
 8000404:	d9ee      	bls.n	80003e4 <__udivmoddi4+0xbc>
 8000406:	3e01      	subs	r6, #1
 8000408:	1924      	adds	r4, r4, r4
 800040a:	416d      	adcs	r5, r5
 800040c:	2e00      	cmp	r6, #0
 800040e:	d1f8      	bne.n	8000402 <__udivmoddi4+0xda>
 8000410:	9800      	ldr	r0, [sp, #0]
 8000412:	9901      	ldr	r1, [sp, #4]
 8000414:	4653      	mov	r3, sl
 8000416:	1900      	adds	r0, r0, r4
 8000418:	4169      	adcs	r1, r5
 800041a:	2b00      	cmp	r3, #0
 800041c:	db23      	blt.n	8000466 <__udivmoddi4+0x13e>
 800041e:	002b      	movs	r3, r5
 8000420:	4652      	mov	r2, sl
 8000422:	40d3      	lsrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4664      	mov	r4, ip
 8000428:	40e2      	lsrs	r2, r4
 800042a:	001c      	movs	r4, r3
 800042c:	4653      	mov	r3, sl
 800042e:	0015      	movs	r5, r2
 8000430:	2b00      	cmp	r3, #0
 8000432:	db2d      	blt.n	8000490 <__udivmoddi4+0x168>
 8000434:	0026      	movs	r6, r4
 8000436:	4657      	mov	r7, sl
 8000438:	40be      	lsls	r6, r7
 800043a:	0033      	movs	r3, r6
 800043c:	0026      	movs	r6, r4
 800043e:	4667      	mov	r7, ip
 8000440:	40be      	lsls	r6, r7
 8000442:	0032      	movs	r2, r6
 8000444:	1a80      	subs	r0, r0, r2
 8000446:	4199      	sbcs	r1, r3
 8000448:	9000      	str	r0, [sp, #0]
 800044a:	9101      	str	r1, [sp, #4]
 800044c:	e7ac      	b.n	80003a8 <__udivmoddi4+0x80>
 800044e:	4662      	mov	r2, ip
 8000450:	2320      	movs	r3, #32
 8000452:	1a9b      	subs	r3, r3, r2
 8000454:	464a      	mov	r2, r9
 8000456:	40da      	lsrs	r2, r3
 8000458:	4661      	mov	r1, ip
 800045a:	0013      	movs	r3, r2
 800045c:	4642      	mov	r2, r8
 800045e:	408a      	lsls	r2, r1
 8000460:	0017      	movs	r7, r2
 8000462:	431f      	orrs	r7, r3
 8000464:	e780      	b.n	8000368 <__udivmoddi4+0x40>
 8000466:	4662      	mov	r2, ip
 8000468:	2320      	movs	r3, #32
 800046a:	1a9b      	subs	r3, r3, r2
 800046c:	002a      	movs	r2, r5
 800046e:	4666      	mov	r6, ip
 8000470:	409a      	lsls	r2, r3
 8000472:	0023      	movs	r3, r4
 8000474:	40f3      	lsrs	r3, r6
 8000476:	4313      	orrs	r3, r2
 8000478:	e7d4      	b.n	8000424 <__udivmoddi4+0xfc>
 800047a:	4662      	mov	r2, ip
 800047c:	2320      	movs	r3, #32
 800047e:	2100      	movs	r1, #0
 8000480:	1a9b      	subs	r3, r3, r2
 8000482:	2200      	movs	r2, #0
 8000484:	9100      	str	r1, [sp, #0]
 8000486:	9201      	str	r2, [sp, #4]
 8000488:	2201      	movs	r2, #1
 800048a:	40da      	lsrs	r2, r3
 800048c:	9201      	str	r2, [sp, #4]
 800048e:	e780      	b.n	8000392 <__udivmoddi4+0x6a>
 8000490:	2320      	movs	r3, #32
 8000492:	4662      	mov	r2, ip
 8000494:	0026      	movs	r6, r4
 8000496:	1a9b      	subs	r3, r3, r2
 8000498:	40de      	lsrs	r6, r3
 800049a:	002f      	movs	r7, r5
 800049c:	46b0      	mov	r8, r6
 800049e:	4666      	mov	r6, ip
 80004a0:	40b7      	lsls	r7, r6
 80004a2:	4646      	mov	r6, r8
 80004a4:	003b      	movs	r3, r7
 80004a6:	4333      	orrs	r3, r6
 80004a8:	e7c8      	b.n	800043c <__udivmoddi4+0x114>
 80004aa:	46c0      	nop			; (mov r8, r8)

080004ac <__aeabi_fadd>:
 80004ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ae:	4647      	mov	r7, r8
 80004b0:	46ce      	mov	lr, r9
 80004b2:	0243      	lsls	r3, r0, #9
 80004b4:	0a5b      	lsrs	r3, r3, #9
 80004b6:	0044      	lsls	r4, r0, #1
 80004b8:	0fc2      	lsrs	r2, r0, #31
 80004ba:	469c      	mov	ip, r3
 80004bc:	0048      	lsls	r0, r1, #1
 80004be:	00dd      	lsls	r5, r3, #3
 80004c0:	024b      	lsls	r3, r1, #9
 80004c2:	0e24      	lsrs	r4, r4, #24
 80004c4:	0a5b      	lsrs	r3, r3, #9
 80004c6:	0e00      	lsrs	r0, r0, #24
 80004c8:	b580      	push	{r7, lr}
 80004ca:	4698      	mov	r8, r3
 80004cc:	0026      	movs	r6, r4
 80004ce:	4691      	mov	r9, r2
 80004d0:	0fc9      	lsrs	r1, r1, #31
 80004d2:	00db      	lsls	r3, r3, #3
 80004d4:	1a27      	subs	r7, r4, r0
 80004d6:	428a      	cmp	r2, r1
 80004d8:	d029      	beq.n	800052e <__aeabi_fadd+0x82>
 80004da:	2f00      	cmp	r7, #0
 80004dc:	dd15      	ble.n	800050a <__aeabi_fadd+0x5e>
 80004de:	2800      	cmp	r0, #0
 80004e0:	d14a      	bne.n	8000578 <__aeabi_fadd+0xcc>
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d000      	beq.n	80004e8 <__aeabi_fadd+0x3c>
 80004e6:	e095      	b.n	8000614 <__aeabi_fadd+0x168>
 80004e8:	08ed      	lsrs	r5, r5, #3
 80004ea:	2cff      	cmp	r4, #255	; 0xff
 80004ec:	d100      	bne.n	80004f0 <__aeabi_fadd+0x44>
 80004ee:	e088      	b.n	8000602 <__aeabi_fadd+0x156>
 80004f0:	026b      	lsls	r3, r5, #9
 80004f2:	0a5b      	lsrs	r3, r3, #9
 80004f4:	b2e6      	uxtb	r6, r4
 80004f6:	025b      	lsls	r3, r3, #9
 80004f8:	05f6      	lsls	r6, r6, #23
 80004fa:	0a58      	lsrs	r0, r3, #9
 80004fc:	4330      	orrs	r0, r6
 80004fe:	07d2      	lsls	r2, r2, #31
 8000500:	4310      	orrs	r0, r2
 8000502:	bc0c      	pop	{r2, r3}
 8000504:	4690      	mov	r8, r2
 8000506:	4699      	mov	r9, r3
 8000508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800050a:	2f00      	cmp	r7, #0
 800050c:	d000      	beq.n	8000510 <__aeabi_fadd+0x64>
 800050e:	e087      	b.n	8000620 <__aeabi_fadd+0x174>
 8000510:	1c60      	adds	r0, r4, #1
 8000512:	b2c0      	uxtb	r0, r0
 8000514:	2801      	cmp	r0, #1
 8000516:	dc00      	bgt.n	800051a <__aeabi_fadd+0x6e>
 8000518:	e0b6      	b.n	8000688 <__aeabi_fadd+0x1dc>
 800051a:	1aee      	subs	r6, r5, r3
 800051c:	0172      	lsls	r2, r6, #5
 800051e:	d500      	bpl.n	8000522 <__aeabi_fadd+0x76>
 8000520:	e0c5      	b.n	80006ae <__aeabi_fadd+0x202>
 8000522:	2e00      	cmp	r6, #0
 8000524:	d13d      	bne.n	80005a2 <__aeabi_fadd+0xf6>
 8000526:	2200      	movs	r2, #0
 8000528:	2600      	movs	r6, #0
 800052a:	2300      	movs	r3, #0
 800052c:	e7e3      	b.n	80004f6 <__aeabi_fadd+0x4a>
 800052e:	2f00      	cmp	r7, #0
 8000530:	dc00      	bgt.n	8000534 <__aeabi_fadd+0x88>
 8000532:	e096      	b.n	8000662 <__aeabi_fadd+0x1b6>
 8000534:	2800      	cmp	r0, #0
 8000536:	d05d      	beq.n	80005f4 <__aeabi_fadd+0x148>
 8000538:	2cff      	cmp	r4, #255	; 0xff
 800053a:	d060      	beq.n	80005fe <__aeabi_fadd+0x152>
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	04d2      	lsls	r2, r2, #19
 8000540:	4313      	orrs	r3, r2
 8000542:	2f1b      	cmp	r7, #27
 8000544:	dd00      	ble.n	8000548 <__aeabi_fadd+0x9c>
 8000546:	e0ec      	b.n	8000722 <__aeabi_fadd+0x276>
 8000548:	2220      	movs	r2, #32
 800054a:	1bd2      	subs	r2, r2, r7
 800054c:	0018      	movs	r0, r3
 800054e:	4093      	lsls	r3, r2
 8000550:	40f8      	lsrs	r0, r7
 8000552:	1e5a      	subs	r2, r3, #1
 8000554:	4193      	sbcs	r3, r2
 8000556:	4303      	orrs	r3, r0
 8000558:	18ed      	adds	r5, r5, r3
 800055a:	016b      	lsls	r3, r5, #5
 800055c:	d57b      	bpl.n	8000656 <__aeabi_fadd+0x1aa>
 800055e:	3401      	adds	r4, #1
 8000560:	2cff      	cmp	r4, #255	; 0xff
 8000562:	d100      	bne.n	8000566 <__aeabi_fadd+0xba>
 8000564:	e0b7      	b.n	80006d6 <__aeabi_fadd+0x22a>
 8000566:	2201      	movs	r2, #1
 8000568:	2607      	movs	r6, #7
 800056a:	402a      	ands	r2, r5
 800056c:	086b      	lsrs	r3, r5, #1
 800056e:	4d9a      	ldr	r5, [pc, #616]	; (80007d8 <__aeabi_fadd+0x32c>)
 8000570:	401d      	ands	r5, r3
 8000572:	4315      	orrs	r5, r2
 8000574:	402e      	ands	r6, r5
 8000576:	e029      	b.n	80005cc <__aeabi_fadd+0x120>
 8000578:	2cff      	cmp	r4, #255	; 0xff
 800057a:	d0b5      	beq.n	80004e8 <__aeabi_fadd+0x3c>
 800057c:	2280      	movs	r2, #128	; 0x80
 800057e:	04d2      	lsls	r2, r2, #19
 8000580:	4313      	orrs	r3, r2
 8000582:	2f1b      	cmp	r7, #27
 8000584:	dd00      	ble.n	8000588 <__aeabi_fadd+0xdc>
 8000586:	e0b2      	b.n	80006ee <__aeabi_fadd+0x242>
 8000588:	2220      	movs	r2, #32
 800058a:	1bd2      	subs	r2, r2, r7
 800058c:	0019      	movs	r1, r3
 800058e:	4093      	lsls	r3, r2
 8000590:	40f9      	lsrs	r1, r7
 8000592:	1e5a      	subs	r2, r3, #1
 8000594:	4193      	sbcs	r3, r2
 8000596:	430b      	orrs	r3, r1
 8000598:	1aed      	subs	r5, r5, r3
 800059a:	016b      	lsls	r3, r5, #5
 800059c:	d55b      	bpl.n	8000656 <__aeabi_fadd+0x1aa>
 800059e:	01ad      	lsls	r5, r5, #6
 80005a0:	09ae      	lsrs	r6, r5, #6
 80005a2:	0030      	movs	r0, r6
 80005a4:	f000 fd62 	bl	800106c <__clzsi2>
 80005a8:	3805      	subs	r0, #5
 80005aa:	4086      	lsls	r6, r0
 80005ac:	4284      	cmp	r4, r0
 80005ae:	dc65      	bgt.n	800067c <__aeabi_fadd+0x1d0>
 80005b0:	1b04      	subs	r4, r0, r4
 80005b2:	0033      	movs	r3, r6
 80005b4:	2020      	movs	r0, #32
 80005b6:	3401      	adds	r4, #1
 80005b8:	40e3      	lsrs	r3, r4
 80005ba:	1b04      	subs	r4, r0, r4
 80005bc:	40a6      	lsls	r6, r4
 80005be:	1e75      	subs	r5, r6, #1
 80005c0:	41ae      	sbcs	r6, r5
 80005c2:	4333      	orrs	r3, r6
 80005c4:	2607      	movs	r6, #7
 80005c6:	001d      	movs	r5, r3
 80005c8:	2400      	movs	r4, #0
 80005ca:	401e      	ands	r6, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	464b      	mov	r3, r9
 80005d0:	401a      	ands	r2, r3
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d004      	beq.n	80005e0 <__aeabi_fadd+0x134>
 80005d6:	230f      	movs	r3, #15
 80005d8:	402b      	ands	r3, r5
 80005da:	2b04      	cmp	r3, #4
 80005dc:	d000      	beq.n	80005e0 <__aeabi_fadd+0x134>
 80005de:	3504      	adds	r5, #4
 80005e0:	016b      	lsls	r3, r5, #5
 80005e2:	d400      	bmi.n	80005e6 <__aeabi_fadd+0x13a>
 80005e4:	e780      	b.n	80004e8 <__aeabi_fadd+0x3c>
 80005e6:	3401      	adds	r4, #1
 80005e8:	b2e6      	uxtb	r6, r4
 80005ea:	2cff      	cmp	r4, #255	; 0xff
 80005ec:	d12f      	bne.n	800064e <__aeabi_fadd+0x1a2>
 80005ee:	26ff      	movs	r6, #255	; 0xff
 80005f0:	2300      	movs	r3, #0
 80005f2:	e780      	b.n	80004f6 <__aeabi_fadd+0x4a>
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d152      	bne.n	800069e <__aeabi_fadd+0x1f2>
 80005f8:	2cff      	cmp	r4, #255	; 0xff
 80005fa:	d000      	beq.n	80005fe <__aeabi_fadd+0x152>
 80005fc:	e774      	b.n	80004e8 <__aeabi_fadd+0x3c>
 80005fe:	000a      	movs	r2, r1
 8000600:	08ed      	lsrs	r5, r5, #3
 8000602:	2d00      	cmp	r5, #0
 8000604:	d0f3      	beq.n	80005ee <__aeabi_fadd+0x142>
 8000606:	2380      	movs	r3, #128	; 0x80
 8000608:	03db      	lsls	r3, r3, #15
 800060a:	432b      	orrs	r3, r5
 800060c:	025b      	lsls	r3, r3, #9
 800060e:	0a5b      	lsrs	r3, r3, #9
 8000610:	26ff      	movs	r6, #255	; 0xff
 8000612:	e770      	b.n	80004f6 <__aeabi_fadd+0x4a>
 8000614:	3f01      	subs	r7, #1
 8000616:	2f00      	cmp	r7, #0
 8000618:	d0be      	beq.n	8000598 <__aeabi_fadd+0xec>
 800061a:	2cff      	cmp	r4, #255	; 0xff
 800061c:	d1b1      	bne.n	8000582 <__aeabi_fadd+0xd6>
 800061e:	e763      	b.n	80004e8 <__aeabi_fadd+0x3c>
 8000620:	2c00      	cmp	r4, #0
 8000622:	d047      	beq.n	80006b4 <__aeabi_fadd+0x208>
 8000624:	28ff      	cmp	r0, #255	; 0xff
 8000626:	d069      	beq.n	80006fc <__aeabi_fadd+0x250>
 8000628:	2480      	movs	r4, #128	; 0x80
 800062a:	04e4      	lsls	r4, r4, #19
 800062c:	427a      	negs	r2, r7
 800062e:	4325      	orrs	r5, r4
 8000630:	2a1b      	cmp	r2, #27
 8000632:	dd00      	ble.n	8000636 <__aeabi_fadd+0x18a>
 8000634:	e0c5      	b.n	80007c2 <__aeabi_fadd+0x316>
 8000636:	002c      	movs	r4, r5
 8000638:	2620      	movs	r6, #32
 800063a:	40d4      	lsrs	r4, r2
 800063c:	1ab2      	subs	r2, r6, r2
 800063e:	4095      	lsls	r5, r2
 8000640:	1e6a      	subs	r2, r5, #1
 8000642:	4195      	sbcs	r5, r2
 8000644:	4325      	orrs	r5, r4
 8000646:	1b5d      	subs	r5, r3, r5
 8000648:	0004      	movs	r4, r0
 800064a:	4689      	mov	r9, r1
 800064c:	e7a5      	b.n	800059a <__aeabi_fadd+0xee>
 800064e:	01ab      	lsls	r3, r5, #6
 8000650:	0a5b      	lsrs	r3, r3, #9
 8000652:	e750      	b.n	80004f6 <__aeabi_fadd+0x4a>
 8000654:	2400      	movs	r4, #0
 8000656:	2201      	movs	r2, #1
 8000658:	464b      	mov	r3, r9
 800065a:	401a      	ands	r2, r3
 800065c:	076b      	lsls	r3, r5, #29
 800065e:	d1ba      	bne.n	80005d6 <__aeabi_fadd+0x12a>
 8000660:	e742      	b.n	80004e8 <__aeabi_fadd+0x3c>
 8000662:	2f00      	cmp	r7, #0
 8000664:	d13b      	bne.n	80006de <__aeabi_fadd+0x232>
 8000666:	3401      	adds	r4, #1
 8000668:	b2e0      	uxtb	r0, r4
 800066a:	2801      	cmp	r0, #1
 800066c:	dd4a      	ble.n	8000704 <__aeabi_fadd+0x258>
 800066e:	2cff      	cmp	r4, #255	; 0xff
 8000670:	d0bd      	beq.n	80005ee <__aeabi_fadd+0x142>
 8000672:	2607      	movs	r6, #7
 8000674:	18ed      	adds	r5, r5, r3
 8000676:	086d      	lsrs	r5, r5, #1
 8000678:	402e      	ands	r6, r5
 800067a:	e7a7      	b.n	80005cc <__aeabi_fadd+0x120>
 800067c:	2307      	movs	r3, #7
 800067e:	4d57      	ldr	r5, [pc, #348]	; (80007dc <__aeabi_fadd+0x330>)
 8000680:	1a24      	subs	r4, r4, r0
 8000682:	4035      	ands	r5, r6
 8000684:	401e      	ands	r6, r3
 8000686:	e7a1      	b.n	80005cc <__aeabi_fadd+0x120>
 8000688:	2c00      	cmp	r4, #0
 800068a:	d11b      	bne.n	80006c4 <__aeabi_fadd+0x218>
 800068c:	2d00      	cmp	r5, #0
 800068e:	d16e      	bne.n	800076e <__aeabi_fadd+0x2c2>
 8000690:	2b00      	cmp	r3, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_fadd+0x1ea>
 8000694:	e09a      	b.n	80007cc <__aeabi_fadd+0x320>
 8000696:	000a      	movs	r2, r1
 8000698:	001d      	movs	r5, r3
 800069a:	003c      	movs	r4, r7
 800069c:	e724      	b.n	80004e8 <__aeabi_fadd+0x3c>
 800069e:	3f01      	subs	r7, #1
 80006a0:	2f00      	cmp	r7, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_fadd+0x1fa>
 80006a4:	e758      	b.n	8000558 <__aeabi_fadd+0xac>
 80006a6:	2cff      	cmp	r4, #255	; 0xff
 80006a8:	d000      	beq.n	80006ac <__aeabi_fadd+0x200>
 80006aa:	e74a      	b.n	8000542 <__aeabi_fadd+0x96>
 80006ac:	e7a7      	b.n	80005fe <__aeabi_fadd+0x152>
 80006ae:	1b5e      	subs	r6, r3, r5
 80006b0:	4689      	mov	r9, r1
 80006b2:	e776      	b.n	80005a2 <__aeabi_fadd+0xf6>
 80006b4:	2d00      	cmp	r5, #0
 80006b6:	d11c      	bne.n	80006f2 <__aeabi_fadd+0x246>
 80006b8:	000a      	movs	r2, r1
 80006ba:	28ff      	cmp	r0, #255	; 0xff
 80006bc:	d01f      	beq.n	80006fe <__aeabi_fadd+0x252>
 80006be:	0004      	movs	r4, r0
 80006c0:	001d      	movs	r5, r3
 80006c2:	e711      	b.n	80004e8 <__aeabi_fadd+0x3c>
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d15d      	bne.n	8000784 <__aeabi_fadd+0x2d8>
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d117      	bne.n	80006fc <__aeabi_fadd+0x250>
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	2200      	movs	r2, #0
 80006d0:	03db      	lsls	r3, r3, #15
 80006d2:	26ff      	movs	r6, #255	; 0xff
 80006d4:	e70f      	b.n	80004f6 <__aeabi_fadd+0x4a>
 80006d6:	000a      	movs	r2, r1
 80006d8:	26ff      	movs	r6, #255	; 0xff
 80006da:	2300      	movs	r3, #0
 80006dc:	e70b      	b.n	80004f6 <__aeabi_fadd+0x4a>
 80006de:	2c00      	cmp	r4, #0
 80006e0:	d121      	bne.n	8000726 <__aeabi_fadd+0x27a>
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	d166      	bne.n	80007b4 <__aeabi_fadd+0x308>
 80006e6:	28ff      	cmp	r0, #255	; 0xff
 80006e8:	d1e9      	bne.n	80006be <__aeabi_fadd+0x212>
 80006ea:	001d      	movs	r5, r3
 80006ec:	e787      	b.n	80005fe <__aeabi_fadd+0x152>
 80006ee:	2301      	movs	r3, #1
 80006f0:	e752      	b.n	8000598 <__aeabi_fadd+0xec>
 80006f2:	1c7a      	adds	r2, r7, #1
 80006f4:	d0a7      	beq.n	8000646 <__aeabi_fadd+0x19a>
 80006f6:	43fa      	mvns	r2, r7
 80006f8:	28ff      	cmp	r0, #255	; 0xff
 80006fa:	d199      	bne.n	8000630 <__aeabi_fadd+0x184>
 80006fc:	000a      	movs	r2, r1
 80006fe:	001d      	movs	r5, r3
 8000700:	24ff      	movs	r4, #255	; 0xff
 8000702:	e6f1      	b.n	80004e8 <__aeabi_fadd+0x3c>
 8000704:	2e00      	cmp	r6, #0
 8000706:	d121      	bne.n	800074c <__aeabi_fadd+0x2a0>
 8000708:	2d00      	cmp	r5, #0
 800070a:	d04f      	beq.n	80007ac <__aeabi_fadd+0x300>
 800070c:	2b00      	cmp	r3, #0
 800070e:	d04c      	beq.n	80007aa <__aeabi_fadd+0x2fe>
 8000710:	18ed      	adds	r5, r5, r3
 8000712:	016b      	lsls	r3, r5, #5
 8000714:	d59e      	bpl.n	8000654 <__aeabi_fadd+0x1a8>
 8000716:	4b31      	ldr	r3, [pc, #196]	; (80007dc <__aeabi_fadd+0x330>)
 8000718:	3607      	adds	r6, #7
 800071a:	402e      	ands	r6, r5
 800071c:	2401      	movs	r4, #1
 800071e:	401d      	ands	r5, r3
 8000720:	e754      	b.n	80005cc <__aeabi_fadd+0x120>
 8000722:	2301      	movs	r3, #1
 8000724:	e718      	b.n	8000558 <__aeabi_fadd+0xac>
 8000726:	28ff      	cmp	r0, #255	; 0xff
 8000728:	d0df      	beq.n	80006ea <__aeabi_fadd+0x23e>
 800072a:	2480      	movs	r4, #128	; 0x80
 800072c:	04e4      	lsls	r4, r4, #19
 800072e:	427f      	negs	r7, r7
 8000730:	4325      	orrs	r5, r4
 8000732:	2f1b      	cmp	r7, #27
 8000734:	dc4d      	bgt.n	80007d2 <__aeabi_fadd+0x326>
 8000736:	2620      	movs	r6, #32
 8000738:	1bf6      	subs	r6, r6, r7
 800073a:	002c      	movs	r4, r5
 800073c:	40b5      	lsls	r5, r6
 800073e:	40fc      	lsrs	r4, r7
 8000740:	1e6a      	subs	r2, r5, #1
 8000742:	4195      	sbcs	r5, r2
 8000744:	4325      	orrs	r5, r4
 8000746:	18ed      	adds	r5, r5, r3
 8000748:	0004      	movs	r4, r0
 800074a:	e706      	b.n	800055a <__aeabi_fadd+0xae>
 800074c:	2d00      	cmp	r5, #0
 800074e:	d0cc      	beq.n	80006ea <__aeabi_fadd+0x23e>
 8000750:	2b00      	cmp	r3, #0
 8000752:	d100      	bne.n	8000756 <__aeabi_fadd+0x2aa>
 8000754:	e753      	b.n	80005fe <__aeabi_fadd+0x152>
 8000756:	2180      	movs	r1, #128	; 0x80
 8000758:	4660      	mov	r0, ip
 800075a:	03c9      	lsls	r1, r1, #15
 800075c:	4208      	tst	r0, r1
 800075e:	d003      	beq.n	8000768 <__aeabi_fadd+0x2bc>
 8000760:	4640      	mov	r0, r8
 8000762:	4208      	tst	r0, r1
 8000764:	d100      	bne.n	8000768 <__aeabi_fadd+0x2bc>
 8000766:	001d      	movs	r5, r3
 8000768:	2101      	movs	r1, #1
 800076a:	4011      	ands	r1, r2
 800076c:	e747      	b.n	80005fe <__aeabi_fadd+0x152>
 800076e:	2b00      	cmp	r3, #0
 8000770:	d100      	bne.n	8000774 <__aeabi_fadd+0x2c8>
 8000772:	e6b9      	b.n	80004e8 <__aeabi_fadd+0x3c>
 8000774:	1aea      	subs	r2, r5, r3
 8000776:	0150      	lsls	r0, r2, #5
 8000778:	d525      	bpl.n	80007c6 <__aeabi_fadd+0x31a>
 800077a:	2607      	movs	r6, #7
 800077c:	1b5d      	subs	r5, r3, r5
 800077e:	402e      	ands	r6, r5
 8000780:	4689      	mov	r9, r1
 8000782:	e723      	b.n	80005cc <__aeabi_fadd+0x120>
 8000784:	24ff      	movs	r4, #255	; 0xff
 8000786:	2b00      	cmp	r3, #0
 8000788:	d100      	bne.n	800078c <__aeabi_fadd+0x2e0>
 800078a:	e6ad      	b.n	80004e8 <__aeabi_fadd+0x3c>
 800078c:	2280      	movs	r2, #128	; 0x80
 800078e:	4660      	mov	r0, ip
 8000790:	03d2      	lsls	r2, r2, #15
 8000792:	4210      	tst	r0, r2
 8000794:	d004      	beq.n	80007a0 <__aeabi_fadd+0x2f4>
 8000796:	4640      	mov	r0, r8
 8000798:	4210      	tst	r0, r2
 800079a:	d101      	bne.n	80007a0 <__aeabi_fadd+0x2f4>
 800079c:	001d      	movs	r5, r3
 800079e:	4689      	mov	r9, r1
 80007a0:	2201      	movs	r2, #1
 80007a2:	464b      	mov	r3, r9
 80007a4:	24ff      	movs	r4, #255	; 0xff
 80007a6:	401a      	ands	r2, r3
 80007a8:	e69e      	b.n	80004e8 <__aeabi_fadd+0x3c>
 80007aa:	002b      	movs	r3, r5
 80007ac:	08dd      	lsrs	r5, r3, #3
 80007ae:	000a      	movs	r2, r1
 80007b0:	2400      	movs	r4, #0
 80007b2:	e69d      	b.n	80004f0 <__aeabi_fadd+0x44>
 80007b4:	1c7a      	adds	r2, r7, #1
 80007b6:	d0c6      	beq.n	8000746 <__aeabi_fadd+0x29a>
 80007b8:	43ff      	mvns	r7, r7
 80007ba:	28ff      	cmp	r0, #255	; 0xff
 80007bc:	d1b9      	bne.n	8000732 <__aeabi_fadd+0x286>
 80007be:	001d      	movs	r5, r3
 80007c0:	e71d      	b.n	80005fe <__aeabi_fadd+0x152>
 80007c2:	2501      	movs	r5, #1
 80007c4:	e73f      	b.n	8000646 <__aeabi_fadd+0x19a>
 80007c6:	1e15      	subs	r5, r2, #0
 80007c8:	d000      	beq.n	80007cc <__aeabi_fadd+0x320>
 80007ca:	e744      	b.n	8000656 <__aeabi_fadd+0x1aa>
 80007cc:	2200      	movs	r2, #0
 80007ce:	2300      	movs	r3, #0
 80007d0:	e691      	b.n	80004f6 <__aeabi_fadd+0x4a>
 80007d2:	2501      	movs	r5, #1
 80007d4:	e7b7      	b.n	8000746 <__aeabi_fadd+0x29a>
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	7dffffff 	.word	0x7dffffff
 80007dc:	fbffffff 	.word	0xfbffffff

080007e0 <__eqsf2>:
 80007e0:	b570      	push	{r4, r5, r6, lr}
 80007e2:	0042      	lsls	r2, r0, #1
 80007e4:	024e      	lsls	r6, r1, #9
 80007e6:	004c      	lsls	r4, r1, #1
 80007e8:	0245      	lsls	r5, r0, #9
 80007ea:	0a6d      	lsrs	r5, r5, #9
 80007ec:	0e12      	lsrs	r2, r2, #24
 80007ee:	0fc3      	lsrs	r3, r0, #31
 80007f0:	0a76      	lsrs	r6, r6, #9
 80007f2:	0e24      	lsrs	r4, r4, #24
 80007f4:	0fc9      	lsrs	r1, r1, #31
 80007f6:	2aff      	cmp	r2, #255	; 0xff
 80007f8:	d00f      	beq.n	800081a <__eqsf2+0x3a>
 80007fa:	2cff      	cmp	r4, #255	; 0xff
 80007fc:	d011      	beq.n	8000822 <__eqsf2+0x42>
 80007fe:	2001      	movs	r0, #1
 8000800:	42a2      	cmp	r2, r4
 8000802:	d000      	beq.n	8000806 <__eqsf2+0x26>
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	42b5      	cmp	r5, r6
 8000808:	d1fc      	bne.n	8000804 <__eqsf2+0x24>
 800080a:	428b      	cmp	r3, r1
 800080c:	d00d      	beq.n	800082a <__eqsf2+0x4a>
 800080e:	2a00      	cmp	r2, #0
 8000810:	d1f8      	bne.n	8000804 <__eqsf2+0x24>
 8000812:	0028      	movs	r0, r5
 8000814:	1e45      	subs	r5, r0, #1
 8000816:	41a8      	sbcs	r0, r5
 8000818:	e7f4      	b.n	8000804 <__eqsf2+0x24>
 800081a:	2001      	movs	r0, #1
 800081c:	2d00      	cmp	r5, #0
 800081e:	d1f1      	bne.n	8000804 <__eqsf2+0x24>
 8000820:	e7eb      	b.n	80007fa <__eqsf2+0x1a>
 8000822:	2001      	movs	r0, #1
 8000824:	2e00      	cmp	r6, #0
 8000826:	d1ed      	bne.n	8000804 <__eqsf2+0x24>
 8000828:	e7e9      	b.n	80007fe <__eqsf2+0x1e>
 800082a:	2000      	movs	r0, #0
 800082c:	e7ea      	b.n	8000804 <__eqsf2+0x24>
 800082e:	46c0      	nop			; (mov r8, r8)

08000830 <__gesf2>:
 8000830:	b570      	push	{r4, r5, r6, lr}
 8000832:	004a      	lsls	r2, r1, #1
 8000834:	024e      	lsls	r6, r1, #9
 8000836:	0245      	lsls	r5, r0, #9
 8000838:	0044      	lsls	r4, r0, #1
 800083a:	0a6d      	lsrs	r5, r5, #9
 800083c:	0e24      	lsrs	r4, r4, #24
 800083e:	0fc3      	lsrs	r3, r0, #31
 8000840:	0a76      	lsrs	r6, r6, #9
 8000842:	0e12      	lsrs	r2, r2, #24
 8000844:	0fc9      	lsrs	r1, r1, #31
 8000846:	2cff      	cmp	r4, #255	; 0xff
 8000848:	d015      	beq.n	8000876 <__gesf2+0x46>
 800084a:	2aff      	cmp	r2, #255	; 0xff
 800084c:	d00e      	beq.n	800086c <__gesf2+0x3c>
 800084e:	2c00      	cmp	r4, #0
 8000850:	d115      	bne.n	800087e <__gesf2+0x4e>
 8000852:	2a00      	cmp	r2, #0
 8000854:	d101      	bne.n	800085a <__gesf2+0x2a>
 8000856:	2e00      	cmp	r6, #0
 8000858:	d01c      	beq.n	8000894 <__gesf2+0x64>
 800085a:	2d00      	cmp	r5, #0
 800085c:	d014      	beq.n	8000888 <__gesf2+0x58>
 800085e:	428b      	cmp	r3, r1
 8000860:	d027      	beq.n	80008b2 <__gesf2+0x82>
 8000862:	2002      	movs	r0, #2
 8000864:	3b01      	subs	r3, #1
 8000866:	4018      	ands	r0, r3
 8000868:	3801      	subs	r0, #1
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	2e00      	cmp	r6, #0
 800086e:	d0ee      	beq.n	800084e <__gesf2+0x1e>
 8000870:	2002      	movs	r0, #2
 8000872:	4240      	negs	r0, r0
 8000874:	e7f9      	b.n	800086a <__gesf2+0x3a>
 8000876:	2d00      	cmp	r5, #0
 8000878:	d1fa      	bne.n	8000870 <__gesf2+0x40>
 800087a:	2aff      	cmp	r2, #255	; 0xff
 800087c:	d00e      	beq.n	800089c <__gesf2+0x6c>
 800087e:	2a00      	cmp	r2, #0
 8000880:	d10e      	bne.n	80008a0 <__gesf2+0x70>
 8000882:	2e00      	cmp	r6, #0
 8000884:	d0ed      	beq.n	8000862 <__gesf2+0x32>
 8000886:	e00b      	b.n	80008a0 <__gesf2+0x70>
 8000888:	2301      	movs	r3, #1
 800088a:	3901      	subs	r1, #1
 800088c:	4399      	bics	r1, r3
 800088e:	0008      	movs	r0, r1
 8000890:	3001      	adds	r0, #1
 8000892:	e7ea      	b.n	800086a <__gesf2+0x3a>
 8000894:	2000      	movs	r0, #0
 8000896:	2d00      	cmp	r5, #0
 8000898:	d0e7      	beq.n	800086a <__gesf2+0x3a>
 800089a:	e7e2      	b.n	8000862 <__gesf2+0x32>
 800089c:	2e00      	cmp	r6, #0
 800089e:	d1e7      	bne.n	8000870 <__gesf2+0x40>
 80008a0:	428b      	cmp	r3, r1
 80008a2:	d1de      	bne.n	8000862 <__gesf2+0x32>
 80008a4:	4294      	cmp	r4, r2
 80008a6:	dd05      	ble.n	80008b4 <__gesf2+0x84>
 80008a8:	2102      	movs	r1, #2
 80008aa:	1e58      	subs	r0, r3, #1
 80008ac:	4008      	ands	r0, r1
 80008ae:	3801      	subs	r0, #1
 80008b0:	e7db      	b.n	800086a <__gesf2+0x3a>
 80008b2:	2400      	movs	r4, #0
 80008b4:	42a2      	cmp	r2, r4
 80008b6:	dc04      	bgt.n	80008c2 <__gesf2+0x92>
 80008b8:	42b5      	cmp	r5, r6
 80008ba:	d8d2      	bhi.n	8000862 <__gesf2+0x32>
 80008bc:	2000      	movs	r0, #0
 80008be:	42b5      	cmp	r5, r6
 80008c0:	d2d3      	bcs.n	800086a <__gesf2+0x3a>
 80008c2:	1e58      	subs	r0, r3, #1
 80008c4:	2301      	movs	r3, #1
 80008c6:	4398      	bics	r0, r3
 80008c8:	3001      	adds	r0, #1
 80008ca:	e7ce      	b.n	800086a <__gesf2+0x3a>

080008cc <__lesf2>:
 80008cc:	b530      	push	{r4, r5, lr}
 80008ce:	0042      	lsls	r2, r0, #1
 80008d0:	0244      	lsls	r4, r0, #9
 80008d2:	024d      	lsls	r5, r1, #9
 80008d4:	0fc3      	lsrs	r3, r0, #31
 80008d6:	0048      	lsls	r0, r1, #1
 80008d8:	0a64      	lsrs	r4, r4, #9
 80008da:	0e12      	lsrs	r2, r2, #24
 80008dc:	0a6d      	lsrs	r5, r5, #9
 80008de:	0e00      	lsrs	r0, r0, #24
 80008e0:	0fc9      	lsrs	r1, r1, #31
 80008e2:	2aff      	cmp	r2, #255	; 0xff
 80008e4:	d012      	beq.n	800090c <__lesf2+0x40>
 80008e6:	28ff      	cmp	r0, #255	; 0xff
 80008e8:	d00c      	beq.n	8000904 <__lesf2+0x38>
 80008ea:	2a00      	cmp	r2, #0
 80008ec:	d112      	bne.n	8000914 <__lesf2+0x48>
 80008ee:	2800      	cmp	r0, #0
 80008f0:	d119      	bne.n	8000926 <__lesf2+0x5a>
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	d117      	bne.n	8000926 <__lesf2+0x5a>
 80008f6:	2c00      	cmp	r4, #0
 80008f8:	d02b      	beq.n	8000952 <__lesf2+0x86>
 80008fa:	2002      	movs	r0, #2
 80008fc:	3b01      	subs	r3, #1
 80008fe:	4018      	ands	r0, r3
 8000900:	3801      	subs	r0, #1
 8000902:	e026      	b.n	8000952 <__lesf2+0x86>
 8000904:	2d00      	cmp	r5, #0
 8000906:	d0f0      	beq.n	80008ea <__lesf2+0x1e>
 8000908:	2002      	movs	r0, #2
 800090a:	e022      	b.n	8000952 <__lesf2+0x86>
 800090c:	2c00      	cmp	r4, #0
 800090e:	d1fb      	bne.n	8000908 <__lesf2+0x3c>
 8000910:	28ff      	cmp	r0, #255	; 0xff
 8000912:	d01f      	beq.n	8000954 <__lesf2+0x88>
 8000914:	2800      	cmp	r0, #0
 8000916:	d11f      	bne.n	8000958 <__lesf2+0x8c>
 8000918:	2d00      	cmp	r5, #0
 800091a:	d11d      	bne.n	8000958 <__lesf2+0x8c>
 800091c:	2002      	movs	r0, #2
 800091e:	3b01      	subs	r3, #1
 8000920:	4018      	ands	r0, r3
 8000922:	3801      	subs	r0, #1
 8000924:	e015      	b.n	8000952 <__lesf2+0x86>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d00e      	beq.n	8000948 <__lesf2+0x7c>
 800092a:	428b      	cmp	r3, r1
 800092c:	d1e5      	bne.n	80008fa <__lesf2+0x2e>
 800092e:	2200      	movs	r2, #0
 8000930:	4290      	cmp	r0, r2
 8000932:	dc04      	bgt.n	800093e <__lesf2+0x72>
 8000934:	42ac      	cmp	r4, r5
 8000936:	d8e0      	bhi.n	80008fa <__lesf2+0x2e>
 8000938:	2000      	movs	r0, #0
 800093a:	42ac      	cmp	r4, r5
 800093c:	d209      	bcs.n	8000952 <__lesf2+0x86>
 800093e:	1e58      	subs	r0, r3, #1
 8000940:	2301      	movs	r3, #1
 8000942:	4398      	bics	r0, r3
 8000944:	3001      	adds	r0, #1
 8000946:	e004      	b.n	8000952 <__lesf2+0x86>
 8000948:	2301      	movs	r3, #1
 800094a:	3901      	subs	r1, #1
 800094c:	4399      	bics	r1, r3
 800094e:	0008      	movs	r0, r1
 8000950:	3001      	adds	r0, #1
 8000952:	bd30      	pop	{r4, r5, pc}
 8000954:	2d00      	cmp	r5, #0
 8000956:	d1d7      	bne.n	8000908 <__lesf2+0x3c>
 8000958:	428b      	cmp	r3, r1
 800095a:	d1ce      	bne.n	80008fa <__lesf2+0x2e>
 800095c:	4282      	cmp	r2, r0
 800095e:	dde7      	ble.n	8000930 <__lesf2+0x64>
 8000960:	2102      	movs	r1, #2
 8000962:	1e58      	subs	r0, r3, #1
 8000964:	4008      	ands	r0, r1
 8000966:	3801      	subs	r0, #1
 8000968:	e7f3      	b.n	8000952 <__lesf2+0x86>
 800096a:	46c0      	nop			; (mov r8, r8)

0800096c <__aeabi_fmul>:
 800096c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800096e:	464e      	mov	r6, r9
 8000970:	4657      	mov	r7, sl
 8000972:	4645      	mov	r5, r8
 8000974:	46de      	mov	lr, fp
 8000976:	b5e0      	push	{r5, r6, r7, lr}
 8000978:	0243      	lsls	r3, r0, #9
 800097a:	0a5b      	lsrs	r3, r3, #9
 800097c:	0045      	lsls	r5, r0, #1
 800097e:	b083      	sub	sp, #12
 8000980:	1c0f      	adds	r7, r1, #0
 8000982:	4699      	mov	r9, r3
 8000984:	0e2d      	lsrs	r5, r5, #24
 8000986:	0fc6      	lsrs	r6, r0, #31
 8000988:	2d00      	cmp	r5, #0
 800098a:	d057      	beq.n	8000a3c <__aeabi_fmul+0xd0>
 800098c:	2dff      	cmp	r5, #255	; 0xff
 800098e:	d024      	beq.n	80009da <__aeabi_fmul+0x6e>
 8000990:	2080      	movs	r0, #128	; 0x80
 8000992:	00db      	lsls	r3, r3, #3
 8000994:	04c0      	lsls	r0, r0, #19
 8000996:	4318      	orrs	r0, r3
 8000998:	2300      	movs	r3, #0
 800099a:	4681      	mov	r9, r0
 800099c:	469a      	mov	sl, r3
 800099e:	469b      	mov	fp, r3
 80009a0:	3d7f      	subs	r5, #127	; 0x7f
 80009a2:	027c      	lsls	r4, r7, #9
 80009a4:	007a      	lsls	r2, r7, #1
 80009a6:	0ffb      	lsrs	r3, r7, #31
 80009a8:	0a64      	lsrs	r4, r4, #9
 80009aa:	0e12      	lsrs	r2, r2, #24
 80009ac:	4698      	mov	r8, r3
 80009ae:	d023      	beq.n	80009f8 <__aeabi_fmul+0x8c>
 80009b0:	2aff      	cmp	r2, #255	; 0xff
 80009b2:	d04b      	beq.n	8000a4c <__aeabi_fmul+0xe0>
 80009b4:	00e3      	lsls	r3, r4, #3
 80009b6:	2480      	movs	r4, #128	; 0x80
 80009b8:	2000      	movs	r0, #0
 80009ba:	04e4      	lsls	r4, r4, #19
 80009bc:	3a7f      	subs	r2, #127	; 0x7f
 80009be:	431c      	orrs	r4, r3
 80009c0:	18ad      	adds	r5, r5, r2
 80009c2:	1c6b      	adds	r3, r5, #1
 80009c4:	4647      	mov	r7, r8
 80009c6:	9301      	str	r3, [sp, #4]
 80009c8:	4653      	mov	r3, sl
 80009ca:	4077      	eors	r7, r6
 80009cc:	003a      	movs	r2, r7
 80009ce:	2b0f      	cmp	r3, #15
 80009d0:	d848      	bhi.n	8000a64 <__aeabi_fmul+0xf8>
 80009d2:	497d      	ldr	r1, [pc, #500]	; (8000bc8 <__aeabi_fmul+0x25c>)
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	58cb      	ldr	r3, [r1, r3]
 80009d8:	469f      	mov	pc, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d000      	beq.n	80009e0 <__aeabi_fmul+0x74>
 80009de:	e085      	b.n	8000aec <__aeabi_fmul+0x180>
 80009e0:	3308      	adds	r3, #8
 80009e2:	469a      	mov	sl, r3
 80009e4:	3b06      	subs	r3, #6
 80009e6:	469b      	mov	fp, r3
 80009e8:	027c      	lsls	r4, r7, #9
 80009ea:	007a      	lsls	r2, r7, #1
 80009ec:	0ffb      	lsrs	r3, r7, #31
 80009ee:	25ff      	movs	r5, #255	; 0xff
 80009f0:	0a64      	lsrs	r4, r4, #9
 80009f2:	0e12      	lsrs	r2, r2, #24
 80009f4:	4698      	mov	r8, r3
 80009f6:	d1db      	bne.n	80009b0 <__aeabi_fmul+0x44>
 80009f8:	2c00      	cmp	r4, #0
 80009fa:	d000      	beq.n	80009fe <__aeabi_fmul+0x92>
 80009fc:	e090      	b.n	8000b20 <__aeabi_fmul+0x1b4>
 80009fe:	4652      	mov	r2, sl
 8000a00:	2301      	movs	r3, #1
 8000a02:	431a      	orrs	r2, r3
 8000a04:	4692      	mov	sl, r2
 8000a06:	2001      	movs	r0, #1
 8000a08:	e7db      	b.n	80009c2 <__aeabi_fmul+0x56>
 8000a0a:	464c      	mov	r4, r9
 8000a0c:	4658      	mov	r0, fp
 8000a0e:	0017      	movs	r7, r2
 8000a10:	2802      	cmp	r0, #2
 8000a12:	d024      	beq.n	8000a5e <__aeabi_fmul+0xf2>
 8000a14:	2803      	cmp	r0, #3
 8000a16:	d100      	bne.n	8000a1a <__aeabi_fmul+0xae>
 8000a18:	e0cf      	b.n	8000bba <__aeabi_fmul+0x24e>
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	2801      	cmp	r0, #1
 8000a20:	d14d      	bne.n	8000abe <__aeabi_fmul+0x152>
 8000a22:	0258      	lsls	r0, r3, #9
 8000a24:	05d2      	lsls	r2, r2, #23
 8000a26:	0a40      	lsrs	r0, r0, #9
 8000a28:	07ff      	lsls	r7, r7, #31
 8000a2a:	4310      	orrs	r0, r2
 8000a2c:	4338      	orrs	r0, r7
 8000a2e:	b003      	add	sp, #12
 8000a30:	bc3c      	pop	{r2, r3, r4, r5}
 8000a32:	4690      	mov	r8, r2
 8000a34:	4699      	mov	r9, r3
 8000a36:	46a2      	mov	sl, r4
 8000a38:	46ab      	mov	fp, r5
 8000a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d15b      	bne.n	8000af8 <__aeabi_fmul+0x18c>
 8000a40:	2304      	movs	r3, #4
 8000a42:	469a      	mov	sl, r3
 8000a44:	3b03      	subs	r3, #3
 8000a46:	2500      	movs	r5, #0
 8000a48:	469b      	mov	fp, r3
 8000a4a:	e7aa      	b.n	80009a2 <__aeabi_fmul+0x36>
 8000a4c:	35ff      	adds	r5, #255	; 0xff
 8000a4e:	2c00      	cmp	r4, #0
 8000a50:	d160      	bne.n	8000b14 <__aeabi_fmul+0x1a8>
 8000a52:	4652      	mov	r2, sl
 8000a54:	2302      	movs	r3, #2
 8000a56:	431a      	orrs	r2, r3
 8000a58:	4692      	mov	sl, r2
 8000a5a:	2002      	movs	r0, #2
 8000a5c:	e7b1      	b.n	80009c2 <__aeabi_fmul+0x56>
 8000a5e:	22ff      	movs	r2, #255	; 0xff
 8000a60:	2300      	movs	r3, #0
 8000a62:	e7de      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000a64:	464b      	mov	r3, r9
 8000a66:	0c1b      	lsrs	r3, r3, #16
 8000a68:	469c      	mov	ip, r3
 8000a6a:	464b      	mov	r3, r9
 8000a6c:	0426      	lsls	r6, r4, #16
 8000a6e:	0c36      	lsrs	r6, r6, #16
 8000a70:	0418      	lsls	r0, r3, #16
 8000a72:	4661      	mov	r1, ip
 8000a74:	0033      	movs	r3, r6
 8000a76:	0c22      	lsrs	r2, r4, #16
 8000a78:	4664      	mov	r4, ip
 8000a7a:	0c00      	lsrs	r0, r0, #16
 8000a7c:	4343      	muls	r3, r0
 8000a7e:	434e      	muls	r6, r1
 8000a80:	4350      	muls	r0, r2
 8000a82:	4354      	muls	r4, r2
 8000a84:	1980      	adds	r0, r0, r6
 8000a86:	0c1a      	lsrs	r2, r3, #16
 8000a88:	1812      	adds	r2, r2, r0
 8000a8a:	4296      	cmp	r6, r2
 8000a8c:	d903      	bls.n	8000a96 <__aeabi_fmul+0x12a>
 8000a8e:	2180      	movs	r1, #128	; 0x80
 8000a90:	0249      	lsls	r1, r1, #9
 8000a92:	468c      	mov	ip, r1
 8000a94:	4464      	add	r4, ip
 8000a96:	041b      	lsls	r3, r3, #16
 8000a98:	0c1b      	lsrs	r3, r3, #16
 8000a9a:	0410      	lsls	r0, r2, #16
 8000a9c:	18c0      	adds	r0, r0, r3
 8000a9e:	0183      	lsls	r3, r0, #6
 8000aa0:	1e5e      	subs	r6, r3, #1
 8000aa2:	41b3      	sbcs	r3, r6
 8000aa4:	0e80      	lsrs	r0, r0, #26
 8000aa6:	4318      	orrs	r0, r3
 8000aa8:	0c13      	lsrs	r3, r2, #16
 8000aaa:	191b      	adds	r3, r3, r4
 8000aac:	019b      	lsls	r3, r3, #6
 8000aae:	4303      	orrs	r3, r0
 8000ab0:	001c      	movs	r4, r3
 8000ab2:	0123      	lsls	r3, r4, #4
 8000ab4:	d579      	bpl.n	8000baa <__aeabi_fmul+0x23e>
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	0862      	lsrs	r2, r4, #1
 8000aba:	401c      	ands	r4, r3
 8000abc:	4314      	orrs	r4, r2
 8000abe:	9a01      	ldr	r2, [sp, #4]
 8000ac0:	327f      	adds	r2, #127	; 0x7f
 8000ac2:	2a00      	cmp	r2, #0
 8000ac4:	dd4d      	ble.n	8000b62 <__aeabi_fmul+0x1f6>
 8000ac6:	0763      	lsls	r3, r4, #29
 8000ac8:	d004      	beq.n	8000ad4 <__aeabi_fmul+0x168>
 8000aca:	230f      	movs	r3, #15
 8000acc:	4023      	ands	r3, r4
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d000      	beq.n	8000ad4 <__aeabi_fmul+0x168>
 8000ad2:	3404      	adds	r4, #4
 8000ad4:	0123      	lsls	r3, r4, #4
 8000ad6:	d503      	bpl.n	8000ae0 <__aeabi_fmul+0x174>
 8000ad8:	4b3c      	ldr	r3, [pc, #240]	; (8000bcc <__aeabi_fmul+0x260>)
 8000ada:	9a01      	ldr	r2, [sp, #4]
 8000adc:	401c      	ands	r4, r3
 8000ade:	3280      	adds	r2, #128	; 0x80
 8000ae0:	2afe      	cmp	r2, #254	; 0xfe
 8000ae2:	dcbc      	bgt.n	8000a5e <__aeabi_fmul+0xf2>
 8000ae4:	01a3      	lsls	r3, r4, #6
 8000ae6:	0a5b      	lsrs	r3, r3, #9
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	e79a      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000aec:	230c      	movs	r3, #12
 8000aee:	469a      	mov	sl, r3
 8000af0:	3b09      	subs	r3, #9
 8000af2:	25ff      	movs	r5, #255	; 0xff
 8000af4:	469b      	mov	fp, r3
 8000af6:	e754      	b.n	80009a2 <__aeabi_fmul+0x36>
 8000af8:	0018      	movs	r0, r3
 8000afa:	f000 fab7 	bl	800106c <__clzsi2>
 8000afe:	464a      	mov	r2, r9
 8000b00:	1f43      	subs	r3, r0, #5
 8000b02:	2576      	movs	r5, #118	; 0x76
 8000b04:	409a      	lsls	r2, r3
 8000b06:	2300      	movs	r3, #0
 8000b08:	426d      	negs	r5, r5
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	1a2d      	subs	r5, r5, r0
 8000b0e:	469a      	mov	sl, r3
 8000b10:	469b      	mov	fp, r3
 8000b12:	e746      	b.n	80009a2 <__aeabi_fmul+0x36>
 8000b14:	4652      	mov	r2, sl
 8000b16:	2303      	movs	r3, #3
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	4692      	mov	sl, r2
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	e750      	b.n	80009c2 <__aeabi_fmul+0x56>
 8000b20:	0020      	movs	r0, r4
 8000b22:	f000 faa3 	bl	800106c <__clzsi2>
 8000b26:	1f43      	subs	r3, r0, #5
 8000b28:	1a2d      	subs	r5, r5, r0
 8000b2a:	409c      	lsls	r4, r3
 8000b2c:	3d76      	subs	r5, #118	; 0x76
 8000b2e:	2000      	movs	r0, #0
 8000b30:	e747      	b.n	80009c2 <__aeabi_fmul+0x56>
 8000b32:	2380      	movs	r3, #128	; 0x80
 8000b34:	2700      	movs	r7, #0
 8000b36:	03db      	lsls	r3, r3, #15
 8000b38:	22ff      	movs	r2, #255	; 0xff
 8000b3a:	e772      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000b3c:	4642      	mov	r2, r8
 8000b3e:	e766      	b.n	8000a0e <__aeabi_fmul+0xa2>
 8000b40:	464c      	mov	r4, r9
 8000b42:	0032      	movs	r2, r6
 8000b44:	4658      	mov	r0, fp
 8000b46:	e762      	b.n	8000a0e <__aeabi_fmul+0xa2>
 8000b48:	2380      	movs	r3, #128	; 0x80
 8000b4a:	464a      	mov	r2, r9
 8000b4c:	03db      	lsls	r3, r3, #15
 8000b4e:	421a      	tst	r2, r3
 8000b50:	d022      	beq.n	8000b98 <__aeabi_fmul+0x22c>
 8000b52:	421c      	tst	r4, r3
 8000b54:	d120      	bne.n	8000b98 <__aeabi_fmul+0x22c>
 8000b56:	4323      	orrs	r3, r4
 8000b58:	025b      	lsls	r3, r3, #9
 8000b5a:	0a5b      	lsrs	r3, r3, #9
 8000b5c:	4647      	mov	r7, r8
 8000b5e:	22ff      	movs	r2, #255	; 0xff
 8000b60:	e75f      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000b62:	2301      	movs	r3, #1
 8000b64:	1a9a      	subs	r2, r3, r2
 8000b66:	2a1b      	cmp	r2, #27
 8000b68:	dc21      	bgt.n	8000bae <__aeabi_fmul+0x242>
 8000b6a:	0023      	movs	r3, r4
 8000b6c:	9901      	ldr	r1, [sp, #4]
 8000b6e:	40d3      	lsrs	r3, r2
 8000b70:	319e      	adds	r1, #158	; 0x9e
 8000b72:	408c      	lsls	r4, r1
 8000b74:	001a      	movs	r2, r3
 8000b76:	0023      	movs	r3, r4
 8000b78:	1e5c      	subs	r4, r3, #1
 8000b7a:	41a3      	sbcs	r3, r4
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	075a      	lsls	r2, r3, #29
 8000b80:	d004      	beq.n	8000b8c <__aeabi_fmul+0x220>
 8000b82:	220f      	movs	r2, #15
 8000b84:	401a      	ands	r2, r3
 8000b86:	2a04      	cmp	r2, #4
 8000b88:	d000      	beq.n	8000b8c <__aeabi_fmul+0x220>
 8000b8a:	3304      	adds	r3, #4
 8000b8c:	015a      	lsls	r2, r3, #5
 8000b8e:	d411      	bmi.n	8000bb4 <__aeabi_fmul+0x248>
 8000b90:	019b      	lsls	r3, r3, #6
 8000b92:	0a5b      	lsrs	r3, r3, #9
 8000b94:	2200      	movs	r2, #0
 8000b96:	e744      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000b98:	2380      	movs	r3, #128	; 0x80
 8000b9a:	464a      	mov	r2, r9
 8000b9c:	03db      	lsls	r3, r3, #15
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	025b      	lsls	r3, r3, #9
 8000ba2:	0a5b      	lsrs	r3, r3, #9
 8000ba4:	0037      	movs	r7, r6
 8000ba6:	22ff      	movs	r2, #255	; 0xff
 8000ba8:	e73b      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000baa:	9501      	str	r5, [sp, #4]
 8000bac:	e787      	b.n	8000abe <__aeabi_fmul+0x152>
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	e736      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	e733      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	03db      	lsls	r3, r3, #15
 8000bbe:	4323      	orrs	r3, r4
 8000bc0:	025b      	lsls	r3, r3, #9
 8000bc2:	0a5b      	lsrs	r3, r3, #9
 8000bc4:	22ff      	movs	r2, #255	; 0xff
 8000bc6:	e72c      	b.n	8000a22 <__aeabi_fmul+0xb6>
 8000bc8:	08005e70 	.word	0x08005e70
 8000bcc:	f7ffffff 	.word	0xf7ffffff

08000bd0 <__aeabi_fsub>:
 8000bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bd2:	4647      	mov	r7, r8
 8000bd4:	46ce      	mov	lr, r9
 8000bd6:	0044      	lsls	r4, r0, #1
 8000bd8:	0fc2      	lsrs	r2, r0, #31
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	0247      	lsls	r7, r0, #9
 8000bde:	0248      	lsls	r0, r1, #9
 8000be0:	0a40      	lsrs	r0, r0, #9
 8000be2:	4684      	mov	ip, r0
 8000be4:	4666      	mov	r6, ip
 8000be6:	0048      	lsls	r0, r1, #1
 8000be8:	0a7f      	lsrs	r7, r7, #9
 8000bea:	0e24      	lsrs	r4, r4, #24
 8000bec:	00f6      	lsls	r6, r6, #3
 8000bee:	0025      	movs	r5, r4
 8000bf0:	4690      	mov	r8, r2
 8000bf2:	00fb      	lsls	r3, r7, #3
 8000bf4:	0e00      	lsrs	r0, r0, #24
 8000bf6:	0fc9      	lsrs	r1, r1, #31
 8000bf8:	46b1      	mov	r9, r6
 8000bfa:	28ff      	cmp	r0, #255	; 0xff
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_fsub+0x30>
 8000bfe:	e085      	b.n	8000d0c <__aeabi_fsub+0x13c>
 8000c00:	2601      	movs	r6, #1
 8000c02:	4071      	eors	r1, r6
 8000c04:	1a26      	subs	r6, r4, r0
 8000c06:	4291      	cmp	r1, r2
 8000c08:	d057      	beq.n	8000cba <__aeabi_fsub+0xea>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	dd43      	ble.n	8000c96 <__aeabi_fsub+0xc6>
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d000      	beq.n	8000c14 <__aeabi_fsub+0x44>
 8000c12:	e07f      	b.n	8000d14 <__aeabi_fsub+0x144>
 8000c14:	4649      	mov	r1, r9
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d100      	bne.n	8000c1c <__aeabi_fsub+0x4c>
 8000c1a:	e0aa      	b.n	8000d72 <__aeabi_fsub+0x1a2>
 8000c1c:	3e01      	subs	r6, #1
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d000      	beq.n	8000c24 <__aeabi_fsub+0x54>
 8000c22:	e0f7      	b.n	8000e14 <__aeabi_fsub+0x244>
 8000c24:	1a5b      	subs	r3, r3, r1
 8000c26:	015a      	lsls	r2, r3, #5
 8000c28:	d400      	bmi.n	8000c2c <__aeabi_fsub+0x5c>
 8000c2a:	e08b      	b.n	8000d44 <__aeabi_fsub+0x174>
 8000c2c:	019b      	lsls	r3, r3, #6
 8000c2e:	099c      	lsrs	r4, r3, #6
 8000c30:	0020      	movs	r0, r4
 8000c32:	f000 fa1b 	bl	800106c <__clzsi2>
 8000c36:	3805      	subs	r0, #5
 8000c38:	4084      	lsls	r4, r0
 8000c3a:	4285      	cmp	r5, r0
 8000c3c:	dd00      	ble.n	8000c40 <__aeabi_fsub+0x70>
 8000c3e:	e0d3      	b.n	8000de8 <__aeabi_fsub+0x218>
 8000c40:	1b45      	subs	r5, r0, r5
 8000c42:	0023      	movs	r3, r4
 8000c44:	2020      	movs	r0, #32
 8000c46:	3501      	adds	r5, #1
 8000c48:	40eb      	lsrs	r3, r5
 8000c4a:	1b45      	subs	r5, r0, r5
 8000c4c:	40ac      	lsls	r4, r5
 8000c4e:	1e62      	subs	r2, r4, #1
 8000c50:	4194      	sbcs	r4, r2
 8000c52:	4323      	orrs	r3, r4
 8000c54:	2407      	movs	r4, #7
 8000c56:	2500      	movs	r5, #0
 8000c58:	401c      	ands	r4, r3
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	4641      	mov	r1, r8
 8000c5e:	400a      	ands	r2, r1
 8000c60:	2c00      	cmp	r4, #0
 8000c62:	d004      	beq.n	8000c6e <__aeabi_fsub+0x9e>
 8000c64:	210f      	movs	r1, #15
 8000c66:	4019      	ands	r1, r3
 8000c68:	2904      	cmp	r1, #4
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_fsub+0x9e>
 8000c6c:	3304      	adds	r3, #4
 8000c6e:	0159      	lsls	r1, r3, #5
 8000c70:	d400      	bmi.n	8000c74 <__aeabi_fsub+0xa4>
 8000c72:	e080      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000c74:	3501      	adds	r5, #1
 8000c76:	b2ec      	uxtb	r4, r5
 8000c78:	2dff      	cmp	r5, #255	; 0xff
 8000c7a:	d000      	beq.n	8000c7e <__aeabi_fsub+0xae>
 8000c7c:	e0a3      	b.n	8000dc6 <__aeabi_fsub+0x1f6>
 8000c7e:	24ff      	movs	r4, #255	; 0xff
 8000c80:	2300      	movs	r3, #0
 8000c82:	025b      	lsls	r3, r3, #9
 8000c84:	05e4      	lsls	r4, r4, #23
 8000c86:	0a58      	lsrs	r0, r3, #9
 8000c88:	07d2      	lsls	r2, r2, #31
 8000c8a:	4320      	orrs	r0, r4
 8000c8c:	4310      	orrs	r0, r2
 8000c8e:	bc0c      	pop	{r2, r3}
 8000c90:	4690      	mov	r8, r2
 8000c92:	4699      	mov	r9, r3
 8000c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d174      	bne.n	8000d84 <__aeabi_fsub+0x1b4>
 8000c9a:	1c60      	adds	r0, r4, #1
 8000c9c:	b2c0      	uxtb	r0, r0
 8000c9e:	2801      	cmp	r0, #1
 8000ca0:	dc00      	bgt.n	8000ca4 <__aeabi_fsub+0xd4>
 8000ca2:	e0a7      	b.n	8000df4 <__aeabi_fsub+0x224>
 8000ca4:	464a      	mov	r2, r9
 8000ca6:	1a9c      	subs	r4, r3, r2
 8000ca8:	0162      	lsls	r2, r4, #5
 8000caa:	d500      	bpl.n	8000cae <__aeabi_fsub+0xde>
 8000cac:	e0b6      	b.n	8000e1c <__aeabi_fsub+0x24c>
 8000cae:	2c00      	cmp	r4, #0
 8000cb0:	d1be      	bne.n	8000c30 <__aeabi_fsub+0x60>
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2400      	movs	r4, #0
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e7e3      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	dc00      	bgt.n	8000cc0 <__aeabi_fsub+0xf0>
 8000cbe:	e085      	b.n	8000dcc <__aeabi_fsub+0x1fc>
 8000cc0:	2800      	cmp	r0, #0
 8000cc2:	d046      	beq.n	8000d52 <__aeabi_fsub+0x182>
 8000cc4:	2cff      	cmp	r4, #255	; 0xff
 8000cc6:	d049      	beq.n	8000d5c <__aeabi_fsub+0x18c>
 8000cc8:	2280      	movs	r2, #128	; 0x80
 8000cca:	4648      	mov	r0, r9
 8000ccc:	04d2      	lsls	r2, r2, #19
 8000cce:	4310      	orrs	r0, r2
 8000cd0:	4681      	mov	r9, r0
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	2e1b      	cmp	r6, #27
 8000cd6:	dc09      	bgt.n	8000cec <__aeabi_fsub+0x11c>
 8000cd8:	2020      	movs	r0, #32
 8000cda:	464c      	mov	r4, r9
 8000cdc:	1b80      	subs	r0, r0, r6
 8000cde:	4084      	lsls	r4, r0
 8000ce0:	464a      	mov	r2, r9
 8000ce2:	0020      	movs	r0, r4
 8000ce4:	40f2      	lsrs	r2, r6
 8000ce6:	1e44      	subs	r4, r0, #1
 8000ce8:	41a0      	sbcs	r0, r4
 8000cea:	4302      	orrs	r2, r0
 8000cec:	189b      	adds	r3, r3, r2
 8000cee:	015a      	lsls	r2, r3, #5
 8000cf0:	d528      	bpl.n	8000d44 <__aeabi_fsub+0x174>
 8000cf2:	3501      	adds	r5, #1
 8000cf4:	2dff      	cmp	r5, #255	; 0xff
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fsub+0x12a>
 8000cf8:	e0a8      	b.n	8000e4c <__aeabi_fsub+0x27c>
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2407      	movs	r4, #7
 8000cfe:	4994      	ldr	r1, [pc, #592]	; (8000f50 <__aeabi_fsub+0x380>)
 8000d00:	401a      	ands	r2, r3
 8000d02:	085b      	lsrs	r3, r3, #1
 8000d04:	400b      	ands	r3, r1
 8000d06:	4313      	orrs	r3, r2
 8000d08:	401c      	ands	r4, r3
 8000d0a:	e7a6      	b.n	8000c5a <__aeabi_fsub+0x8a>
 8000d0c:	2e00      	cmp	r6, #0
 8000d0e:	d000      	beq.n	8000d12 <__aeabi_fsub+0x142>
 8000d10:	e778      	b.n	8000c04 <__aeabi_fsub+0x34>
 8000d12:	e775      	b.n	8000c00 <__aeabi_fsub+0x30>
 8000d14:	2cff      	cmp	r4, #255	; 0xff
 8000d16:	d054      	beq.n	8000dc2 <__aeabi_fsub+0x1f2>
 8000d18:	2280      	movs	r2, #128	; 0x80
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	04d2      	lsls	r2, r2, #19
 8000d1e:	4311      	orrs	r1, r2
 8000d20:	4689      	mov	r9, r1
 8000d22:	2201      	movs	r2, #1
 8000d24:	2e1b      	cmp	r6, #27
 8000d26:	dc09      	bgt.n	8000d3c <__aeabi_fsub+0x16c>
 8000d28:	2120      	movs	r1, #32
 8000d2a:	4648      	mov	r0, r9
 8000d2c:	1b89      	subs	r1, r1, r6
 8000d2e:	4088      	lsls	r0, r1
 8000d30:	464a      	mov	r2, r9
 8000d32:	0001      	movs	r1, r0
 8000d34:	40f2      	lsrs	r2, r6
 8000d36:	1e48      	subs	r0, r1, #1
 8000d38:	4181      	sbcs	r1, r0
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	1a9b      	subs	r3, r3, r2
 8000d3e:	015a      	lsls	r2, r3, #5
 8000d40:	d500      	bpl.n	8000d44 <__aeabi_fsub+0x174>
 8000d42:	e773      	b.n	8000c2c <__aeabi_fsub+0x5c>
 8000d44:	2201      	movs	r2, #1
 8000d46:	4641      	mov	r1, r8
 8000d48:	400a      	ands	r2, r1
 8000d4a:	0759      	lsls	r1, r3, #29
 8000d4c:	d000      	beq.n	8000d50 <__aeabi_fsub+0x180>
 8000d4e:	e789      	b.n	8000c64 <__aeabi_fsub+0x94>
 8000d50:	e011      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000d52:	4648      	mov	r0, r9
 8000d54:	2800      	cmp	r0, #0
 8000d56:	d158      	bne.n	8000e0a <__aeabi_fsub+0x23a>
 8000d58:	2cff      	cmp	r4, #255	; 0xff
 8000d5a:	d10c      	bne.n	8000d76 <__aeabi_fsub+0x1a6>
 8000d5c:	08db      	lsrs	r3, r3, #3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_fsub+0x194>
 8000d62:	e78c      	b.n	8000c7e <__aeabi_fsub+0xae>
 8000d64:	2080      	movs	r0, #128	; 0x80
 8000d66:	03c0      	lsls	r0, r0, #15
 8000d68:	4303      	orrs	r3, r0
 8000d6a:	025b      	lsls	r3, r3, #9
 8000d6c:	0a5b      	lsrs	r3, r3, #9
 8000d6e:	24ff      	movs	r4, #255	; 0xff
 8000d70:	e787      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000d72:	2cff      	cmp	r4, #255	; 0xff
 8000d74:	d025      	beq.n	8000dc2 <__aeabi_fsub+0x1f2>
 8000d76:	08db      	lsrs	r3, r3, #3
 8000d78:	2dff      	cmp	r5, #255	; 0xff
 8000d7a:	d0f0      	beq.n	8000d5e <__aeabi_fsub+0x18e>
 8000d7c:	025b      	lsls	r3, r3, #9
 8000d7e:	0a5b      	lsrs	r3, r3, #9
 8000d80:	b2ec      	uxtb	r4, r5
 8000d82:	e77e      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000d84:	2c00      	cmp	r4, #0
 8000d86:	d04d      	beq.n	8000e24 <__aeabi_fsub+0x254>
 8000d88:	28ff      	cmp	r0, #255	; 0xff
 8000d8a:	d018      	beq.n	8000dbe <__aeabi_fsub+0x1ee>
 8000d8c:	2480      	movs	r4, #128	; 0x80
 8000d8e:	04e4      	lsls	r4, r4, #19
 8000d90:	4272      	negs	r2, r6
 8000d92:	4323      	orrs	r3, r4
 8000d94:	2a1b      	cmp	r2, #27
 8000d96:	dd00      	ble.n	8000d9a <__aeabi_fsub+0x1ca>
 8000d98:	e0c4      	b.n	8000f24 <__aeabi_fsub+0x354>
 8000d9a:	001c      	movs	r4, r3
 8000d9c:	2520      	movs	r5, #32
 8000d9e:	40d4      	lsrs	r4, r2
 8000da0:	1aaa      	subs	r2, r5, r2
 8000da2:	4093      	lsls	r3, r2
 8000da4:	1e5a      	subs	r2, r3, #1
 8000da6:	4193      	sbcs	r3, r2
 8000da8:	4323      	orrs	r3, r4
 8000daa:	464a      	mov	r2, r9
 8000dac:	0005      	movs	r5, r0
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	4688      	mov	r8, r1
 8000db2:	e738      	b.n	8000c26 <__aeabi_fsub+0x56>
 8000db4:	1c72      	adds	r2, r6, #1
 8000db6:	d0f8      	beq.n	8000daa <__aeabi_fsub+0x1da>
 8000db8:	43f2      	mvns	r2, r6
 8000dba:	28ff      	cmp	r0, #255	; 0xff
 8000dbc:	d1ea      	bne.n	8000d94 <__aeabi_fsub+0x1c4>
 8000dbe:	000a      	movs	r2, r1
 8000dc0:	464b      	mov	r3, r9
 8000dc2:	25ff      	movs	r5, #255	; 0xff
 8000dc4:	e7d7      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000dc6:	019b      	lsls	r3, r3, #6
 8000dc8:	0a5b      	lsrs	r3, r3, #9
 8000dca:	e75a      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	d141      	bne.n	8000e54 <__aeabi_fsub+0x284>
 8000dd0:	1c65      	adds	r5, r4, #1
 8000dd2:	b2e9      	uxtb	r1, r5
 8000dd4:	2901      	cmp	r1, #1
 8000dd6:	dd45      	ble.n	8000e64 <__aeabi_fsub+0x294>
 8000dd8:	2dff      	cmp	r5, #255	; 0xff
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x20e>
 8000ddc:	e74f      	b.n	8000c7e <__aeabi_fsub+0xae>
 8000dde:	2407      	movs	r4, #7
 8000de0:	444b      	add	r3, r9
 8000de2:	085b      	lsrs	r3, r3, #1
 8000de4:	401c      	ands	r4, r3
 8000de6:	e738      	b.n	8000c5a <__aeabi_fsub+0x8a>
 8000de8:	2207      	movs	r2, #7
 8000dea:	4b5a      	ldr	r3, [pc, #360]	; (8000f54 <__aeabi_fsub+0x384>)
 8000dec:	1a2d      	subs	r5, r5, r0
 8000dee:	4023      	ands	r3, r4
 8000df0:	4014      	ands	r4, r2
 8000df2:	e732      	b.n	8000c5a <__aeabi_fsub+0x8a>
 8000df4:	2c00      	cmp	r4, #0
 8000df6:	d11d      	bne.n	8000e34 <__aeabi_fsub+0x264>
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d17a      	bne.n	8000ef2 <__aeabi_fsub+0x322>
 8000dfc:	464b      	mov	r3, r9
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d100      	bne.n	8000e04 <__aeabi_fsub+0x234>
 8000e02:	e091      	b.n	8000f28 <__aeabi_fsub+0x358>
 8000e04:	000a      	movs	r2, r1
 8000e06:	2500      	movs	r5, #0
 8000e08:	e7b5      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000e0a:	3e01      	subs	r6, #1
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d119      	bne.n	8000e44 <__aeabi_fsub+0x274>
 8000e10:	444b      	add	r3, r9
 8000e12:	e76c      	b.n	8000cee <__aeabi_fsub+0x11e>
 8000e14:	2cff      	cmp	r4, #255	; 0xff
 8000e16:	d184      	bne.n	8000d22 <__aeabi_fsub+0x152>
 8000e18:	25ff      	movs	r5, #255	; 0xff
 8000e1a:	e7ac      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000e1c:	464a      	mov	r2, r9
 8000e1e:	4688      	mov	r8, r1
 8000e20:	1ad4      	subs	r4, r2, r3
 8000e22:	e705      	b.n	8000c30 <__aeabi_fsub+0x60>
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1c5      	bne.n	8000db4 <__aeabi_fsub+0x1e4>
 8000e28:	000a      	movs	r2, r1
 8000e2a:	28ff      	cmp	r0, #255	; 0xff
 8000e2c:	d0c8      	beq.n	8000dc0 <__aeabi_fsub+0x1f0>
 8000e2e:	0005      	movs	r5, r0
 8000e30:	464b      	mov	r3, r9
 8000e32:	e7a0      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d149      	bne.n	8000ecc <__aeabi_fsub+0x2fc>
 8000e38:	464b      	mov	r3, r9
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d077      	beq.n	8000f2e <__aeabi_fsub+0x35e>
 8000e3e:	000a      	movs	r2, r1
 8000e40:	25ff      	movs	r5, #255	; 0xff
 8000e42:	e798      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000e44:	2cff      	cmp	r4, #255	; 0xff
 8000e46:	d000      	beq.n	8000e4a <__aeabi_fsub+0x27a>
 8000e48:	e743      	b.n	8000cd2 <__aeabi_fsub+0x102>
 8000e4a:	e787      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000e4c:	000a      	movs	r2, r1
 8000e4e:	24ff      	movs	r4, #255	; 0xff
 8000e50:	2300      	movs	r3, #0
 8000e52:	e716      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000e54:	2c00      	cmp	r4, #0
 8000e56:	d115      	bne.n	8000e84 <__aeabi_fsub+0x2b4>
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d157      	bne.n	8000f0c <__aeabi_fsub+0x33c>
 8000e5c:	28ff      	cmp	r0, #255	; 0xff
 8000e5e:	d1e6      	bne.n	8000e2e <__aeabi_fsub+0x25e>
 8000e60:	464b      	mov	r3, r9
 8000e62:	e77b      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000e64:	2c00      	cmp	r4, #0
 8000e66:	d120      	bne.n	8000eaa <__aeabi_fsub+0x2da>
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d057      	beq.n	8000f1c <__aeabi_fsub+0x34c>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	2900      	cmp	r1, #0
 8000e70:	d053      	beq.n	8000f1a <__aeabi_fsub+0x34a>
 8000e72:	444b      	add	r3, r9
 8000e74:	015a      	lsls	r2, r3, #5
 8000e76:	d568      	bpl.n	8000f4a <__aeabi_fsub+0x37a>
 8000e78:	2407      	movs	r4, #7
 8000e7a:	4a36      	ldr	r2, [pc, #216]	; (8000f54 <__aeabi_fsub+0x384>)
 8000e7c:	401c      	ands	r4, r3
 8000e7e:	2501      	movs	r5, #1
 8000e80:	4013      	ands	r3, r2
 8000e82:	e6ea      	b.n	8000c5a <__aeabi_fsub+0x8a>
 8000e84:	28ff      	cmp	r0, #255	; 0xff
 8000e86:	d0eb      	beq.n	8000e60 <__aeabi_fsub+0x290>
 8000e88:	2280      	movs	r2, #128	; 0x80
 8000e8a:	04d2      	lsls	r2, r2, #19
 8000e8c:	4276      	negs	r6, r6
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	2e1b      	cmp	r6, #27
 8000e92:	dc53      	bgt.n	8000f3c <__aeabi_fsub+0x36c>
 8000e94:	2520      	movs	r5, #32
 8000e96:	1bad      	subs	r5, r5, r6
 8000e98:	001a      	movs	r2, r3
 8000e9a:	40ab      	lsls	r3, r5
 8000e9c:	40f2      	lsrs	r2, r6
 8000e9e:	1e5c      	subs	r4, r3, #1
 8000ea0:	41a3      	sbcs	r3, r4
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	444b      	add	r3, r9
 8000ea6:	0005      	movs	r5, r0
 8000ea8:	e721      	b.n	8000cee <__aeabi_fsub+0x11e>
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d0d8      	beq.n	8000e60 <__aeabi_fsub+0x290>
 8000eae:	4649      	mov	r1, r9
 8000eb0:	2900      	cmp	r1, #0
 8000eb2:	d100      	bne.n	8000eb6 <__aeabi_fsub+0x2e6>
 8000eb4:	e752      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	03c9      	lsls	r1, r1, #15
 8000eba:	420f      	tst	r7, r1
 8000ebc:	d100      	bne.n	8000ec0 <__aeabi_fsub+0x2f0>
 8000ebe:	e74d      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000ec0:	4660      	mov	r0, ip
 8000ec2:	4208      	tst	r0, r1
 8000ec4:	d000      	beq.n	8000ec8 <__aeabi_fsub+0x2f8>
 8000ec6:	e749      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000ec8:	464b      	mov	r3, r9
 8000eca:	e747      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000ecc:	4648      	mov	r0, r9
 8000ece:	25ff      	movs	r5, #255	; 0xff
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	d100      	bne.n	8000ed6 <__aeabi_fsub+0x306>
 8000ed4:	e74f      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	03d2      	lsls	r2, r2, #15
 8000eda:	4217      	tst	r7, r2
 8000edc:	d004      	beq.n	8000ee8 <__aeabi_fsub+0x318>
 8000ede:	4660      	mov	r0, ip
 8000ee0:	4210      	tst	r0, r2
 8000ee2:	d101      	bne.n	8000ee8 <__aeabi_fsub+0x318>
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	4688      	mov	r8, r1
 8000ee8:	2201      	movs	r2, #1
 8000eea:	4641      	mov	r1, r8
 8000eec:	25ff      	movs	r5, #255	; 0xff
 8000eee:	400a      	ands	r2, r1
 8000ef0:	e741      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000ef2:	4648      	mov	r0, r9
 8000ef4:	2800      	cmp	r0, #0
 8000ef6:	d01f      	beq.n	8000f38 <__aeabi_fsub+0x368>
 8000ef8:	1a1a      	subs	r2, r3, r0
 8000efa:	0150      	lsls	r0, r2, #5
 8000efc:	d520      	bpl.n	8000f40 <__aeabi_fsub+0x370>
 8000efe:	464a      	mov	r2, r9
 8000f00:	2407      	movs	r4, #7
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	401c      	ands	r4, r3
 8000f06:	4688      	mov	r8, r1
 8000f08:	2500      	movs	r5, #0
 8000f0a:	e6a6      	b.n	8000c5a <__aeabi_fsub+0x8a>
 8000f0c:	1c74      	adds	r4, r6, #1
 8000f0e:	d0c9      	beq.n	8000ea4 <__aeabi_fsub+0x2d4>
 8000f10:	43f6      	mvns	r6, r6
 8000f12:	28ff      	cmp	r0, #255	; 0xff
 8000f14:	d1bc      	bne.n	8000e90 <__aeabi_fsub+0x2c0>
 8000f16:	464b      	mov	r3, r9
 8000f18:	e720      	b.n	8000d5c <__aeabi_fsub+0x18c>
 8000f1a:	4699      	mov	r9, r3
 8000f1c:	464b      	mov	r3, r9
 8000f1e:	2500      	movs	r5, #0
 8000f20:	08db      	lsrs	r3, r3, #3
 8000f22:	e72b      	b.n	8000d7c <__aeabi_fsub+0x1ac>
 8000f24:	2301      	movs	r3, #1
 8000f26:	e740      	b.n	8000daa <__aeabi_fsub+0x1da>
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	e6a9      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000f2e:	2380      	movs	r3, #128	; 0x80
 8000f30:	2200      	movs	r2, #0
 8000f32:	03db      	lsls	r3, r3, #15
 8000f34:	24ff      	movs	r4, #255	; 0xff
 8000f36:	e6a4      	b.n	8000c82 <__aeabi_fsub+0xb2>
 8000f38:	2500      	movs	r5, #0
 8000f3a:	e71c      	b.n	8000d76 <__aeabi_fsub+0x1a6>
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e7b1      	b.n	8000ea4 <__aeabi_fsub+0x2d4>
 8000f40:	2a00      	cmp	r2, #0
 8000f42:	d0f1      	beq.n	8000f28 <__aeabi_fsub+0x358>
 8000f44:	0013      	movs	r3, r2
 8000f46:	2500      	movs	r5, #0
 8000f48:	e6fc      	b.n	8000d44 <__aeabi_fsub+0x174>
 8000f4a:	2500      	movs	r5, #0
 8000f4c:	e6fa      	b.n	8000d44 <__aeabi_fsub+0x174>
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	7dffffff 	.word	0x7dffffff
 8000f54:	fbffffff 	.word	0xfbffffff

08000f58 <__aeabi_i2f>:
 8000f58:	b570      	push	{r4, r5, r6, lr}
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	d03d      	beq.n	8000fda <__aeabi_i2f+0x82>
 8000f5e:	17c3      	asrs	r3, r0, #31
 8000f60:	18c5      	adds	r5, r0, r3
 8000f62:	405d      	eors	r5, r3
 8000f64:	0fc4      	lsrs	r4, r0, #31
 8000f66:	0028      	movs	r0, r5
 8000f68:	f000 f880 	bl	800106c <__clzsi2>
 8000f6c:	229e      	movs	r2, #158	; 0x9e
 8000f6e:	1a12      	subs	r2, r2, r0
 8000f70:	2a96      	cmp	r2, #150	; 0x96
 8000f72:	dc07      	bgt.n	8000f84 <__aeabi_i2f+0x2c>
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	2808      	cmp	r0, #8
 8000f78:	dd33      	ble.n	8000fe2 <__aeabi_i2f+0x8a>
 8000f7a:	3808      	subs	r0, #8
 8000f7c:	4085      	lsls	r5, r0
 8000f7e:	0268      	lsls	r0, r5, #9
 8000f80:	0a40      	lsrs	r0, r0, #9
 8000f82:	e023      	b.n	8000fcc <__aeabi_i2f+0x74>
 8000f84:	2a99      	cmp	r2, #153	; 0x99
 8000f86:	dd0b      	ble.n	8000fa0 <__aeabi_i2f+0x48>
 8000f88:	2305      	movs	r3, #5
 8000f8a:	0029      	movs	r1, r5
 8000f8c:	1a1b      	subs	r3, r3, r0
 8000f8e:	40d9      	lsrs	r1, r3
 8000f90:	0003      	movs	r3, r0
 8000f92:	331b      	adds	r3, #27
 8000f94:	409d      	lsls	r5, r3
 8000f96:	002b      	movs	r3, r5
 8000f98:	1e5d      	subs	r5, r3, #1
 8000f9a:	41ab      	sbcs	r3, r5
 8000f9c:	4319      	orrs	r1, r3
 8000f9e:	000d      	movs	r5, r1
 8000fa0:	2805      	cmp	r0, #5
 8000fa2:	dd01      	ble.n	8000fa8 <__aeabi_i2f+0x50>
 8000fa4:	1f43      	subs	r3, r0, #5
 8000fa6:	409d      	lsls	r5, r3
 8000fa8:	002b      	movs	r3, r5
 8000faa:	490f      	ldr	r1, [pc, #60]	; (8000fe8 <__aeabi_i2f+0x90>)
 8000fac:	400b      	ands	r3, r1
 8000fae:	076e      	lsls	r6, r5, #29
 8000fb0:	d009      	beq.n	8000fc6 <__aeabi_i2f+0x6e>
 8000fb2:	260f      	movs	r6, #15
 8000fb4:	4035      	ands	r5, r6
 8000fb6:	2d04      	cmp	r5, #4
 8000fb8:	d005      	beq.n	8000fc6 <__aeabi_i2f+0x6e>
 8000fba:	3304      	adds	r3, #4
 8000fbc:	015d      	lsls	r5, r3, #5
 8000fbe:	d502      	bpl.n	8000fc6 <__aeabi_i2f+0x6e>
 8000fc0:	229f      	movs	r2, #159	; 0x9f
 8000fc2:	400b      	ands	r3, r1
 8000fc4:	1a12      	subs	r2, r2, r0
 8000fc6:	019b      	lsls	r3, r3, #6
 8000fc8:	0a58      	lsrs	r0, r3, #9
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	0240      	lsls	r0, r0, #9
 8000fce:	05d2      	lsls	r2, r2, #23
 8000fd0:	0a40      	lsrs	r0, r0, #9
 8000fd2:	07e4      	lsls	r4, r4, #31
 8000fd4:	4310      	orrs	r0, r2
 8000fd6:	4320      	orrs	r0, r4
 8000fd8:	bd70      	pop	{r4, r5, r6, pc}
 8000fda:	2400      	movs	r4, #0
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2000      	movs	r0, #0
 8000fe0:	e7f4      	b.n	8000fcc <__aeabi_i2f+0x74>
 8000fe2:	0268      	lsls	r0, r5, #9
 8000fe4:	0a40      	lsrs	r0, r0, #9
 8000fe6:	e7f1      	b.n	8000fcc <__aeabi_i2f+0x74>
 8000fe8:	fbffffff 	.word	0xfbffffff

08000fec <__aeabi_ui2f>:
 8000fec:	b570      	push	{r4, r5, r6, lr}
 8000fee:	1e04      	subs	r4, r0, #0
 8000ff0:	d034      	beq.n	800105c <__aeabi_ui2f+0x70>
 8000ff2:	f000 f83b 	bl	800106c <__clzsi2>
 8000ff6:	229e      	movs	r2, #158	; 0x9e
 8000ff8:	1a12      	subs	r2, r2, r0
 8000ffa:	2a96      	cmp	r2, #150	; 0x96
 8000ffc:	dc07      	bgt.n	800100e <__aeabi_ui2f+0x22>
 8000ffe:	b2d2      	uxtb	r2, r2
 8001000:	2808      	cmp	r0, #8
 8001002:	dd2e      	ble.n	8001062 <__aeabi_ui2f+0x76>
 8001004:	3808      	subs	r0, #8
 8001006:	4084      	lsls	r4, r0
 8001008:	0260      	lsls	r0, r4, #9
 800100a:	0a40      	lsrs	r0, r0, #9
 800100c:	e021      	b.n	8001052 <__aeabi_ui2f+0x66>
 800100e:	2a99      	cmp	r2, #153	; 0x99
 8001010:	dd09      	ble.n	8001026 <__aeabi_ui2f+0x3a>
 8001012:	0003      	movs	r3, r0
 8001014:	0021      	movs	r1, r4
 8001016:	331b      	adds	r3, #27
 8001018:	4099      	lsls	r1, r3
 800101a:	1e4b      	subs	r3, r1, #1
 800101c:	4199      	sbcs	r1, r3
 800101e:	2305      	movs	r3, #5
 8001020:	1a1b      	subs	r3, r3, r0
 8001022:	40dc      	lsrs	r4, r3
 8001024:	430c      	orrs	r4, r1
 8001026:	2805      	cmp	r0, #5
 8001028:	dd01      	ble.n	800102e <__aeabi_ui2f+0x42>
 800102a:	1f43      	subs	r3, r0, #5
 800102c:	409c      	lsls	r4, r3
 800102e:	0023      	movs	r3, r4
 8001030:	490d      	ldr	r1, [pc, #52]	; (8001068 <__aeabi_ui2f+0x7c>)
 8001032:	400b      	ands	r3, r1
 8001034:	0765      	lsls	r5, r4, #29
 8001036:	d009      	beq.n	800104c <__aeabi_ui2f+0x60>
 8001038:	250f      	movs	r5, #15
 800103a:	402c      	ands	r4, r5
 800103c:	2c04      	cmp	r4, #4
 800103e:	d005      	beq.n	800104c <__aeabi_ui2f+0x60>
 8001040:	3304      	adds	r3, #4
 8001042:	015c      	lsls	r4, r3, #5
 8001044:	d502      	bpl.n	800104c <__aeabi_ui2f+0x60>
 8001046:	229f      	movs	r2, #159	; 0x9f
 8001048:	400b      	ands	r3, r1
 800104a:	1a12      	subs	r2, r2, r0
 800104c:	019b      	lsls	r3, r3, #6
 800104e:	0a58      	lsrs	r0, r3, #9
 8001050:	b2d2      	uxtb	r2, r2
 8001052:	0240      	lsls	r0, r0, #9
 8001054:	05d2      	lsls	r2, r2, #23
 8001056:	0a40      	lsrs	r0, r0, #9
 8001058:	4310      	orrs	r0, r2
 800105a:	bd70      	pop	{r4, r5, r6, pc}
 800105c:	2200      	movs	r2, #0
 800105e:	2000      	movs	r0, #0
 8001060:	e7f7      	b.n	8001052 <__aeabi_ui2f+0x66>
 8001062:	0260      	lsls	r0, r4, #9
 8001064:	0a40      	lsrs	r0, r0, #9
 8001066:	e7f4      	b.n	8001052 <__aeabi_ui2f+0x66>
 8001068:	fbffffff 	.word	0xfbffffff

0800106c <__clzsi2>:
 800106c:	211c      	movs	r1, #28
 800106e:	2301      	movs	r3, #1
 8001070:	041b      	lsls	r3, r3, #16
 8001072:	4298      	cmp	r0, r3
 8001074:	d301      	bcc.n	800107a <__clzsi2+0xe>
 8001076:	0c00      	lsrs	r0, r0, #16
 8001078:	3910      	subs	r1, #16
 800107a:	0a1b      	lsrs	r3, r3, #8
 800107c:	4298      	cmp	r0, r3
 800107e:	d301      	bcc.n	8001084 <__clzsi2+0x18>
 8001080:	0a00      	lsrs	r0, r0, #8
 8001082:	3908      	subs	r1, #8
 8001084:	091b      	lsrs	r3, r3, #4
 8001086:	4298      	cmp	r0, r3
 8001088:	d301      	bcc.n	800108e <__clzsi2+0x22>
 800108a:	0900      	lsrs	r0, r0, #4
 800108c:	3904      	subs	r1, #4
 800108e:	a202      	add	r2, pc, #8	; (adr r2, 8001098 <__clzsi2+0x2c>)
 8001090:	5c10      	ldrb	r0, [r2, r0]
 8001092:	1840      	adds	r0, r0, r1
 8001094:	4770      	bx	lr
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	02020304 	.word	0x02020304
 800109c:	01010101 	.word	0x01010101
	...

080010a8 <__clzdi2>:
 80010a8:	b510      	push	{r4, lr}
 80010aa:	2900      	cmp	r1, #0
 80010ac:	d103      	bne.n	80010b6 <__clzdi2+0xe>
 80010ae:	f7ff ffdd 	bl	800106c <__clzsi2>
 80010b2:	3020      	adds	r0, #32
 80010b4:	e002      	b.n	80010bc <__clzdi2+0x14>
 80010b6:	1c08      	adds	r0, r1, #0
 80010b8:	f7ff ffd8 	bl	800106c <__clzsi2>
 80010bc:	bd10      	pop	{r4, pc}
 80010be:	46c0      	nop			; (mov r8, r8)

080010c0 <pi_controller>:


//float pid_controller(float soll_wert, float ist_wert, pid.Kp, pid.Ki, pid.Kd);

float pi_controller(float ist_wert)
{
 80010c0:	b590      	push	{r4, r7, lr}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]




	error = set_humidity - ist_wert;
 80010c8:	4b4d      	ldr	r3, [pc, #308]	; (8001200 <pi_controller+0x140>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	1c18      	adds	r0, r3, #0
 80010d0:	f7ff fd7e 	bl	8000bd0 <__aeabi_fsub>
 80010d4:	1c03      	adds	r3, r0, #0
 80010d6:	1c1a      	adds	r2, r3, #0
 80010d8:	4b4a      	ldr	r3, [pc, #296]	; (8001204 <pi_controller+0x144>)
 80010da:	601a      	str	r2, [r3, #0]
	error_integral += error;
 80010dc:	4b4a      	ldr	r3, [pc, #296]	; (8001208 <pi_controller+0x148>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4b48      	ldr	r3, [pc, #288]	; (8001204 <pi_controller+0x144>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	1c19      	adds	r1, r3, #0
 80010e6:	1c10      	adds	r0, r2, #0
 80010e8:	f7ff f9e0 	bl	80004ac <__aeabi_fadd>
 80010ec:	1c03      	adds	r3, r0, #0
 80010ee:	1c1a      	adds	r2, r3, #0
 80010f0:	4b45      	ldr	r3, [pc, #276]	; (8001208 <pi_controller+0x148>)
 80010f2:	601a      	str	r2, [r3, #0]

	//Integralfehler begrenzen (Anti-Windup)
	if(error_integral > max_error_integral){
 80010f4:	4b45      	ldr	r3, [pc, #276]	; (800120c <pi_controller+0x14c>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	0018      	movs	r0, r3
 80010fa:	f7ff ff2d 	bl	8000f58 <__aeabi_i2f>
 80010fe:	1c02      	adds	r2, r0, #0
 8001100:	4b41      	ldr	r3, [pc, #260]	; (8001208 <pi_controller+0x148>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	1c19      	adds	r1, r3, #0
 8001106:	1c10      	adds	r0, r2, #0
 8001108:	f7ff f89c 	bl	8000244 <__aeabi_fcmplt>
 800110c:	1e03      	subs	r3, r0, #0
 800110e:	d008      	beq.n	8001122 <pi_controller+0x62>
		error_integral = max_error_integral;
 8001110:	4b3e      	ldr	r3, [pc, #248]	; (800120c <pi_controller+0x14c>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	0018      	movs	r0, r3
 8001116:	f7ff ff69 	bl	8000fec <__aeabi_ui2f>
 800111a:	1c02      	adds	r2, r0, #0
 800111c:	4b3a      	ldr	r3, [pc, #232]	; (8001208 <pi_controller+0x148>)
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e015      	b.n	800114e <pi_controller+0x8e>
	}
	else if(error_integral < min_error_integral ){
 8001122:	4b3b      	ldr	r3, [pc, #236]	; (8001210 <pi_controller+0x150>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff ff16 	bl	8000f58 <__aeabi_i2f>
 800112c:	1c02      	adds	r2, r0, #0
 800112e:	4b36      	ldr	r3, [pc, #216]	; (8001208 <pi_controller+0x148>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	1c19      	adds	r1, r3, #0
 8001134:	1c10      	adds	r0, r2, #0
 8001136:	f7ff f899 	bl	800026c <__aeabi_fcmpgt>
 800113a:	1e03      	subs	r3, r0, #0
 800113c:	d007      	beq.n	800114e <pi_controller+0x8e>
		error_integral = min_error_integral;
 800113e:	4b34      	ldr	r3, [pc, #208]	; (8001210 <pi_controller+0x150>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	0018      	movs	r0, r3
 8001144:	f7ff ff52 	bl	8000fec <__aeabi_ui2f>
 8001148:	1c02      	adds	r2, r0, #0
 800114a:	4b2f      	ldr	r3, [pc, #188]	; (8001208 <pi_controller+0x148>)
 800114c:	601a      	str	r2, [r3, #0]
	}

	pi_output = ((pi_param.kp * error) + (pi_param.ki * error_integral)) * (-1);
 800114e:	4b31      	ldr	r3, [pc, #196]	; (8001214 <pi_controller+0x154>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	0018      	movs	r0, r3
 8001154:	f7ff ff00 	bl	8000f58 <__aeabi_i2f>
 8001158:	1c02      	adds	r2, r0, #0
 800115a:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <pi_controller+0x144>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	1c19      	adds	r1, r3, #0
 8001160:	1c10      	adds	r0, r2, #0
 8001162:	f7ff fc03 	bl	800096c <__aeabi_fmul>
 8001166:	1c03      	adds	r3, r0, #0
 8001168:	1c1c      	adds	r4, r3, #0
 800116a:	4b2a      	ldr	r3, [pc, #168]	; (8001214 <pi_controller+0x154>)
 800116c:	785b      	ldrb	r3, [r3, #1]
 800116e:	0018      	movs	r0, r3
 8001170:	f7ff fef2 	bl	8000f58 <__aeabi_i2f>
 8001174:	1c02      	adds	r2, r0, #0
 8001176:	4b24      	ldr	r3, [pc, #144]	; (8001208 <pi_controller+0x148>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	1c19      	adds	r1, r3, #0
 800117c:	1c10      	adds	r0, r2, #0
 800117e:	f7ff fbf5 	bl	800096c <__aeabi_fmul>
 8001182:	1c03      	adds	r3, r0, #0
 8001184:	1c19      	adds	r1, r3, #0
 8001186:	1c20      	adds	r0, r4, #0
 8001188:	f7ff f990 	bl	80004ac <__aeabi_fadd>
 800118c:	1c03      	adds	r3, r0, #0
 800118e:	1c1a      	adds	r2, r3, #0
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	061b      	lsls	r3, r3, #24
 8001194:	405a      	eors	r2, r3
 8001196:	4b20      	ldr	r3, [pc, #128]	; (8001218 <pi_controller+0x158>)
 8001198:	601a      	str	r2, [r3, #0]

	//Stellgröße (PWM) begrenzen
	if(pi_output > htim2.Init.Period){
 800119a:	4b20      	ldr	r3, [pc, #128]	; (800121c <pi_controller+0x15c>)
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	0018      	movs	r0, r3
 80011a0:	f7ff ff24 	bl	8000fec <__aeabi_ui2f>
 80011a4:	1c02      	adds	r2, r0, #0
 80011a6:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <pi_controller+0x158>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	1c19      	adds	r1, r3, #0
 80011ac:	1c10      	adds	r0, r2, #0
 80011ae:	f7ff f849 	bl	8000244 <__aeabi_fcmplt>
 80011b2:	1e03      	subs	r3, r0, #0
 80011b4:	d008      	beq.n	80011c8 <pi_controller+0x108>
		pi_output = htim2.Init.Period;
 80011b6:	4b19      	ldr	r3, [pc, #100]	; (800121c <pi_controller+0x15c>)
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	0018      	movs	r0, r3
 80011bc:	f7ff ff16 	bl	8000fec <__aeabi_ui2f>
 80011c0:	1c02      	adds	r2, r0, #0
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <pi_controller+0x158>)
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	e015      	b.n	80011f4 <pi_controller+0x134>
	}
	else if(pi_output < min_pwm_val){
 80011c8:	4b15      	ldr	r3, [pc, #84]	; (8001220 <pi_controller+0x160>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff fec3 	bl	8000f58 <__aeabi_i2f>
 80011d2:	1c02      	adds	r2, r0, #0
 80011d4:	4b10      	ldr	r3, [pc, #64]	; (8001218 <pi_controller+0x158>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	1c19      	adds	r1, r3, #0
 80011da:	1c10      	adds	r0, r2, #0
 80011dc:	f7ff f846 	bl	800026c <__aeabi_fcmpgt>
 80011e0:	1e03      	subs	r3, r0, #0
 80011e2:	d007      	beq.n	80011f4 <pi_controller+0x134>
		pi_output = min_pwm_val;
 80011e4:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <pi_controller+0x160>)
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	0018      	movs	r0, r3
 80011ea:	f7ff feff 	bl	8000fec <__aeabi_ui2f>
 80011ee:	1c02      	adds	r2, r0, #0
 80011f0:	4b09      	ldr	r3, [pc, #36]	; (8001218 <pi_controller+0x158>)
 80011f2:	601a      	str	r2, [r3, #0]
	}
	return pi_output;
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <pi_controller+0x158>)
 80011f6:	681b      	ldr	r3, [r3, #0]
}
 80011f8:	1c18      	adds	r0, r3, #0
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b003      	add	sp, #12
 80011fe:	bd90      	pop	{r4, r7, pc}
 8001200:	08005eb4 	.word	0x08005eb4
 8001204:	2000002c 	.word	0x2000002c
 8001208:	20000030 	.word	0x20000030
 800120c:	08005eb8 	.word	0x08005eb8
 8001210:	08005eba 	.word	0x08005eba
 8001214:	20000000 	.word	0x20000000
 8001218:	20000034 	.word	0x20000034
 800121c:	200000c8 	.word	0x200000c8
 8001220:	08005eb2 	.word	0x08005eb2

08001224 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b08b      	sub	sp, #44	; 0x2c
 8001228:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122a:	2414      	movs	r4, #20
 800122c:	193b      	adds	r3, r7, r4
 800122e:	0018      	movs	r0, r3
 8001230:	2314      	movs	r3, #20
 8001232:	001a      	movs	r2, r3
 8001234:	2100      	movs	r1, #0
 8001236:	f004 fe07 	bl	8005e48 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800123a:	4b4d      	ldr	r3, [pc, #308]	; (8001370 <MX_GPIO_Init+0x14c>)
 800123c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800123e:	4b4c      	ldr	r3, [pc, #304]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001240:	2104      	movs	r1, #4
 8001242:	430a      	orrs	r2, r1
 8001244:	62da      	str	r2, [r3, #44]	; 0x2c
 8001246:	4b4a      	ldr	r3, [pc, #296]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124a:	2204      	movs	r2, #4
 800124c:	4013      	ands	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001252:	4b47      	ldr	r3, [pc, #284]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001256:	4b46      	ldr	r3, [pc, #280]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001258:	2180      	movs	r1, #128	; 0x80
 800125a:	430a      	orrs	r2, r1
 800125c:	62da      	str	r2, [r3, #44]	; 0x2c
 800125e:	4b44      	ldr	r3, [pc, #272]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001262:	2280      	movs	r2, #128	; 0x80
 8001264:	4013      	ands	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800126a:	4b41      	ldr	r3, [pc, #260]	; (8001370 <MX_GPIO_Init+0x14c>)
 800126c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800126e:	4b40      	ldr	r3, [pc, #256]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001270:	2101      	movs	r1, #1
 8001272:	430a      	orrs	r2, r1
 8001274:	62da      	str	r2, [r3, #44]	; 0x2c
 8001276:	4b3e      	ldr	r3, [pc, #248]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800127a:	2201      	movs	r2, #1
 800127c:	4013      	ands	r3, r2
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	4b3b      	ldr	r3, [pc, #236]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001286:	4b3a      	ldr	r3, [pc, #232]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001288:	2102      	movs	r1, #2
 800128a:	430a      	orrs	r2, r1
 800128c:	62da      	str	r2, [r3, #44]	; 0x2c
 800128e:	4b38      	ldr	r3, [pc, #224]	; (8001370 <MX_GPIO_Init+0x14c>)
 8001290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001292:	2202      	movs	r2, #2
 8001294:	4013      	ands	r3, r2
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SEL5_Pin|SEL4_Pin|SEL3_Pin, GPIO_PIN_RESET);
 800129a:	23c9      	movs	r3, #201	; 0xc9
 800129c:	0159      	lsls	r1, r3, #5
 800129e:	23a0      	movs	r3, #160	; 0xa0
 80012a0:	05db      	lsls	r3, r3, #23
 80012a2:	2200      	movs	r2, #0
 80012a4:	0018      	movs	r0, r3
 80012a6:	f001 fa45 	bl	8002734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|SEL8_Pin|SEL2_Pin|SEL1_Pin, GPIO_PIN_RESET);
 80012aa:	4932      	ldr	r1, [pc, #200]	; (8001374 <MX_GPIO_Init+0x150>)
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <MX_GPIO_Init+0x154>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	0018      	movs	r0, r3
 80012b2:	f001 fa3f 	bl	8002734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, GPIO_PIN_RESET);
 80012b6:	2380      	movs	r3, #128	; 0x80
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4830      	ldr	r0, [pc, #192]	; (800137c <MX_GPIO_Init+0x158>)
 80012bc:	2200      	movs	r2, #0
 80012be:	0019      	movs	r1, r3
 80012c0:	f001 fa38 	bl	8002734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012c4:	0021      	movs	r1, r4
 80012c6:	187b      	adds	r3, r7, r1
 80012c8:	2280      	movs	r2, #128	; 0x80
 80012ca:	0192      	lsls	r2, r2, #6
 80012cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	2284      	movs	r2, #132	; 0x84
 80012d2:	0392      	lsls	r2, r2, #14
 80012d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012dc:	000c      	movs	r4, r1
 80012de:	187b      	adds	r3, r7, r1
 80012e0:	4a26      	ldr	r2, [pc, #152]	; (800137c <MX_GPIO_Init+0x158>)
 80012e2:	0019      	movs	r1, r3
 80012e4:	0010      	movs	r0, r2
 80012e6:	f001 f8af 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|SEL5_Pin|SEL4_Pin|SEL3_Pin;
 80012ea:	0021      	movs	r1, r4
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	22c9      	movs	r2, #201	; 0xc9
 80012f0:	0152      	lsls	r2, r2, #5
 80012f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f4:	187b      	adds	r3, r7, r1
 80012f6:	2201      	movs	r2, #1
 80012f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	187b      	adds	r3, r7, r1
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	187b      	adds	r3, r7, r1
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	000c      	movs	r4, r1
 8001308:	187a      	adds	r2, r7, r1
 800130a:	23a0      	movs	r3, #160	; 0xa0
 800130c:	05db      	lsls	r3, r3, #23
 800130e:	0011      	movs	r1, r2
 8001310:	0018      	movs	r0, r3
 8001312:	f001 f899 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|SEL8_Pin|SEL2_Pin|SEL1_Pin;
 8001316:	0021      	movs	r1, r4
 8001318:	187b      	adds	r3, r7, r1
 800131a:	4a16      	ldr	r2, [pc, #88]	; (8001374 <MX_GPIO_Init+0x150>)
 800131c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131e:	187b      	adds	r3, r7, r1
 8001320:	2201      	movs	r2, #1
 8001322:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	187b      	adds	r3, r7, r1
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	187b      	adds	r3, r7, r1
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	000c      	movs	r4, r1
 8001332:	187b      	adds	r3, r7, r1
 8001334:	4a10      	ldr	r2, [pc, #64]	; (8001378 <MX_GPIO_Init+0x154>)
 8001336:	0019      	movs	r1, r3
 8001338:	0010      	movs	r0, r2
 800133a:	f001 f885 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEL7_Pin;
 800133e:	0021      	movs	r1, r4
 8001340:	187b      	adds	r3, r7, r1
 8001342:	2280      	movs	r2, #128	; 0x80
 8001344:	0092      	lsls	r2, r2, #2
 8001346:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001348:	187b      	adds	r3, r7, r1
 800134a:	2201      	movs	r2, #1
 800134c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	187b      	adds	r3, r7, r1
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	187b      	adds	r3, r7, r1
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SEL7_GPIO_Port, &GPIO_InitStruct);
 800135a:	187b      	adds	r3, r7, r1
 800135c:	4a07      	ldr	r2, [pc, #28]	; (800137c <MX_GPIO_Init+0x158>)
 800135e:	0019      	movs	r1, r3
 8001360:	0010      	movs	r0, r2
 8001362:	f001 f871 	bl	8002448 <HAL_GPIO_Init>

}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	46bd      	mov	sp, r7
 800136a:	b00b      	add	sp, #44	; 0x2c
 800136c:	bd90      	pop	{r4, r7, pc}
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	40021000 	.word	0x40021000
 8001374:	00000b04 	.word	0x00000b04
 8001378:	50000400 	.word	0x50000400
 800137c:	50000800 	.word	0x50000800

08001380 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001384:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 8001386:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <MX_LPTIM1_Init+0x58>)
 8001388:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800138a:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 800138c:	2200      	movs	r2, #0
 800138e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8001390:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 8001392:	22e0      	movs	r2, #224	; 0xe0
 8001394:	0112      	lsls	r2, r2, #4
 8001396:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_0;
 8001398:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
  hlptim1.Init.Trigger.ActiveEdge = LPTIM_ACTIVEEDGE_RISING;
 800139e:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 80013a0:	2280      	movs	r2, #128	; 0x80
 80013a2:	0292      	lsls	r2, r2, #10
 80013a4:	619a      	str	r2, [r3, #24]
  hlptim1.Init.Trigger.SampleTime = LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	61da      	str	r2, [r3, #28]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80013ac:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80013b2:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <MX_LPTIM1_Init+0x54>)
 80013c0:	0018      	movs	r0, r3
 80013c2:	f001 f9ef 	bl	80027a4 <HAL_LPTIM_Init>
 80013c6:	1e03      	subs	r3, r0, #0
 80013c8:	d001      	beq.n	80013ce <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 80013ca:	f000 f935 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	2000004c 	.word	0x2000004c
 80013d8:	40007c00 	.word	0x40007c00

080013dc <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	230c      	movs	r3, #12
 80013e6:	18fb      	adds	r3, r7, r3
 80013e8:	0018      	movs	r0, r3
 80013ea:	2314      	movs	r3, #20
 80013ec:	001a      	movs	r2, r3
 80013ee:	2100      	movs	r1, #0
 80013f0:	f004 fd2a 	bl	8005e48 <memset>
  if(lptimHandle->Instance==LPTIM1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a1b      	ldr	r2, [pc, #108]	; (8001468 <HAL_LPTIM_MspInit+0x8c>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d130      	bne.n	8001460 <HAL_LPTIM_MspInit+0x84>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <HAL_LPTIM_MspInit+0x90>)
 8001400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001402:	4b1a      	ldr	r3, [pc, #104]	; (800146c <HAL_LPTIM_MspInit+0x90>)
 8001404:	2180      	movs	r1, #128	; 0x80
 8001406:	0609      	lsls	r1, r1, #24
 8001408:	430a      	orrs	r2, r1
 800140a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800140c:	4b17      	ldr	r3, [pc, #92]	; (800146c <HAL_LPTIM_MspInit+0x90>)
 800140e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001410:	4b16      	ldr	r3, [pc, #88]	; (800146c <HAL_LPTIM_MspInit+0x90>)
 8001412:	2104      	movs	r1, #4
 8001414:	430a      	orrs	r2, r1
 8001416:	62da      	str	r2, [r3, #44]	; 0x2c
 8001418:	4b14      	ldr	r3, [pc, #80]	; (800146c <HAL_LPTIM_MspInit+0x90>)
 800141a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141c:	2204      	movs	r2, #4
 800141e:	4013      	ands	r3, r2
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration
    PC3     ------> LPTIM1_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001424:	210c      	movs	r1, #12
 8001426:	187b      	adds	r3, r7, r1
 8001428:	2208      	movs	r2, #8
 800142a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142c:	187b      	adds	r3, r7, r1
 800142e:	2202      	movs	r2, #2
 8001430:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	187b      	adds	r3, r7, r1
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	187b      	adds	r3, r7, r1
 800143a:	2200      	movs	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_LPTIM1;
 800143e:	187b      	adds	r3, r7, r1
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001444:	187b      	adds	r3, r7, r1
 8001446:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <HAL_LPTIM_MspInit+0x94>)
 8001448:	0019      	movs	r1, r3
 800144a:	0010      	movs	r0, r2
 800144c:	f000 fffc 	bl	8002448 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001450:	2200      	movs	r2, #0
 8001452:	2100      	movs	r1, #0
 8001454:	200d      	movs	r0, #13
 8001456:	f000 ff3d 	bl	80022d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800145a:	200d      	movs	r0, #13
 800145c:	f000 ff4f 	bl	80022fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8001460:	46c0      	nop			; (mov r8, r8)
 8001462:	46bd      	mov	sp, r7
 8001464:	b008      	add	sp, #32
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40007c00 	.word	0x40007c00
 800146c:	40021000 	.word	0x40021000
 8001470:	50000800 	.word	0x50000800

08001474 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001478:	f000 fdee 	bl	8002058 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147c:	f000 f838 	bl	80014f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001480:	f7ff fed0 	bl	8001224 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001484:	f000 fae8 	bl	8001a58 <MX_TIM2_Init>
  MX_TIM21_Init();
 8001488:	f000 fb78 	bl	8001b7c <MX_TIM21_Init>
  MX_TIM22_Init();
 800148c:	f000 fbe0 	bl	8001c50 <MX_TIM22_Init>
  MX_LPTIM1_Init();
 8001490:	f7ff ff76 	bl	8001380 <MX_LPTIM1_Init>
  MX_USART2_UART_Init();
 8001494:	f000 fd3a 	bl	8001f0c <MX_USART2_UART_Init>


 // HAL_UART_Receive_IT(&huart2, rx_data, sizeof(rx_data));


  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	0119      	lsls	r1, r3, #4
 800149c:	23a0      	movs	r3, #160	; 0xa0
 800149e:	05db      	lsls	r3, r3, #23
 80014a0:	2201      	movs	r2, #1
 80014a2:	0018      	movs	r0, r3
 80014a4:	f001 f946 	bl	8002734 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80014a8:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <main+0x6c>)
 80014aa:	2100      	movs	r1, #0
 80014ac:	0018      	movs	r0, r3
 80014ae:	f002 fc17 	bl	8003ce0 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <main+0x6c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2200      	movs	r2, #0
 80014b8:	635a      	str	r2, [r3, #52]	; 0x34
  while (1)
  {



	  statemachine_process();
 80014ba:	f000 f8c1 	bl	8001640 <statemachine_process>
	 // HAL_UART_Receive_IT(&huart2, rx_data, sizeof(rx_data));
	  HAL_UART_Transmit_IT(&huart2, tx_data, sizeof(tx_data));
 80014be:	4909      	ldr	r1, [pc, #36]	; (80014e4 <main+0x70>)
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <main+0x74>)
 80014c2:	2204      	movs	r2, #4
 80014c4:	0018      	movs	r0, r3
 80014c6:	f003 f91d 	bl	8004704 <HAL_UART_Transmit_IT>

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, new_pwm);
 80014ca:	4b08      	ldr	r3, [pc, #32]	; (80014ec <main+0x78>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b04      	ldr	r3, [pc, #16]	; (80014e0 <main+0x6c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	635a      	str	r2, [r3, #52]	; 0x34
	  //__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 3500);
	  HAL_Delay(1000);
 80014d4:	23fa      	movs	r3, #250	; 0xfa
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	0018      	movs	r0, r3
 80014da:	f000 fe2d 	bl	8002138 <HAL_Delay>
	  statemachine_process();
 80014de:	e7ec      	b.n	80014ba <main+0x46>
 80014e0:	200000c8 	.word	0x200000c8
 80014e4:	20000080 	.word	0x20000080
 80014e8:	20000148 	.word	0x20000148
 80014ec:	2000003c 	.word	0x2000003c

080014f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b09d      	sub	sp, #116	; 0x74
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	2438      	movs	r4, #56	; 0x38
 80014f8:	193b      	adds	r3, r7, r4
 80014fa:	0018      	movs	r0, r3
 80014fc:	2338      	movs	r3, #56	; 0x38
 80014fe:	001a      	movs	r2, r3
 8001500:	2100      	movs	r1, #0
 8001502:	f004 fca1 	bl	8005e48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001506:	2324      	movs	r3, #36	; 0x24
 8001508:	18fb      	adds	r3, r7, r3
 800150a:	0018      	movs	r0, r3
 800150c:	2314      	movs	r3, #20
 800150e:	001a      	movs	r2, r3
 8001510:	2100      	movs	r1, #0
 8001512:	f004 fc99 	bl	8005e48 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001516:	003b      	movs	r3, r7
 8001518:	0018      	movs	r0, r3
 800151a:	2324      	movs	r3, #36	; 0x24
 800151c:	001a      	movs	r2, r3
 800151e:	2100      	movs	r1, #0
 8001520:	f004 fc92 	bl	8005e48 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001524:	4b2d      	ldr	r3, [pc, #180]	; (80015dc <SystemClock_Config+0xec>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a2d      	ldr	r2, [pc, #180]	; (80015e0 <SystemClock_Config+0xf0>)
 800152a:	401a      	ands	r2, r3
 800152c:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <SystemClock_Config+0xec>)
 800152e:	2180      	movs	r1, #128	; 0x80
 8001530:	0109      	lsls	r1, r1, #4
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001536:	0021      	movs	r1, r4
 8001538:	187b      	adds	r3, r7, r1
 800153a:	220a      	movs	r2, #10
 800153c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800153e:	187b      	adds	r3, r7, r1
 8001540:	2201      	movs	r2, #1
 8001542:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001544:	187b      	adds	r3, r7, r1
 8001546:	2210      	movs	r2, #16
 8001548:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2201      	movs	r2, #1
 800154e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001550:	187b      	adds	r3, r7, r1
 8001552:	2202      	movs	r2, #2
 8001554:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2200      	movs	r2, #0
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800155c:	187b      	adds	r3, r7, r1
 800155e:	2280      	movs	r2, #128	; 0x80
 8001560:	02d2      	lsls	r2, r2, #11
 8001562:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001564:	187b      	adds	r3, r7, r1
 8001566:	2280      	movs	r2, #128	; 0x80
 8001568:	03d2      	lsls	r2, r2, #15
 800156a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156c:	187b      	adds	r3, r7, r1
 800156e:	0018      	movs	r0, r3
 8001570:	f001 fbea 	bl	8002d48 <HAL_RCC_OscConfig>
 8001574:	1e03      	subs	r3, r0, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001578:	f000 f85e 	bl	8001638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157c:	2124      	movs	r1, #36	; 0x24
 800157e:	187b      	adds	r3, r7, r1
 8001580:	220f      	movs	r2, #15
 8001582:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001584:	187b      	adds	r3, r7, r1
 8001586:	2203      	movs	r2, #3
 8001588:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800158a:	187b      	adds	r3, r7, r1
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001590:	187b      	adds	r3, r7, r1
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001596:	187b      	adds	r3, r7, r1
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800159c:	187b      	adds	r3, r7, r1
 800159e:	2101      	movs	r1, #1
 80015a0:	0018      	movs	r0, r3
 80015a2:	f001 ff99 	bl	80034d8 <HAL_RCC_ClockConfig>
 80015a6:	1e03      	subs	r3, r0, #0
 80015a8:	d001      	beq.n	80015ae <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80015aa:	f000 f845 	bl	8001638 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPTIM1;
 80015ae:	003b      	movs	r3, r7
 80015b0:	2282      	movs	r2, #130	; 0x82
 80015b2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015b4:	003b      	movs	r3, r7
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 80015ba:	003b      	movs	r3, r7
 80015bc:	2280      	movs	r2, #128	; 0x80
 80015be:	02d2      	lsls	r2, r2, #11
 80015c0:	61da      	str	r2, [r3, #28]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c2:	003b      	movs	r3, r7
 80015c4:	0018      	movs	r0, r3
 80015c6:	f002 f9a7 	bl	8003918 <HAL_RCCEx_PeriphCLKConfig>
 80015ca:	1e03      	subs	r3, r0, #0
 80015cc:	d001      	beq.n	80015d2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80015ce:	f000 f833 	bl	8001638 <Error_Handler>
  }
}
 80015d2:	46c0      	nop			; (mov r8, r8)
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b01d      	add	sp, #116	; 0x74
 80015d8:	bd90      	pop	{r4, r7, pc}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	40007000 	.word	0x40007000
 80015e0:	ffffe7ff 	.word	0xffffe7ff

080015e4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

	HAL_UART_Receive_IT(&huart2, rx_uart_buffer, sizeof(rx_uart_buffer));
 80015ec:	4904      	ldr	r1, [pc, #16]	; (8001600 <HAL_UART_RxCpltCallback+0x1c>)
 80015ee:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_UART_RxCpltCallback+0x20>)
 80015f0:	2207      	movs	r2, #7
 80015f2:	0018      	movs	r0, r3
 80015f4:	f003 f904 	bl	8004800 <HAL_UART_Receive_IT>
}
 80015f8:	46c0      	nop			; (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b002      	add	sp, #8
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000044 	.word	0x20000044
 8001604:	20000148 	.word	0x20000148

08001608 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]

	__NOP();
 8001610:	46c0      	nop			; (mov r8, r8)
}
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	46bd      	mov	sp, r7
 8001616:	b002      	add	sp, #8
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <HAL_LPTIM_AutoReloadMatchCallback>:

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

	flag_lptim_interrupt = FLAG_TRUE;
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <HAL_LPTIM_AutoReloadMatchCallback+0x18>)
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
}
 800162a:	46c0      	nop			; (mov r8, r8)
 800162c:	46bd      	mov	sp, r7
 800162e:	b002      	add	sp, #8
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	2000004b 	.word	0x2000004b

08001638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800163c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163e:	e7fe      	b.n	800163e <Error_Handler+0x6>

08001640 <statemachine_process>:




void statemachine_process ()
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	switch(statemachine_state)
 8001644:	4b0d      	ldr	r3, [pc, #52]	; (800167c <statemachine_process+0x3c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b04      	cmp	r3, #4
 800164a:	d813      	bhi.n	8001674 <statemachine_process+0x34>
 800164c:	009a      	lsls	r2, r3, #2
 800164e:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <statemachine_process+0x40>)
 8001650:	18d3      	adds	r3, r2, r3
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	469f      	mov	pc, r3
	{

	case STANDBY_STATE:
		statemachine_standby_state();
 8001656:	f000 f815 	bl	8001684 <statemachine_standby_state>
		break;
 800165a:	e00c      	b.n	8001676 <statemachine_process+0x36>

	case INIT_STATE:
		statemachine_init_state();
 800165c:	f000 f820 	bl	80016a0 <statemachine_init_state>
		break;
 8001660:	e009      	b.n	8001676 <statemachine_process+0x36>

	case SET_STATE:
		statemachine_set_state();
 8001662:	f000 f835 	bl	80016d0 <statemachine_set_state>
		break;
 8001666:	e006      	b.n	8001676 <statemachine_process+0x36>

	case STANDARD_STATE:
		statemachine_standard_state();
 8001668:	f000 f862 	bl	8001730 <statemachine_standard_state>
		break;
 800166c:	e003      	b.n	8001676 <statemachine_process+0x36>

	case CONTROLLED_STATE:
		statemachine_controlled_state();
 800166e:	f000 f887 	bl	8001780 <statemachine_controlled_state>
		break;
 8001672:	e000      	b.n	8001676 <statemachine_process+0x36>

	default:
		break;
 8001674:	46c0      	nop			; (mov r8, r8)
	}
}
 8001676:	46c0      	nop			; (mov r8, r8)
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000038 	.word	0x20000038
 8001680:	08005ebc 	.word	0x08005ebc

08001684 <statemachine_standby_state>:



void statemachine_standby_state(){
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	reset_all_pwm();
 8001688:	f000 f8da 	bl	8001840 <reset_all_pwm>
	stop_timers();
 800168c:	f000 f8ec 	bl	8001868 <stop_timers>
	statemachine_state = INIT_STATE;
 8001690:	4b02      	ldr	r3, [pc, #8]	; (800169c <statemachine_standby_state+0x18>)
 8001692:	2201      	movs	r2, #1
 8001694:	701a      	strb	r2, [r3, #0]
}
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000038 	.word	0x20000038

080016a0 <statemachine_init_state>:


void statemachine_init_state(){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, rx_uart_buffer, sizeof(rx_uart_buffer));
 80016a4:	4907      	ldr	r1, [pc, #28]	; (80016c4 <statemachine_init_state+0x24>)
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <statemachine_init_state+0x28>)
 80016a8:	2207      	movs	r2, #7
 80016aa:	0018      	movs	r0, r3
 80016ac:	f003 f8a8 	bl	8004800 <HAL_UART_Receive_IT>
	start_timers();
 80016b0:	f000 f886 	bl	80017c0 <start_timers>
	reset_all_pwm();
 80016b4:	f000 f8c4 	bl	8001840 <reset_all_pwm>
	statemachine_state = SET_STATE;
 80016b8:	4b04      	ldr	r3, [pc, #16]	; (80016cc <statemachine_init_state+0x2c>)
 80016ba:	2203      	movs	r2, #3
 80016bc:	701a      	strb	r2, [r3, #0]
}
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000044 	.word	0x20000044
 80016c8:	20000148 	.word	0x20000148
 80016cc:	20000038 	.word	0x20000038

080016d0 <statemachine_set_state>:


void statemachine_set_state(){
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	b087      	sub	sp, #28
 80016d4:	af04      	add	r7, sp, #16
	set_pwm(min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val);
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <statemachine_set_state+0x58>)
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	001c      	movs	r4, r3
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <statemachine_set_state+0x58>)
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	001d      	movs	r5, r3
 80016e2:	4b11      	ldr	r3, [pc, #68]	; (8001728 <statemachine_set_state+0x58>)
 80016e4:	881b      	ldrh	r3, [r3, #0]
 80016e6:	001e      	movs	r6, r3
 80016e8:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <statemachine_set_state+0x58>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <statemachine_set_state+0x58>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	001a      	movs	r2, r3
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <statemachine_set_state+0x58>)
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	0019      	movs	r1, r3
 80016fa:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <statemachine_set_state+0x58>)
 80016fc:	881b      	ldrh	r3, [r3, #0]
 80016fe:	0018      	movs	r0, r3
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <statemachine_set_state+0x58>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	9303      	str	r3, [sp, #12]
 8001706:	9002      	str	r0, [sp, #8]
 8001708:	9101      	str	r1, [sp, #4]
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	0032      	movs	r2, r6
 8001710:	0029      	movs	r1, r5
 8001712:	0020      	movs	r0, r4
 8001714:	f000 f8dc 	bl	80018d0 <set_pwm>
	statemachine_state = STANDARD_STATE;
 8001718:	4b04      	ldr	r3, [pc, #16]	; (800172c <statemachine_set_state+0x5c>)
 800171a:	2202      	movs	r2, #2
 800171c:	701a      	strb	r2, [r3, #0]
}
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b003      	add	sp, #12
 8001724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	08005eb2 	.word	0x08005eb2
 800172c:	20000038 	.word	0x20000038

08001730 <statemachine_standard_state>:


void statemachine_standard_state(){
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
	if(humidity >= max_humidity_allowed){
 8001734:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <statemachine_standard_state+0x40>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <statemachine_standard_state+0x44>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	1c19      	adds	r1, r3, #0
 800173e:	1c10      	adds	r0, r2, #0
 8001740:	f7fe fd9e 	bl	8000280 <__aeabi_fcmpge>
 8001744:	1e03      	subs	r3, r0, #0
 8001746:	d003      	beq.n	8001750 <statemachine_standard_state+0x20>
		statemachine_state = CONTROLLED_STATE;
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <statemachine_standard_state+0x48>)
 800174a:	2204      	movs	r2, #4
 800174c:	701a      	strb	r2, [r3, #0]
	else if(flag_lptim_interrupt == FLAG_TRUE){
		switch_direction();
		flag_lptim_interrupt = FLAG_FALSE;
		statemachine_state = SET_STATE;
	}
}
 800174e:	e00b      	b.n	8001768 <statemachine_standard_state+0x38>
	else if(flag_lptim_interrupt == FLAG_TRUE){
 8001750:	4b0a      	ldr	r3, [pc, #40]	; (800177c <statemachine_standard_state+0x4c>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d107      	bne.n	8001768 <statemachine_standard_state+0x38>
		switch_direction();
 8001758:	f000 f8e8 	bl	800192c <switch_direction>
		flag_lptim_interrupt = FLAG_FALSE;
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <statemachine_standard_state+0x4c>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
		statemachine_state = SET_STATE;
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <statemachine_standard_state+0x48>)
 8001764:	2203      	movs	r2, #3
 8001766:	701a      	strb	r2, [r3, #0]
}
 8001768:	46c0      	nop			; (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	20000040 	.word	0x20000040
 8001774:	20000084 	.word	0x20000084
 8001778:	20000038 	.word	0x20000038
 800177c:	2000004b 	.word	0x2000004b

08001780 <statemachine_controlled_state>:



void statemachine_controlled_state(){
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

	pi_controller(80);
 8001784:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <statemachine_controlled_state+0x30>)
 8001786:	1c18      	adds	r0, r3, #0
 8001788:	f7ff fc9a 	bl	80010c0 <pi_controller>
	if(humidity <= max_humidity_allowed){
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <statemachine_controlled_state+0x34>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <statemachine_controlled_state+0x38>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	1c19      	adds	r1, r3, #0
 8001796:	1c10      	adds	r0, r2, #0
 8001798:	f7fe fd5e 	bl	8000258 <__aeabi_fcmple>
 800179c:	1e03      	subs	r3, r0, #0
 800179e:	d100      	bne.n	80017a2 <statemachine_controlled_state+0x22>
		statemachine_state = STANDARD_STATE;
	}
}
 80017a0:	e002      	b.n	80017a8 <statemachine_controlled_state+0x28>
		statemachine_state = STANDARD_STATE;
 80017a2:	4b06      	ldr	r3, [pc, #24]	; (80017bc <statemachine_controlled_state+0x3c>)
 80017a4:	2202      	movs	r2, #2
 80017a6:	701a      	strb	r2, [r3, #0]
}
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	42a00000 	.word	0x42a00000
 80017b4:	20000040 	.word	0x20000040
 80017b8:	20000084 	.word	0x20000084
 80017bc:	20000038 	.word	0x20000038

080017c0 <start_timers>:


void start_timers(){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80017c4:	4b19      	ldr	r3, [pc, #100]	; (800182c <start_timers+0x6c>)
 80017c6:	2100      	movs	r1, #0
 80017c8:	0018      	movs	r0, r3
 80017ca:	f002 fa89 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80017ce:	4b17      	ldr	r3, [pc, #92]	; (800182c <start_timers+0x6c>)
 80017d0:	2104      	movs	r1, #4
 80017d2:	0018      	movs	r0, r3
 80017d4:	f002 fa84 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80017d8:	4b14      	ldr	r3, [pc, #80]	; (800182c <start_timers+0x6c>)
 80017da:	2108      	movs	r1, #8
 80017dc:	0018      	movs	r0, r3
 80017de:	f002 fa7f 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80017e2:	4b12      	ldr	r3, [pc, #72]	; (800182c <start_timers+0x6c>)
 80017e4:	210c      	movs	r1, #12
 80017e6:	0018      	movs	r0, r3
 80017e8:	f002 fa7a 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_1);
 80017ec:	4b10      	ldr	r3, [pc, #64]	; (8001830 <start_timers+0x70>)
 80017ee:	2100      	movs	r1, #0
 80017f0:	0018      	movs	r0, r3
 80017f2:	f002 fa75 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_2);
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <start_timers+0x70>)
 80017f8:	2104      	movs	r1, #4
 80017fa:	0018      	movs	r0, r3
 80017fc:	f002 fa70 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 8001800:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <start_timers+0x74>)
 8001802:	2100      	movs	r1, #0
 8001804:	0018      	movs	r0, r3
 8001806:	f002 fa6b 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <start_timers+0x74>)
 800180c:	2104      	movs	r1, #4
 800180e:	0018      	movs	r0, r3
 8001810:	f002 fa66 	bl	8003ce0 <HAL_TIM_PWM_Start>
	HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <start_timers+0x78>)
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	001a      	movs	r2, r3
 800181a:	4b08      	ldr	r3, [pc, #32]	; (800183c <start_timers+0x7c>)
 800181c:	0011      	movs	r1, r2
 800181e:	0018      	movs	r0, r3
 8001820:	f001 f84c 	bl	80028bc <HAL_LPTIM_Counter_Start_IT>
}
 8001824:	46c0      	nop			; (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	200000c8 	.word	0x200000c8
 8001830:	20000108 	.word	0x20000108
 8001834:	20000088 	.word	0x20000088
 8001838:	08005eb0 	.word	0x08005eb0
 800183c:	2000004c 	.word	0x2000004c

08001840 <reset_all_pwm>:

void reset_all_pwm(){
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af04      	add	r7, sp, #16
	set_pwm(0, 0, 0, 0, 0, 0, 0, 0);
 8001846:	2300      	movs	r3, #0
 8001848:	9303      	str	r3, [sp, #12]
 800184a:	2300      	movs	r3, #0
 800184c:	9302      	str	r3, [sp, #8]
 800184e:	2300      	movs	r3, #0
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	2300      	movs	r3, #0
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2300      	movs	r3, #0
 8001858:	2200      	movs	r2, #0
 800185a:	2100      	movs	r1, #0
 800185c:	2000      	movs	r0, #0
 800185e:	f000 f837 	bl	80018d0 <set_pwm>
}
 8001862:	46c0      	nop			; (mov r8, r8)
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <stop_timers>:

void stop_timers(){
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800186c:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <stop_timers+0x5c>)
 800186e:	2100      	movs	r1, #0
 8001870:	0018      	movs	r0, r3
 8001872:	f002 fac1 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001876:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <stop_timers+0x5c>)
 8001878:	2104      	movs	r1, #4
 800187a:	0018      	movs	r0, r3
 800187c:	f002 fabc 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001880:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <stop_timers+0x5c>)
 8001882:	2108      	movs	r1, #8
 8001884:	0018      	movs	r0, r3
 8001886:	f002 fab7 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <stop_timers+0x5c>)
 800188c:	210c      	movs	r1, #12
 800188e:	0018      	movs	r0, r3
 8001890:	f002 fab2 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim21, TIM_CHANNEL_1);
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <stop_timers+0x60>)
 8001896:	2100      	movs	r1, #0
 8001898:	0018      	movs	r0, r3
 800189a:	f002 faad 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim21, TIM_CHANNEL_2);
 800189e:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <stop_timers+0x60>)
 80018a0:	2104      	movs	r1, #4
 80018a2:	0018      	movs	r0, r3
 80018a4:	f002 faa8 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_1);
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <stop_timers+0x64>)
 80018aa:	2100      	movs	r1, #0
 80018ac:	0018      	movs	r0, r3
 80018ae:	f002 faa3 	bl	8003df8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_2);
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <stop_timers+0x64>)
 80018b4:	2104      	movs	r1, #4
 80018b6:	0018      	movs	r0, r3
 80018b8:	f002 fa9e 	bl	8003df8 <HAL_TIM_PWM_Stop>
}
 80018bc:	46c0      	nop			; (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	200000c8 	.word	0x200000c8
 80018c8:	20000108 	.word	0x20000108
 80018cc:	20000088 	.word	0x20000088

080018d0 <set_pwm>:

void set_pwm(int TIM2_CH1, int TIM2_CH2, int TIM2_CH3, int TIM2_CH4, int TIM21_CH1, int TIM21_CH2, int TIM22_CH1, int TIM22_CH2){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 80018dc:	603b      	str	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH1);
 80018de:	4b12      	ldr	r3, [pc, #72]	; (8001928 <set_pwm+0x58>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH2);
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <set_pwm+0x58>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH3);
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <set_pwm+0x58>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH4);
 80018f6:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <set_pwm+0x58>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM21_CH1);
 80018fe:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <set_pwm+0x58>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM21_CH2);
 8001906:	4b08      	ldr	r3, [pc, #32]	; (8001928 <set_pwm+0x58>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	69fa      	ldr	r2, [r7, #28]
 800190c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM22_CH1);
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <set_pwm+0x58>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	6a3a      	ldr	r2, [r7, #32]
 8001914:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM22_CH2);
 8001916:	4b04      	ldr	r3, [pc, #16]	; (8001928 <set_pwm+0x58>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800191c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800191e:	46c0      	nop			; (mov r8, r8)
 8001920:	46bd      	mov	sp, r7
 8001922:	b004      	add	sp, #16
 8001924:	bd80      	pop	{r7, pc}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	200000c8 	.word	0x200000c8

0800192c <switch_direction>:

void switch_direction(){
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	reset_all_pwm();
 8001930:	f7ff ff86 	bl	8001840 <reset_all_pwm>
	HAL_Delay(1000);
 8001934:	23fa      	movs	r3, #250	; 0xfa
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	0018      	movs	r0, r3
 800193a:	f000 fbfd 	bl	8002138 <HAL_Delay>
	toggle_all_gpio();
 800193e:	f000 f803 	bl	8001948 <toggle_all_gpio>

}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <toggle_all_gpio>:

void toggle_all_gpio(){
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	005a      	lsls	r2, r3, #1
 8001950:	23a0      	movs	r3, #160	; 0xa0
 8001952:	05db      	lsls	r3, r3, #23
 8001954:	0011      	movs	r1, r2
 8001956:	0018      	movs	r0, r3
 8001958:	f000 ff09 	bl	800276e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 800195c:	2380      	movs	r3, #128	; 0x80
 800195e:	011a      	lsls	r2, r3, #4
 8001960:	23a0      	movs	r3, #160	; 0xa0
 8001962:	05db      	lsls	r3, r3, #23
 8001964:	0011      	movs	r1, r2
 8001966:	0018      	movs	r0, r3
 8001968:	f000 ff01 	bl	800276e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	015a      	lsls	r2, r3, #5
 8001970:	23a0      	movs	r3, #160	; 0xa0
 8001972:	05db      	lsls	r3, r3, #23
 8001974:	0011      	movs	r1, r2
 8001976:	0018      	movs	r0, r3
 8001978:	f000 fef9 	bl	800276e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4a0e      	ldr	r2, [pc, #56]	; (80019bc <toggle_all_gpio+0x74>)
 8001982:	0019      	movs	r1, r3
 8001984:	0010      	movs	r0, r2
 8001986:	f000 fef2 	bl	800276e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 800198a:	2380      	movs	r3, #128	; 0x80
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4a0b      	ldr	r2, [pc, #44]	; (80019bc <toggle_all_gpio+0x74>)
 8001990:	0019      	movs	r1, r3
 8001992:	0010      	movs	r0, r2
 8001994:	f000 feeb 	bl	800276e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	4a07      	ldr	r2, [pc, #28]	; (80019bc <toggle_all_gpio+0x74>)
 800199e:	0019      	movs	r1, r3
 80019a0:	0010      	movs	r0, r2
 80019a2:	f000 fee4 	bl	800276e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4a05      	ldr	r2, [pc, #20]	; (80019c0 <toggle_all_gpio+0x78>)
 80019ac:	0019      	movs	r1, r3
 80019ae:	0010      	movs	r0, r2
 80019b0:	f000 fedd 	bl	800276e <HAL_GPIO_TogglePin>
	//einer fehlt wegen nucleo board
}
 80019b4:	46c0      	nop			; (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	50000400 	.word	0x50000400
 80019c0:	50000800 	.word	0x50000800

080019c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <HAL_MspInit+0x24>)
 80019ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_MspInit+0x24>)
 80019ce:	2101      	movs	r1, #1
 80019d0:	430a      	orrs	r2, r1
 80019d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d4:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <HAL_MspInit+0x24>)
 80019d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <HAL_MspInit+0x24>)
 80019da:	2180      	movs	r1, #128	; 0x80
 80019dc:	0549      	lsls	r1, r1, #21
 80019de:	430a      	orrs	r2, r1
 80019e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40021000 	.word	0x40021000

080019ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <NMI_Handler+0x4>

080019f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <HardFault_Handler+0x4>

080019f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80019fc:	46c0      	nop			; (mov r8, r8)
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a10:	f000 fb76 	bl	8002100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a14:	46c0      	nop			; (mov r8, r8)
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <LPTIM1_IRQHandler+0x14>)
 8001a22:	0018      	movs	r0, r3
 8001a24:	f000 ffc0 	bl	80029a8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8001a28:	46c0      	nop			; (mov r8, r8)
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	2000004c 	.word	0x2000004c

08001a34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <USART2_IRQHandler+0x14>)
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f002 ff46 	bl	80048cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */


  /* USER CODE END USART2_IRQn 1 */
}
 8001a40:	46c0      	nop			; (mov r8, r8)
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	20000148 	.word	0x20000148

08001a4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a50:	46c0      	nop			; (mov r8, r8)
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <MX_TIM2_Init>:
TIM_HandleTypeDef htim21;
TIM_HandleTypeDef htim22;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	; 0x28
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5e:	2318      	movs	r3, #24
 8001a60:	18fb      	adds	r3, r7, r3
 8001a62:	0018      	movs	r0, r3
 8001a64:	2310      	movs	r3, #16
 8001a66:	001a      	movs	r2, r3
 8001a68:	2100      	movs	r1, #0
 8001a6a:	f004 f9ed 	bl	8005e48 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6e:	2310      	movs	r3, #16
 8001a70:	18fb      	adds	r3, r7, r3
 8001a72:	0018      	movs	r0, r3
 8001a74:	2308      	movs	r3, #8
 8001a76:	001a      	movs	r2, r3
 8001a78:	2100      	movs	r1, #0
 8001a7a:	f004 f9e5 	bl	8005e48 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7e:	003b      	movs	r3, r7
 8001a80:	0018      	movs	r0, r3
 8001a82:	2310      	movs	r3, #16
 8001a84:	001a      	movs	r2, r3
 8001a86:	2100      	movs	r1, #0
 8001a88:	f004 f9de 	bl	8005e48 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a8c:	4b3a      	ldr	r3, [pc, #232]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001a8e:	2280      	movs	r2, #128	; 0x80
 8001a90:	05d2      	lsls	r2, r2, #23
 8001a92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a94:	4b38      	ldr	r3, [pc, #224]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001a9a:	4b37      	ldr	r3, [pc, #220]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001a9c:	2220      	movs	r2, #32
 8001a9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000;
 8001aa0:	4b35      	ldr	r3, [pc, #212]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001aa2:	22fa      	movs	r2, #250	; 0xfa
 8001aa4:	0112      	lsls	r2, r2, #4
 8001aa6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa8:	4b33      	ldr	r3, [pc, #204]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aae:	4b32      	ldr	r3, [pc, #200]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab4:	4b30      	ldr	r3, [pc, #192]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f002 f892 	bl	8003be0 <HAL_TIM_Base_Init>
 8001abc:	1e03      	subs	r3, r0, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001ac0:	f7ff fdba 	bl	8001638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac4:	2118      	movs	r1, #24
 8001ac6:	187b      	adds	r3, r7, r1
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	0152      	lsls	r2, r2, #5
 8001acc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ace:	187a      	adds	r2, r7, r1
 8001ad0:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001ad2:	0011      	movs	r1, r2
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f002 fa89 	bl	8003fec <HAL_TIM_ConfigClockSource>
 8001ada:	1e03      	subs	r3, r0, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001ade:	f7ff fdab 	bl	8001638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ae2:	4b25      	ldr	r3, [pc, #148]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f002 f8bb 	bl	8003c60 <HAL_TIM_PWM_Init>
 8001aea:	1e03      	subs	r3, r0, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001aee:	f7ff fda3 	bl	8001638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af2:	2110      	movs	r1, #16
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001afa:	187b      	adds	r3, r7, r1
 8001afc:	2200      	movs	r2, #0
 8001afe:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b00:	187a      	adds	r2, r7, r1
 8001b02:	4b1d      	ldr	r3, [pc, #116]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001b04:	0011      	movs	r1, r2
 8001b06:	0018      	movs	r0, r3
 8001b08:	f002 fd50 	bl	80045ac <HAL_TIMEx_MasterConfigSynchronization>
 8001b0c:	1e03      	subs	r3, r0, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001b10:	f7ff fd92 	bl	8001638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b14:	003b      	movs	r3, r7
 8001b16:	2260      	movs	r2, #96	; 0x60
 8001b18:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b20:	003b      	movs	r3, r7
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b26:	003b      	movs	r3, r7
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b2c:	0039      	movs	r1, r7
 8001b2e:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	0018      	movs	r0, r3
 8001b34:	f002 f99e 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001b38:	1e03      	subs	r3, r0, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001b3c:	f7ff fd7c 	bl	8001638 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b40:	0039      	movs	r1, r7
 8001b42:	4b0d      	ldr	r3, [pc, #52]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001b44:	2204      	movs	r2, #4
 8001b46:	0018      	movs	r0, r3
 8001b48:	f002 f994 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001b4c:	1e03      	subs	r3, r0, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM2_Init+0xfc>
  {
    Error_Handler();
 8001b50:	f7ff fd72 	bl	8001638 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b54:	0039      	movs	r1, r7
 8001b56:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001b58:	2208      	movs	r2, #8
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f002 f98a 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001b60:	1e03      	subs	r3, r0, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8001b64:	f7ff fd68 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b68:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <MX_TIM2_Init+0x120>)
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f000 f916 	bl	8001d9c <HAL_TIM_MspPostInit>

}
 8001b70:	46c0      	nop			; (mov r8, r8)
 8001b72:	46bd      	mov	sp, r7
 8001b74:	b00a      	add	sp, #40	; 0x28
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	200000c8 	.word	0x200000c8

08001b7c <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b82:	2310      	movs	r3, #16
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	0018      	movs	r0, r3
 8001b88:	2308      	movs	r3, #8
 8001b8a:	001a      	movs	r2, r3
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	f004 f95b 	bl	8005e48 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b92:	003b      	movs	r3, r7
 8001b94:	0018      	movs	r0, r3
 8001b96:	2310      	movs	r3, #16
 8001b98:	001a      	movs	r2, r3
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	f004 f954 	bl	8005e48 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8001ba0:	4b29      	ldr	r3, [pc, #164]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001ba2:	4a2a      	ldr	r2, [pc, #168]	; (8001c4c <MX_TIM21_Init+0xd0>)
 8001ba4:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8001ba6:	4b28      	ldr	r3, [pc, #160]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001bac:	4b26      	ldr	r3, [pc, #152]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001bae:	2220      	movs	r2, #32
 8001bb0:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 2000;
 8001bb2:	4b25      	ldr	r3, [pc, #148]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001bb4:	22fa      	movs	r2, #250	; 0xfa
 8001bb6:	00d2      	lsls	r2, r2, #3
 8001bb8:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bba:	4b23      	ldr	r3, [pc, #140]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc0:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 8001bc6:	4b20      	ldr	r3, [pc, #128]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f002 f849 	bl	8003c60 <HAL_TIM_PWM_Init>
 8001bce:	1e03      	subs	r3, r0, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM21_Init+0x5a>
  {
    Error_Handler();
 8001bd2:	f7ff fd31 	bl	8001638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd6:	2110      	movs	r1, #16
 8001bd8:	187b      	adds	r3, r7, r1
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bde:	187b      	adds	r3, r7, r1
 8001be0:	2200      	movs	r2, #0
 8001be2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8001be4:	187a      	adds	r2, r7, r1
 8001be6:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001be8:	0011      	movs	r1, r2
 8001bea:	0018      	movs	r0, r3
 8001bec:	f002 fcde 	bl	80045ac <HAL_TIMEx_MasterConfigSynchronization>
 8001bf0:	1e03      	subs	r3, r0, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM21_Init+0x7c>
  {
    Error_Handler();
 8001bf4:	f7ff fd20 	bl	8001638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf8:	003b      	movs	r3, r7
 8001bfa:	2260      	movs	r2, #96	; 0x60
 8001bfc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001bfe:	003b      	movs	r3, r7
 8001c00:	2200      	movs	r2, #0
 8001c02:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c04:	003b      	movs	r3, r7
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c0a:	003b      	movs	r3, r7
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c10:	0039      	movs	r1, r7
 8001c12:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	0018      	movs	r0, r3
 8001c18:	f002 f92c 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001c1c:	1e03      	subs	r3, r0, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 8001c20:	f7ff fd0a 	bl	8001638 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c24:	0039      	movs	r1, r7
 8001c26:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001c28:	2204      	movs	r2, #4
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f002 f922 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001c30:	1e03      	subs	r3, r0, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM21_Init+0xbc>
  {
    Error_Handler();
 8001c34:	f7ff fd00 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */
  HAL_TIM_MspPostInit(&htim21);
 8001c38:	4b03      	ldr	r3, [pc, #12]	; (8001c48 <MX_TIM21_Init+0xcc>)
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f000 f8ae 	bl	8001d9c <HAL_TIM_MspPostInit>

}
 8001c40:	46c0      	nop			; (mov r8, r8)
 8001c42:	46bd      	mov	sp, r7
 8001c44:	b006      	add	sp, #24
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000108 	.word	0x20000108
 8001c4c:	40010800 	.word	0x40010800

08001c50 <MX_TIM22_Init>:
/* TIM22 init function */
void MX_TIM22_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c56:	2310      	movs	r3, #16
 8001c58:	18fb      	adds	r3, r7, r3
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	001a      	movs	r2, r3
 8001c60:	2100      	movs	r1, #0
 8001c62:	f004 f8f1 	bl	8005e48 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c66:	003b      	movs	r3, r7
 8001c68:	0018      	movs	r0, r3
 8001c6a:	2310      	movs	r3, #16
 8001c6c:	001a      	movs	r2, r3
 8001c6e:	2100      	movs	r1, #0
 8001c70:	f004 f8ea 	bl	8005e48 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8001c74:	4b29      	ldr	r3, [pc, #164]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c76:	4a2a      	ldr	r2, [pc, #168]	; (8001d20 <MX_TIM22_Init+0xd0>)
 8001c78:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8001c7a:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001c80:	4b26      	ldr	r3, [pc, #152]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c82:	2220      	movs	r2, #32
 8001c84:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 2000;
 8001c86:	4b25      	ldr	r3, [pc, #148]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c88:	22fa      	movs	r2, #250	; 0xfa
 8001c8a:	00d2      	lsls	r2, r2, #3
 8001c8c:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8e:	4b23      	ldr	r3, [pc, #140]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c94:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8001c9a:	4b20      	ldr	r3, [pc, #128]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	f001 ffdf 	bl	8003c60 <HAL_TIM_PWM_Init>
 8001ca2:	1e03      	subs	r3, r0, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM22_Init+0x5a>
  {
    Error_Handler();
 8001ca6:	f7ff fcc7 	bl	8001638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001caa:	2110      	movs	r1, #16
 8001cac:	187b      	adds	r3, r7, r1
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb2:	187b      	adds	r3, r7, r1
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8001cb8:	187a      	adds	r2, r7, r1
 8001cba:	4b18      	ldr	r3, [pc, #96]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001cbc:	0011      	movs	r1, r2
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	f002 fc74 	bl	80045ac <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	1e03      	subs	r3, r0, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_TIM22_Init+0x7c>
  {
    Error_Handler();
 8001cc8:	f7ff fcb6 	bl	8001638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ccc:	003b      	movs	r3, r7
 8001cce:	2260      	movs	r2, #96	; 0x60
 8001cd0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001cd2:	003b      	movs	r3, r7
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd8:	003b      	movs	r3, r7
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cde:	003b      	movs	r3, r7
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce4:	0039      	movs	r1, r7
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	0018      	movs	r0, r3
 8001cec:	f002 f8c2 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001cf0:	1e03      	subs	r3, r0, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM22_Init+0xa8>
  {
    Error_Handler();
 8001cf4:	f7ff fca0 	bl	8001638 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cf8:	0039      	movs	r1, r7
 8001cfa:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001cfc:	2204      	movs	r2, #4
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f002 f8b8 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001d04:	1e03      	subs	r3, r0, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM22_Init+0xbc>
  {
    Error_Handler();
 8001d08:	f7ff fc96 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 8001d0c:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <MX_TIM22_Init+0xcc>)
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f000 f844 	bl	8001d9c <HAL_TIM_MspPostInit>

}
 8001d14:	46c0      	nop			; (mov r8, r8)
 8001d16:	46bd      	mov	sp, r7
 8001d18:	b006      	add	sp, #24
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20000088 	.word	0x20000088
 8001d20:	40011400 	.word	0x40011400

08001d24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	05db      	lsls	r3, r3, #23
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d105      	bne.n	8001d44 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d38:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <HAL_TIM_Base_MspInit+0x28>)
 8001d3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_TIM_Base_MspInit+0x28>)
 8001d3e:	2101      	movs	r1, #1
 8001d40:	430a      	orrs	r2, r1
 8001d42:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d44:	46c0      	nop			; (mov r8, r8)
 8001d46:	46bd      	mov	sp, r7
 8001d48:	b002      	add	sp, #8
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40021000 	.word	0x40021000

08001d50 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM21)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a0c      	ldr	r2, [pc, #48]	; (8001d90 <HAL_TIM_PWM_MspInit+0x40>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d106      	bne.n	8001d70 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* TIM21 clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <HAL_TIM_PWM_MspInit+0x44>)
 8001d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_TIM_PWM_MspInit+0x44>)
 8001d68:	2104      	movs	r1, #4
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_TIM22_CLK_ENABLE();
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }
}
 8001d6e:	e00a      	b.n	8001d86 <HAL_TIM_PWM_MspInit+0x36>
  else if(tim_pwmHandle->Instance==TIM22)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a08      	ldr	r2, [pc, #32]	; (8001d98 <HAL_TIM_PWM_MspInit+0x48>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d105      	bne.n	8001d86 <HAL_TIM_PWM_MspInit+0x36>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <HAL_TIM_PWM_MspInit+0x44>)
 8001d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_TIM_PWM_MspInit+0x44>)
 8001d80:	2120      	movs	r1, #32
 8001d82:	430a      	orrs	r2, r1
 8001d84:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	b002      	add	sp, #8
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	40010800 	.word	0x40010800
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40011400 	.word	0x40011400

08001d9c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b08d      	sub	sp, #52	; 0x34
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	231c      	movs	r3, #28
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	0018      	movs	r0, r3
 8001daa:	2314      	movs	r3, #20
 8001dac:	001a      	movs	r2, r3
 8001dae:	2100      	movs	r1, #0
 8001db0:	f004 f84a 	bl	8005e48 <memset>
  if(timHandle->Instance==TIM2)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	2380      	movs	r3, #128	; 0x80
 8001dba:	05db      	lsls	r3, r3, #23
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d147      	bne.n	8001e50 <HAL_TIM_MspPostInit+0xb4>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b4e      	ldr	r3, [pc, #312]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc4:	4b4d      	ldr	r3, [pc, #308]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dcc:	4b4b      	ldr	r3, [pc, #300]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd8:	4b48      	ldr	r3, [pc, #288]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ddc:	4b47      	ldr	r3, [pc, #284]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001dde:	2102      	movs	r1, #2
 8001de0:	430a      	orrs	r2, r1
 8001de2:	62da      	str	r2, [r3, #44]	; 0x2c
 8001de4:	4b45      	ldr	r3, [pc, #276]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de8:	2202      	movs	r2, #2
 8001dea:	4013      	ands	r3, r2
 8001dec:	617b      	str	r3, [r7, #20]
 8001dee:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001df0:	211c      	movs	r1, #28
 8001df2:	187b      	adds	r3, r7, r1
 8001df4:	2201      	movs	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	187b      	adds	r3, r7, r1
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	187b      	adds	r3, r7, r1
 8001e00:	2200      	movs	r2, #0
 8001e02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	2200      	movs	r2, #0
 8001e08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001e0a:	187b      	adds	r3, r7, r1
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e10:	000c      	movs	r4, r1
 8001e12:	187a      	adds	r2, r7, r1
 8001e14:	23a0      	movs	r3, #160	; 0xa0
 8001e16:	05db      	lsls	r3, r3, #23
 8001e18:	0011      	movs	r1, r2
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f000 fb14 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001e20:	0021      	movs	r1, r4
 8001e22:	187b      	adds	r3, r7, r1
 8001e24:	2281      	movs	r2, #129	; 0x81
 8001e26:	00d2      	lsls	r2, r2, #3
 8001e28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	187b      	adds	r3, r7, r1
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	2200      	movs	r2, #0
 8001e3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	2202      	movs	r2, #2
 8001e40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	4a2e      	ldr	r2, [pc, #184]	; (8001f00 <HAL_TIM_MspPostInit+0x164>)
 8001e46:	0019      	movs	r1, r3
 8001e48:	0010      	movs	r0, r2
 8001e4a:	f000 fafd 	bl	8002448 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8001e4e:	e050      	b.n	8001ef2 <HAL_TIM_MspPostInit+0x156>
  else if(timHandle->Instance==TIM21)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a2b      	ldr	r2, [pc, #172]	; (8001f04 <HAL_TIM_MspPostInit+0x168>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d123      	bne.n	8001ea2 <HAL_TIM_MspPostInit+0x106>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5a:	4b28      	ldr	r3, [pc, #160]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e5e:	4b27      	ldr	r3, [pc, #156]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001e60:	2102      	movs	r1, #2
 8001e62:	430a      	orrs	r2, r1
 8001e64:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e66:	4b25      	ldr	r3, [pc, #148]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001e72:	211c      	movs	r1, #28
 8001e74:	187b      	adds	r3, r7, r1
 8001e76:	22c0      	movs	r2, #192	; 0xc0
 8001e78:	01d2      	lsls	r2, r2, #7
 8001e7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7c:	187b      	adds	r3, r7, r1
 8001e7e:	2202      	movs	r2, #2
 8001e80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	187b      	adds	r3, r7, r1
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	187b      	adds	r3, r7, r1
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM21;
 8001e8e:	187b      	adds	r3, r7, r1
 8001e90:	2206      	movs	r2, #6
 8001e92:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e94:	187b      	adds	r3, r7, r1
 8001e96:	4a1a      	ldr	r2, [pc, #104]	; (8001f00 <HAL_TIM_MspPostInit+0x164>)
 8001e98:	0019      	movs	r1, r3
 8001e9a:	0010      	movs	r0, r2
 8001e9c:	f000 fad4 	bl	8002448 <HAL_GPIO_Init>
}
 8001ea0:	e027      	b.n	8001ef2 <HAL_TIM_MspPostInit+0x156>
  else if(timHandle->Instance==TIM22)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a18      	ldr	r2, [pc, #96]	; (8001f08 <HAL_TIM_MspPostInit+0x16c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d122      	bne.n	8001ef2 <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eac:	4b13      	ldr	r3, [pc, #76]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eb0:	4b12      	ldr	r3, [pc, #72]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001eb8:	4b10      	ldr	r3, [pc, #64]	; (8001efc <HAL_TIM_MspPostInit+0x160>)
 8001eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ec4:	211c      	movs	r1, #28
 8001ec6:	187b      	adds	r3, r7, r1
 8001ec8:	22c0      	movs	r2, #192	; 0xc0
 8001eca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ecc:	187b      	adds	r3, r7, r1
 8001ece:	2202      	movs	r2, #2
 8001ed0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	187b      	adds	r3, r7, r1
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	187b      	adds	r3, r7, r1
 8001eda:	2200      	movs	r2, #0
 8001edc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 8001ede:	187b      	adds	r3, r7, r1
 8001ee0:	2205      	movs	r2, #5
 8001ee2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee4:	187a      	adds	r2, r7, r1
 8001ee6:	23a0      	movs	r3, #160	; 0xa0
 8001ee8:	05db      	lsls	r3, r3, #23
 8001eea:	0011      	movs	r1, r2
 8001eec:	0018      	movs	r0, r3
 8001eee:	f000 faab 	bl	8002448 <HAL_GPIO_Init>
}
 8001ef2:	46c0      	nop			; (mov r8, r8)
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	b00d      	add	sp, #52	; 0x34
 8001ef8:	bd90      	pop	{r4, r7, pc}
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	40021000 	.word	0x40021000
 8001f00:	50000400 	.word	0x50000400
 8001f04:	40010800 	.word	0x40010800
 8001f08:	40011400 	.word	0x40011400

08001f0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f10:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f12:	4a15      	ldr	r2, [pc, #84]	; (8001f68 <MX_USART2_UART_Init+0x5c>)
 8001f14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f16:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f18:	2296      	movs	r2, #150	; 0x96
 8001f1a:	0192      	lsls	r2, r2, #6
 8001f1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f32:	220c      	movs	r2, #12
 8001f34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f36:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f3c:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f42:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f4e:	4b05      	ldr	r3, [pc, #20]	; (8001f64 <MX_USART2_UART_Init+0x58>)
 8001f50:	0018      	movs	r0, r3
 8001f52:	f002 fb83 	bl	800465c <HAL_UART_Init>
 8001f56:	1e03      	subs	r3, r0, #0
 8001f58:	d001      	beq.n	8001f5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f5a:	f7ff fb6d 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000148 	.word	0x20000148
 8001f68:	40004400 	.word	0x40004400

08001f6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	230c      	movs	r3, #12
 8001f76:	18fb      	adds	r3, r7, r3
 8001f78:	0018      	movs	r0, r3
 8001f7a:	2314      	movs	r3, #20
 8001f7c:	001a      	movs	r2, r3
 8001f7e:	2100      	movs	r1, #0
 8001f80:	f003 ff62 	bl	8005e48 <memset>
  if(uartHandle->Instance==USART2)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a1c      	ldr	r2, [pc, #112]	; (8001ffc <HAL_UART_MspInit+0x90>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d131      	bne.n	8001ff2 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	; (8002000 <HAL_UART_MspInit+0x94>)
 8001f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f92:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_UART_MspInit+0x94>)
 8001f94:	2180      	movs	r1, #128	; 0x80
 8001f96:	0289      	lsls	r1, r1, #10
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9c:	4b18      	ldr	r3, [pc, #96]	; (8002000 <HAL_UART_MspInit+0x94>)
 8001f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fa0:	4b17      	ldr	r3, [pc, #92]	; (8002000 <HAL_UART_MspInit+0x94>)
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fa8:	4b15      	ldr	r3, [pc, #84]	; (8002000 <HAL_UART_MspInit+0x94>)
 8001faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fac:	2201      	movs	r2, #1
 8001fae:	4013      	ands	r3, r2
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fb4:	210c      	movs	r1, #12
 8001fb6:	187b      	adds	r3, r7, r1
 8001fb8:	220c      	movs	r2, #12
 8001fba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	187b      	adds	r3, r7, r1
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	187b      	adds	r3, r7, r1
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	2203      	movs	r2, #3
 8001fcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001fce:	187b      	adds	r3, r7, r1
 8001fd0:	2204      	movs	r2, #4
 8001fd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd4:	187a      	adds	r2, r7, r1
 8001fd6:	23a0      	movs	r3, #160	; 0xa0
 8001fd8:	05db      	lsls	r3, r3, #23
 8001fda:	0011      	movs	r1, r2
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f000 fa33 	bl	8002448 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	201c      	movs	r0, #28
 8001fe8:	f000 f974 	bl	80022d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fec:	201c      	movs	r0, #28
 8001fee:	f000 f986 	bl	80022fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b008      	add	sp, #32
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	40004400 	.word	0x40004400
 8002000:	40021000 	.word	0x40021000

08002004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8002004:	480d      	ldr	r0, [pc, #52]	; (800203c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002006:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002008:	480d      	ldr	r0, [pc, #52]	; (8002040 <LoopForever+0x6>)
  ldr r1, =_edata
 800200a:	490e      	ldr	r1, [pc, #56]	; (8002044 <LoopForever+0xa>)
  ldr r2, =_sidata
 800200c:	4a0e      	ldr	r2, [pc, #56]	; (8002048 <LoopForever+0xe>)
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002010:	e002      	b.n	8002018 <LoopCopyDataInit>

08002012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002016:	3304      	adds	r3, #4

08002018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800201c:	d3f9      	bcc.n	8002012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800201e:	4a0b      	ldr	r2, [pc, #44]	; (800204c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002020:	4c0b      	ldr	r4, [pc, #44]	; (8002050 <LoopForever+0x16>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002024:	e001      	b.n	800202a <LoopFillZerobss>

08002026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002028:	3204      	adds	r2, #4

0800202a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800202c:	d3fb      	bcc.n	8002026 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800202e:	f7ff fd0d 	bl	8001a4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002032:	f003 fee5 	bl	8005e00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002036:	f7ff fa1d 	bl	8001474 <main>

0800203a <LoopForever>:

LoopForever:
    b LoopForever
 800203a:	e7fe      	b.n	800203a <LoopForever>
  ldr   r0, =_estack
 800203c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002044:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002048:	08005f4c 	.word	0x08005f4c
  ldr r2, =_sbss
 800204c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002050:	200001d0 	.word	0x200001d0

08002054 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002054:	e7fe      	b.n	8002054 <ADC1_COMP_IRQHandler>
	...

08002058 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800205e:	1dfb      	adds	r3, r7, #7
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002064:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_Init+0x3c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <HAL_Init+0x3c>)
 800206a:	2140      	movs	r1, #64	; 0x40
 800206c:	430a      	orrs	r2, r1
 800206e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002070:	2000      	movs	r0, #0
 8002072:	f000 f811 	bl	8002098 <HAL_InitTick>
 8002076:	1e03      	subs	r3, r0, #0
 8002078:	d003      	beq.n	8002082 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	2201      	movs	r2, #1
 800207e:	701a      	strb	r2, [r3, #0]
 8002080:	e001      	b.n	8002086 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002082:	f7ff fc9f 	bl	80019c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002086:	1dfb      	adds	r3, r7, #7
 8002088:	781b      	ldrb	r3, [r3, #0]
}
 800208a:	0018      	movs	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	b002      	add	sp, #8
 8002090:	bd80      	pop	{r7, pc}
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	40022000 	.word	0x40022000

08002098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a0:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <HAL_InitTick+0x5c>)
 80020a2:	681c      	ldr	r4, [r3, #0]
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <HAL_InitTick+0x60>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	0019      	movs	r1, r3
 80020aa:	23fa      	movs	r3, #250	; 0xfa
 80020ac:	0098      	lsls	r0, r3, #2
 80020ae:	f7fe f82b 	bl	8000108 <__udivsi3>
 80020b2:	0003      	movs	r3, r0
 80020b4:	0019      	movs	r1, r3
 80020b6:	0020      	movs	r0, r4
 80020b8:	f7fe f826 	bl	8000108 <__udivsi3>
 80020bc:	0003      	movs	r3, r0
 80020be:	0018      	movs	r0, r3
 80020c0:	f000 f92d 	bl	800231e <HAL_SYSTICK_Config>
 80020c4:	1e03      	subs	r3, r0, #0
 80020c6:	d001      	beq.n	80020cc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e00f      	b.n	80020ec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d80b      	bhi.n	80020ea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	2301      	movs	r3, #1
 80020d6:	425b      	negs	r3, r3
 80020d8:	2200      	movs	r2, #0
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 f8fa 	bl	80022d4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e0:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_InitTick+0x64>)
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	e000      	b.n	80020ec <HAL_InitTick+0x54>
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
}
 80020ec:	0018      	movs	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b003      	add	sp, #12
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	20000004 	.word	0x20000004
 80020f8:	2000000c 	.word	0x2000000c
 80020fc:	20000008 	.word	0x20000008

08002100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002104:	4b05      	ldr	r3, [pc, #20]	; (800211c <HAL_IncTick+0x1c>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	001a      	movs	r2, r3
 800210a:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_IncTick+0x20>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	18d2      	adds	r2, r2, r3
 8002110:	4b03      	ldr	r3, [pc, #12]	; (8002120 <HAL_IncTick+0x20>)
 8002112:	601a      	str	r2, [r3, #0]
}
 8002114:	46c0      	nop			; (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			; (mov r8, r8)
 800211c:	2000000c 	.word	0x2000000c
 8002120:	200001cc 	.word	0x200001cc

08002124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  return uwTick;
 8002128:	4b02      	ldr	r3, [pc, #8]	; (8002134 <HAL_GetTick+0x10>)
 800212a:	681b      	ldr	r3, [r3, #0]
}
 800212c:	0018      	movs	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	200001cc 	.word	0x200001cc

08002138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002140:	f7ff fff0 	bl	8002124 <HAL_GetTick>
 8002144:	0003      	movs	r3, r0
 8002146:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	3301      	adds	r3, #1
 8002150:	d005      	beq.n	800215e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002152:	4b09      	ldr	r3, [pc, #36]	; (8002178 <HAL_Delay+0x40>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	001a      	movs	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	189b      	adds	r3, r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	f7ff ffe0 	bl	8002124 <HAL_GetTick>
 8002164:	0002      	movs	r2, r0
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	429a      	cmp	r2, r3
 800216e:	d8f7      	bhi.n	8002160 <HAL_Delay+0x28>
  {
  }
}
 8002170:	46c0      	nop			; (mov r8, r8)
 8002172:	46bd      	mov	sp, r7
 8002174:	b004      	add	sp, #16
 8002176:	bd80      	pop	{r7, pc}
 8002178:	2000000c 	.word	0x2000000c

0800217c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	0002      	movs	r2, r0
 8002184:	1dfb      	adds	r3, r7, #7
 8002186:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002188:	1dfb      	adds	r3, r7, #7
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b7f      	cmp	r3, #127	; 0x7f
 800218e:	d809      	bhi.n	80021a4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002190:	1dfb      	adds	r3, r7, #7
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	001a      	movs	r2, r3
 8002196:	231f      	movs	r3, #31
 8002198:	401a      	ands	r2, r3
 800219a:	4b04      	ldr	r3, [pc, #16]	; (80021ac <__NVIC_EnableIRQ+0x30>)
 800219c:	2101      	movs	r1, #1
 800219e:	4091      	lsls	r1, r2
 80021a0:	000a      	movs	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
  }
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b002      	add	sp, #8
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	e000e100 	.word	0xe000e100

080021b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	0002      	movs	r2, r0
 80021b8:	6039      	str	r1, [r7, #0]
 80021ba:	1dfb      	adds	r3, r7, #7
 80021bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021be:	1dfb      	adds	r3, r7, #7
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b7f      	cmp	r3, #127	; 0x7f
 80021c4:	d828      	bhi.n	8002218 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021c6:	4a2f      	ldr	r2, [pc, #188]	; (8002284 <__NVIC_SetPriority+0xd4>)
 80021c8:	1dfb      	adds	r3, r7, #7
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b25b      	sxtb	r3, r3
 80021ce:	089b      	lsrs	r3, r3, #2
 80021d0:	33c0      	adds	r3, #192	; 0xc0
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	589b      	ldr	r3, [r3, r2]
 80021d6:	1dfa      	adds	r2, r7, #7
 80021d8:	7812      	ldrb	r2, [r2, #0]
 80021da:	0011      	movs	r1, r2
 80021dc:	2203      	movs	r2, #3
 80021de:	400a      	ands	r2, r1
 80021e0:	00d2      	lsls	r2, r2, #3
 80021e2:	21ff      	movs	r1, #255	; 0xff
 80021e4:	4091      	lsls	r1, r2
 80021e6:	000a      	movs	r2, r1
 80021e8:	43d2      	mvns	r2, r2
 80021ea:	401a      	ands	r2, r3
 80021ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	019b      	lsls	r3, r3, #6
 80021f2:	22ff      	movs	r2, #255	; 0xff
 80021f4:	401a      	ands	r2, r3
 80021f6:	1dfb      	adds	r3, r7, #7
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	0018      	movs	r0, r3
 80021fc:	2303      	movs	r3, #3
 80021fe:	4003      	ands	r3, r0
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002204:	481f      	ldr	r0, [pc, #124]	; (8002284 <__NVIC_SetPriority+0xd4>)
 8002206:	1dfb      	adds	r3, r7, #7
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	b25b      	sxtb	r3, r3
 800220c:	089b      	lsrs	r3, r3, #2
 800220e:	430a      	orrs	r2, r1
 8002210:	33c0      	adds	r3, #192	; 0xc0
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002216:	e031      	b.n	800227c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002218:	4a1b      	ldr	r2, [pc, #108]	; (8002288 <__NVIC_SetPriority+0xd8>)
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	0019      	movs	r1, r3
 8002220:	230f      	movs	r3, #15
 8002222:	400b      	ands	r3, r1
 8002224:	3b08      	subs	r3, #8
 8002226:	089b      	lsrs	r3, r3, #2
 8002228:	3306      	adds	r3, #6
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	18d3      	adds	r3, r2, r3
 800222e:	3304      	adds	r3, #4
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	1dfa      	adds	r2, r7, #7
 8002234:	7812      	ldrb	r2, [r2, #0]
 8002236:	0011      	movs	r1, r2
 8002238:	2203      	movs	r2, #3
 800223a:	400a      	ands	r2, r1
 800223c:	00d2      	lsls	r2, r2, #3
 800223e:	21ff      	movs	r1, #255	; 0xff
 8002240:	4091      	lsls	r1, r2
 8002242:	000a      	movs	r2, r1
 8002244:	43d2      	mvns	r2, r2
 8002246:	401a      	ands	r2, r3
 8002248:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	019b      	lsls	r3, r3, #6
 800224e:	22ff      	movs	r2, #255	; 0xff
 8002250:	401a      	ands	r2, r3
 8002252:	1dfb      	adds	r3, r7, #7
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	0018      	movs	r0, r3
 8002258:	2303      	movs	r3, #3
 800225a:	4003      	ands	r3, r0
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002260:	4809      	ldr	r0, [pc, #36]	; (8002288 <__NVIC_SetPriority+0xd8>)
 8002262:	1dfb      	adds	r3, r7, #7
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	001c      	movs	r4, r3
 8002268:	230f      	movs	r3, #15
 800226a:	4023      	ands	r3, r4
 800226c:	3b08      	subs	r3, #8
 800226e:	089b      	lsrs	r3, r3, #2
 8002270:	430a      	orrs	r2, r1
 8002272:	3306      	adds	r3, #6
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	18c3      	adds	r3, r0, r3
 8002278:	3304      	adds	r3, #4
 800227a:	601a      	str	r2, [r3, #0]
}
 800227c:	46c0      	nop			; (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b003      	add	sp, #12
 8002282:	bd90      	pop	{r4, r7, pc}
 8002284:	e000e100 	.word	0xe000e100
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3b01      	subs	r3, #1
 8002298:	4a0c      	ldr	r2, [pc, #48]	; (80022cc <SysTick_Config+0x40>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800229e:	2301      	movs	r3, #1
 80022a0:	e010      	b.n	80022c4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <SysTick_Config+0x44>)
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	3a01      	subs	r2, #1
 80022a8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022aa:	2301      	movs	r3, #1
 80022ac:	425b      	negs	r3, r3
 80022ae:	2103      	movs	r1, #3
 80022b0:	0018      	movs	r0, r3
 80022b2:	f7ff ff7d 	bl	80021b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <SysTick_Config+0x44>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022bc:	4b04      	ldr	r3, [pc, #16]	; (80022d0 <SysTick_Config+0x44>)
 80022be:	2207      	movs	r2, #7
 80022c0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	0018      	movs	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b002      	add	sp, #8
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	00ffffff 	.word	0x00ffffff
 80022d0:	e000e010 	.word	0xe000e010

080022d4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60b9      	str	r1, [r7, #8]
 80022dc:	607a      	str	r2, [r7, #4]
 80022de:	210f      	movs	r1, #15
 80022e0:	187b      	adds	r3, r7, r1
 80022e2:	1c02      	adds	r2, r0, #0
 80022e4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	187b      	adds	r3, r7, r1
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	b25b      	sxtb	r3, r3
 80022ee:	0011      	movs	r1, r2
 80022f0:	0018      	movs	r0, r3
 80022f2:	f7ff ff5d 	bl	80021b0 <__NVIC_SetPriority>
}
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b004      	add	sp, #16
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	0002      	movs	r2, r0
 8002306:	1dfb      	adds	r3, r7, #7
 8002308:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800230a:	1dfb      	adds	r3, r7, #7
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	b25b      	sxtb	r3, r3
 8002310:	0018      	movs	r0, r3
 8002312:	f7ff ff33 	bl	800217c <__NVIC_EnableIRQ>
}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	46bd      	mov	sp, r7
 800231a:	b002      	add	sp, #8
 800231c:	bd80      	pop	{r7, pc}

0800231e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	0018      	movs	r0, r3
 800232a:	f7ff ffaf 	bl	800228c <SysTick_Config>
 800232e:	0003      	movs	r3, r0
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	b002      	add	sp, #8
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002340:	230f      	movs	r3, #15
 8002342:	18fb      	adds	r3, r7, r3
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2225      	movs	r2, #37	; 0x25
 800234c:	5c9b      	ldrb	r3, [r3, r2]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d008      	beq.n	8002366 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2204      	movs	r2, #4
 8002358:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2224      	movs	r2, #36	; 0x24
 800235e:	2100      	movs	r1, #0
 8002360:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e024      	b.n	80023b0 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	210e      	movs	r1, #14
 8002372:	438a      	bics	r2, r1
 8002374:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2101      	movs	r1, #1
 8002382:	438a      	bics	r2, r1
 8002384:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238a:	221c      	movs	r2, #28
 800238c:	401a      	ands	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	2101      	movs	r1, #1
 8002394:	4091      	lsls	r1, r2
 8002396:	000a      	movs	r2, r1
 8002398:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2225      	movs	r2, #37	; 0x25
 800239e:	2101      	movs	r1, #1
 80023a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2224      	movs	r2, #36	; 0x24
 80023a6:	2100      	movs	r1, #0
 80023a8:	5499      	strb	r1, [r3, r2]

    return status;
 80023aa:	230f      	movs	r3, #15
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	781b      	ldrb	r3, [r3, #0]
  }
}
 80023b0:	0018      	movs	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	b004      	add	sp, #16
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023c0:	230f      	movs	r3, #15
 80023c2:	18fb      	adds	r3, r7, r3
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2225      	movs	r2, #37	; 0x25
 80023cc:	5c9b      	ldrb	r3, [r3, r2]
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d007      	beq.n	80023e4 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2204      	movs	r2, #4
 80023d8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80023da:	230f      	movs	r3, #15
 80023dc:	18fb      	adds	r3, r7, r3
 80023de:	2201      	movs	r2, #1
 80023e0:	701a      	strb	r2, [r3, #0]
 80023e2:	e02a      	b.n	800243a <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	210e      	movs	r1, #14
 80023f0:	438a      	bics	r2, r1
 80023f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2101      	movs	r1, #1
 8002400:	438a      	bics	r2, r1
 8002402:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	221c      	movs	r2, #28
 800240a:	401a      	ands	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	2101      	movs	r1, #1
 8002412:	4091      	lsls	r1, r2
 8002414:	000a      	movs	r2, r1
 8002416:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2225      	movs	r2, #37	; 0x25
 800241c:	2101      	movs	r1, #1
 800241e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2224      	movs	r2, #36	; 0x24
 8002424:	2100      	movs	r1, #0
 8002426:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242c:	2b00      	cmp	r3, #0
 800242e:	d004      	beq.n	800243a <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	0010      	movs	r0, r2
 8002438:	4798      	blx	r3
    }
  }
  return status;
 800243a:	230f      	movs	r3, #15
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	781b      	ldrb	r3, [r3, #0]
}
 8002440:	0018      	movs	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	b004      	add	sp, #16
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800245e:	e14f      	b.n	8002700 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2101      	movs	r1, #1
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4091      	lsls	r1, r2
 800246a:	000a      	movs	r2, r1
 800246c:	4013      	ands	r3, r2
 800246e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d100      	bne.n	8002478 <HAL_GPIO_Init+0x30>
 8002476:	e140      	b.n	80026fa <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2203      	movs	r2, #3
 800247e:	4013      	ands	r3, r2
 8002480:	2b01      	cmp	r3, #1
 8002482:	d005      	beq.n	8002490 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2203      	movs	r2, #3
 800248a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800248c:	2b02      	cmp	r3, #2
 800248e:	d130      	bne.n	80024f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	2203      	movs	r2, #3
 800249c:	409a      	lsls	r2, r3
 800249e:	0013      	movs	r3, r2
 80024a0:	43da      	mvns	r2, r3
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	409a      	lsls	r2, r3
 80024b2:	0013      	movs	r3, r2
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c6:	2201      	movs	r2, #1
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	409a      	lsls	r2, r3
 80024cc:	0013      	movs	r3, r2
 80024ce:	43da      	mvns	r2, r3
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	4013      	ands	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	2201      	movs	r2, #1
 80024de:	401a      	ands	r2, r3
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	409a      	lsls	r2, r3
 80024e4:	0013      	movs	r3, r2
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2203      	movs	r2, #3
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d017      	beq.n	800252e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	2203      	movs	r2, #3
 800250a:	409a      	lsls	r2, r3
 800250c:	0013      	movs	r3, r2
 800250e:	43da      	mvns	r2, r3
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	4013      	ands	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	409a      	lsls	r2, r3
 8002520:	0013      	movs	r3, r2
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2203      	movs	r2, #3
 8002534:	4013      	ands	r3, r2
 8002536:	2b02      	cmp	r3, #2
 8002538:	d123      	bne.n	8002582 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	08da      	lsrs	r2, r3, #3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3208      	adds	r2, #8
 8002542:	0092      	lsls	r2, r2, #2
 8002544:	58d3      	ldr	r3, [r2, r3]
 8002546:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	2207      	movs	r2, #7
 800254c:	4013      	ands	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	220f      	movs	r2, #15
 8002552:	409a      	lsls	r2, r3
 8002554:	0013      	movs	r3, r2
 8002556:	43da      	mvns	r2, r3
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	4013      	ands	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	2107      	movs	r1, #7
 8002566:	400b      	ands	r3, r1
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	409a      	lsls	r2, r3
 800256c:	0013      	movs	r3, r2
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	08da      	lsrs	r2, r3, #3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3208      	adds	r2, #8
 800257c:	0092      	lsls	r2, r2, #2
 800257e:	6939      	ldr	r1, [r7, #16]
 8002580:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	2203      	movs	r2, #3
 800258e:	409a      	lsls	r2, r3
 8002590:	0013      	movs	r3, r2
 8002592:	43da      	mvns	r2, r3
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4013      	ands	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2203      	movs	r2, #3
 80025a0:	401a      	ands	r2, r3
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	409a      	lsls	r2, r3
 80025a8:	0013      	movs	r3, r2
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	23c0      	movs	r3, #192	; 0xc0
 80025bc:	029b      	lsls	r3, r3, #10
 80025be:	4013      	ands	r3, r2
 80025c0:	d100      	bne.n	80025c4 <HAL_GPIO_Init+0x17c>
 80025c2:	e09a      	b.n	80026fa <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c4:	4b54      	ldr	r3, [pc, #336]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80025c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025c8:	4b53      	ldr	r3, [pc, #332]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80025ca:	2101      	movs	r1, #1
 80025cc:	430a      	orrs	r2, r1
 80025ce:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80025d0:	4a52      	ldr	r2, [pc, #328]	; (800271c <HAL_GPIO_Init+0x2d4>)
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	089b      	lsrs	r3, r3, #2
 80025d6:	3302      	adds	r3, #2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	589b      	ldr	r3, [r3, r2]
 80025dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2203      	movs	r2, #3
 80025e2:	4013      	ands	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	220f      	movs	r2, #15
 80025e8:	409a      	lsls	r2, r3
 80025ea:	0013      	movs	r3, r2
 80025ec:	43da      	mvns	r2, r3
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	23a0      	movs	r3, #160	; 0xa0
 80025f8:	05db      	lsls	r3, r3, #23
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d019      	beq.n	8002632 <HAL_GPIO_Init+0x1ea>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a47      	ldr	r2, [pc, #284]	; (8002720 <HAL_GPIO_Init+0x2d8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d013      	beq.n	800262e <HAL_GPIO_Init+0x1e6>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a46      	ldr	r2, [pc, #280]	; (8002724 <HAL_GPIO_Init+0x2dc>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d00d      	beq.n	800262a <HAL_GPIO_Init+0x1e2>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a45      	ldr	r2, [pc, #276]	; (8002728 <HAL_GPIO_Init+0x2e0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d007      	beq.n	8002626 <HAL_GPIO_Init+0x1de>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a44      	ldr	r2, [pc, #272]	; (800272c <HAL_GPIO_Init+0x2e4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d101      	bne.n	8002622 <HAL_GPIO_Init+0x1da>
 800261e:	2305      	movs	r3, #5
 8002620:	e008      	b.n	8002634 <HAL_GPIO_Init+0x1ec>
 8002622:	2306      	movs	r3, #6
 8002624:	e006      	b.n	8002634 <HAL_GPIO_Init+0x1ec>
 8002626:	2303      	movs	r3, #3
 8002628:	e004      	b.n	8002634 <HAL_GPIO_Init+0x1ec>
 800262a:	2302      	movs	r3, #2
 800262c:	e002      	b.n	8002634 <HAL_GPIO_Init+0x1ec>
 800262e:	2301      	movs	r3, #1
 8002630:	e000      	b.n	8002634 <HAL_GPIO_Init+0x1ec>
 8002632:	2300      	movs	r3, #0
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	2103      	movs	r1, #3
 8002638:	400a      	ands	r2, r1
 800263a:	0092      	lsls	r2, r2, #2
 800263c:	4093      	lsls	r3, r2
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	4313      	orrs	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002644:	4935      	ldr	r1, [pc, #212]	; (800271c <HAL_GPIO_Init+0x2d4>)
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	089b      	lsrs	r3, r3, #2
 800264a:	3302      	adds	r3, #2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002652:	4b37      	ldr	r3, [pc, #220]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	43da      	mvns	r2, r3
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	2380      	movs	r3, #128	; 0x80
 8002668:	025b      	lsls	r3, r3, #9
 800266a:	4013      	ands	r3, r2
 800266c:	d003      	beq.n	8002676 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002676:	4b2e      	ldr	r3, [pc, #184]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800267c:	4b2c      	ldr	r3, [pc, #176]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	43da      	mvns	r2, r3
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	2380      	movs	r3, #128	; 0x80
 8002692:	029b      	lsls	r3, r3, #10
 8002694:	4013      	ands	r3, r2
 8002696:	d003      	beq.n	80026a0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4313      	orrs	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80026a0:	4b23      	ldr	r3, [pc, #140]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026a6:	4b22      	ldr	r3, [pc, #136]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	43da      	mvns	r2, r3
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4013      	ands	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	035b      	lsls	r3, r3, #13
 80026be:	4013      	ands	r3, r2
 80026c0:	d003      	beq.n	80026ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026ca:	4b19      	ldr	r3, [pc, #100]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80026d0:	4b17      	ldr	r3, [pc, #92]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	43da      	mvns	r2, r3
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	039b      	lsls	r3, r3, #14
 80026e8:	4013      	ands	r3, r2
 80026ea:	d003      	beq.n	80026f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80026f4:	4b0e      	ldr	r3, [pc, #56]	; (8002730 <HAL_GPIO_Init+0x2e8>)
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	3301      	adds	r3, #1
 80026fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	40da      	lsrs	r2, r3
 8002708:	1e13      	subs	r3, r2, #0
 800270a:	d000      	beq.n	800270e <HAL_GPIO_Init+0x2c6>
 800270c:	e6a8      	b.n	8002460 <HAL_GPIO_Init+0x18>
  }
}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	46bd      	mov	sp, r7
 8002712:	b006      	add	sp, #24
 8002714:	bd80      	pop	{r7, pc}
 8002716:	46c0      	nop			; (mov r8, r8)
 8002718:	40021000 	.word	0x40021000
 800271c:	40010000 	.word	0x40010000
 8002720:	50000400 	.word	0x50000400
 8002724:	50000800 	.word	0x50000800
 8002728:	50000c00 	.word	0x50000c00
 800272c:	50001c00 	.word	0x50001c00
 8002730:	40010400 	.word	0x40010400

08002734 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	0008      	movs	r0, r1
 800273e:	0011      	movs	r1, r2
 8002740:	1cbb      	adds	r3, r7, #2
 8002742:	1c02      	adds	r2, r0, #0
 8002744:	801a      	strh	r2, [r3, #0]
 8002746:	1c7b      	adds	r3, r7, #1
 8002748:	1c0a      	adds	r2, r1, #0
 800274a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800274c:	1c7b      	adds	r3, r7, #1
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d004      	beq.n	800275e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002754:	1cbb      	adds	r3, r7, #2
 8002756:	881a      	ldrh	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800275c:	e003      	b.n	8002766 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800275e:	1cbb      	adds	r3, r7, #2
 8002760:	881a      	ldrh	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	46bd      	mov	sp, r7
 800276a:	b002      	add	sp, #8
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b084      	sub	sp, #16
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	000a      	movs	r2, r1
 8002778:	1cbb      	adds	r3, r7, #2
 800277a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002782:	1cbb      	adds	r3, r7, #2
 8002784:	881b      	ldrh	r3, [r3, #0]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	4013      	ands	r3, r2
 800278a:	041a      	lsls	r2, r3, #16
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	43db      	mvns	r3, r3
 8002790:	1cb9      	adds	r1, r7, #2
 8002792:	8809      	ldrh	r1, [r1, #0]
 8002794:	400b      	ands	r3, r1
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	619a      	str	r2, [r3, #24]
}
 800279c:	46c0      	nop			; (mov r8, r8)
 800279e:	46bd      	mov	sp, r7
 80027a0:	b004      	add	sp, #16
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e078      	b.n	80028a8 <HAL_LPTIM_Init+0x104>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	222e      	movs	r2, #46	; 0x2e
 80027ba:	5c9b      	ldrb	r3, [r3, r2]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d107      	bne.n	80027d2 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	222d      	movs	r2, #45	; 0x2d
 80027c6:	2100      	movs	r1, #0
 80027c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	0018      	movs	r0, r3
 80027ce:	f7fe fe05 	bl	80013dc <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	222e      	movs	r2, #46	; 0x2e
 80027d6:	2102      	movs	r1, #2
 80027d8:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d005      	beq.n	80027f6 <HAL_LPTIM_Init+0x52>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	041b      	lsls	r3, r3, #16
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d103      	bne.n	80027fe <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	221e      	movs	r2, #30
 80027fa:	4393      	bics	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	4a2b      	ldr	r2, [pc, #172]	; (80028b0 <HAL_LPTIM_Init+0x10c>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d003      	beq.n	8002810 <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	4a2a      	ldr	r2, [pc, #168]	; (80028b4 <HAL_LPTIM_Init+0x110>)
 800280c:	4013      	ands	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4a29      	ldr	r2, [pc, #164]	; (80028b8 <HAL_LPTIM_Init+0x114>)
 8002814:	4013      	ands	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002820:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8002826:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 800282c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8002832:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d107      	bne.n	8002852 <HAL_LPTIM_Init+0xae>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800284a:	4313      	orrs	r3, r2
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d005      	beq.n	8002866 <HAL_LPTIM_Init+0xc2>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800285e:	2380      	movs	r3, #128	; 0x80
 8002860:	041b      	lsls	r3, r3, #16
 8002862:	429a      	cmp	r2, r3
 8002864:	d107      	bne.n	8002876 <HAL_LPTIM_Init+0xd2>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800286e:	4313      	orrs	r3, r2
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	4313      	orrs	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	4a0d      	ldr	r2, [pc, #52]	; (80028b0 <HAL_LPTIM_Init+0x10c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d00a      	beq.n	8002896 <HAL_LPTIM_Init+0xf2>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002888:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800288e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	4313      	orrs	r3, r2
 8002894:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	222e      	movs	r2, #46	; 0x2e
 80028a2:	2101      	movs	r1, #1
 80028a4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	0018      	movs	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	b004      	add	sp, #16
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	0000ffff 	.word	0x0000ffff
 80028b4:	ffff1f3f 	.word	0xffff1f3f
 80028b8:	ff19f1fe 	.word	0xff19f1fe

080028bc <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	222e      	movs	r2, #46	; 0x2e
 80028ca:	2102      	movs	r1, #2
 80028cc:	5499      	strb	r1, [r3, r2]

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 80028ce:	4b34      	ldr	r3, [pc, #208]	; (80029a0 <HAL_LPTIM_Counter_Start_IT+0xe4>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	4b33      	ldr	r3, [pc, #204]	; (80029a0 <HAL_LPTIM_Counter_Start_IT+0xe4>)
 80028d4:	2180      	movs	r1, #128	; 0x80
 80028d6:	0589      	lsls	r1, r1, #22
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d00d      	beq.n	8002900 <HAL_LPTIM_Counter_Start_IT+0x44>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028e8:	2380      	movs	r3, #128	; 0x80
 80028ea:	041b      	lsls	r3, r3, #16
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d107      	bne.n	8002900 <HAL_LPTIM_Counter_Start_IT+0x44>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	492a      	ldr	r1, [pc, #168]	; (80029a4 <HAL_LPTIM_Counter_Start_IT+0xe8>)
 80028fc:	400a      	ands	r2, r1
 80028fe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2101      	movs	r1, #1
 800290c:	430a      	orrs	r2, r1
 800290e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2210      	movs	r2, #16
 8002916:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2110      	movs	r1, #16
 8002924:	0018      	movs	r0, r3
 8002926:	f000 f91d 	bl	8002b64 <LPTIM_WaitForFlag>
 800292a:	0003      	movs	r3, r0
 800292c:	2b03      	cmp	r3, #3
 800292e:	d101      	bne.n	8002934 <HAL_LPTIM_Counter_Start_IT+0x78>
  {
    return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e031      	b.n	8002998 <HAL_LPTIM_Counter_Start_IT+0xdc>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	0018      	movs	r0, r3
 8002938:	f000 f94c 	bl	8002bd4 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	0018      	movs	r0, r3
 8002940:	f000 f904 	bl	8002b4c <HAL_LPTIM_GetState>
 8002944:	0003      	movs	r3, r0
 8002946:	2b03      	cmp	r3, #3
 8002948:	d101      	bne.n	800294e <HAL_LPTIM_Counter_Start_IT+0x92>
  {
    return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e024      	b.n	8002998 <HAL_LPTIM_Counter_Start_IT+0xdc>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2110      	movs	r1, #16
 800295a:	430a      	orrs	r2, r1
 800295c:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2102      	movs	r1, #2
 800296a:	430a      	orrs	r2, r1
 800296c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	691a      	ldr	r2, [r3, #16]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2101      	movs	r1, #1
 800297a:	430a      	orrs	r2, r1
 800297c:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	691a      	ldr	r2, [r3, #16]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2104      	movs	r1, #4
 800298a:	430a      	orrs	r2, r1
 800298c:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	222e      	movs	r2, #46	; 0x2e
 8002992:	2101      	movs	r1, #1
 8002994:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	0018      	movs	r0, r3
 800299a:	46bd      	mov	sp, r7
 800299c:	b002      	add	sp, #8
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40010400 	.word	0x40010400
 80029a4:	fffff1ff 	.word	0xfffff1ff

080029a8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2201      	movs	r2, #1
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d10e      	bne.n	80029dc <HAL_LPTIM_IRQHandler+0x34>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2201      	movs	r2, #1
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d107      	bne.n	80029dc <HAL_LPTIM_IRQHandler+0x34>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2201      	movs	r2, #1
 80029d2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f000 f888 	bl	8002aec <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2202      	movs	r2, #2
 80029e4:	4013      	ands	r3, r2
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d10e      	bne.n	8002a08 <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	2202      	movs	r2, #2
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d107      	bne.n	8002a08 <HAL_LPTIM_IRQHandler+0x60>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2202      	movs	r2, #2
 80029fe:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f7fe fe0a 	bl	800161c <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2204      	movs	r2, #4
 8002a10:	4013      	ands	r3, r2
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d10e      	bne.n	8002a34 <HAL_LPTIM_IRQHandler+0x8c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	2204      	movs	r2, #4
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d107      	bne.n	8002a34 <HAL_LPTIM_IRQHandler+0x8c>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2204      	movs	r2, #4
 8002a2a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f000 f864 	bl	8002afc <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2208      	movs	r2, #8
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d10e      	bne.n	8002a60 <HAL_LPTIM_IRQHandler+0xb8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	2208      	movs	r2, #8
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d107      	bne.n	8002a60 <HAL_LPTIM_IRQHandler+0xb8>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2208      	movs	r2, #8
 8002a56:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f000 f856 	bl	8002b0c <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2210      	movs	r2, #16
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b10      	cmp	r3, #16
 8002a6c:	d10e      	bne.n	8002a8c <HAL_LPTIM_IRQHandler+0xe4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2210      	movs	r2, #16
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b10      	cmp	r3, #16
 8002a7a:	d107      	bne.n	8002a8c <HAL_LPTIM_IRQHandler+0xe4>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2210      	movs	r2, #16
 8002a82:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	0018      	movs	r0, r3
 8002a88:	f000 f848 	bl	8002b1c <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2220      	movs	r2, #32
 8002a94:	4013      	ands	r3, r2
 8002a96:	2b20      	cmp	r3, #32
 8002a98:	d10e      	bne.n	8002ab8 <HAL_LPTIM_IRQHandler+0x110>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d107      	bne.n	8002ab8 <HAL_LPTIM_IRQHandler+0x110>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2220      	movs	r2, #32
 8002aae:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f000 f83a 	bl	8002b2c <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2240      	movs	r2, #64	; 0x40
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	2b40      	cmp	r3, #64	; 0x40
 8002ac4:	d10e      	bne.n	8002ae4 <HAL_LPTIM_IRQHandler+0x13c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2240      	movs	r2, #64	; 0x40
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b40      	cmp	r3, #64	; 0x40
 8002ad2:	d107      	bne.n	8002ae4 <HAL_LPTIM_IRQHandler+0x13c>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2240      	movs	r2, #64	; 0x40
 8002ada:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f000 f82c 	bl	8002b3c <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ae4:	46c0      	nop			; (mov r8, r8)
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	b002      	add	sp, #8
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8002af4:	46c0      	nop			; (mov r8, r8)
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b002      	add	sp, #8
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8002b04:	46c0      	nop			; (mov r8, r8)
 8002b06:	46bd      	mov	sp, r7
 8002b08:	b002      	add	sp, #8
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8002b14:	46c0      	nop			; (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8002b34:	46c0      	nop			; (mov r8, r8)
 8002b36:	46bd      	mov	sp, r7
 8002b38:	b002      	add	sp, #8
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8002b44:	46c0      	nop			; (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b002      	add	sp, #8
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	222e      	movs	r2, #46	; 0x2e
 8002b58:	5c9b      	ldrb	r3, [r3, r2]
 8002b5a:	b2db      	uxtb	r3, r3
}
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b002      	add	sp, #8
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8002b6e:	230f      	movs	r3, #15
 8002b70:	18fb      	adds	r3, r7, r3
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8002b76:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <LPTIM_WaitForFlag+0x68>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4915      	ldr	r1, [pc, #84]	; (8002bd0 <LPTIM_WaitForFlag+0x6c>)
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	f7fd fac3 	bl	8000108 <__udivsi3>
 8002b82:	0003      	movs	r3, r0
 8002b84:	001a      	movs	r2, r3
 8002b86:	0013      	movs	r3, r2
 8002b88:	015b      	lsls	r3, r3, #5
 8002b8a:	1a9b      	subs	r3, r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	189b      	adds	r3, r3, r2
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d103      	bne.n	8002ba8 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 8002ba0:	230f      	movs	r3, #15
 8002ba2:	18fb      	adds	r3, r7, r3
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d002      	beq.n	8002bbe <LPTIM_WaitForFlag+0x5a>
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1ea      	bne.n	8002b94 <LPTIM_WaitForFlag+0x30>

  return result;
 8002bbe:	230f      	movs	r3, #15
 8002bc0:	18fb      	adds	r3, r7, r3
 8002bc2:	781b      	ldrb	r3, [r3, #0]
}
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	b004      	add	sp, #16
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000004 	.word	0x20000004
 8002bd0:	00004e20 	.word	0x00004e20

08002bd4 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b088      	sub	sp, #32
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61fb      	str	r3, [r7, #28]
 8002be0:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	001a      	movs	r2, r3
 8002be8:	4b54      	ldr	r3, [pc, #336]	; (8002d3c <LPTIM_Disable+0x168>)
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d000      	beq.n	8002bf0 <LPTIM_Disable+0x1c>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
      break;
    default:
      break;
 8002bee:	e006      	b.n	8002bfe <LPTIM_Disable+0x2a>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002bf0:	4b53      	ldr	r3, [pc, #332]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002bf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bf4:	23c0      	movs	r3, #192	; 0xc0
 8002bf6:	031b      	lsls	r3, r3, #12
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	61fb      	str	r3, [r7, #28]
      break;
 8002bfc:	46c0      	nop			; (mov r8, r8)
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	61bb      	str	r3, [r7, #24]
  tmpCFGR = hlptim->Instance->CFGR;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	617b      	str	r3, [r7, #20]
  tmpCMP = hlptim->Instance->CMP;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	613b      	str	r3, [r7, #16]
  tmpARR = hlptim->Instance->ARR;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	60fb      	str	r3, [r7, #12]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	001a      	movs	r2, r3
 8002c24:	4b45      	ldr	r3, [pc, #276]	; (8002d3c <LPTIM_Disable+0x168>)
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d000      	beq.n	8002c2c <LPTIM_Disable+0x58>
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
      __HAL_RCC_LPTIM1_RELEASE_RESET();
      break;
    default:
      break;
 8002c2a:	e00d      	b.n	8002c48 <LPTIM_Disable+0x74>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8002c2c:	4b44      	ldr	r3, [pc, #272]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002c2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c30:	4b43      	ldr	r3, [pc, #268]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002c32:	2180      	movs	r1, #128	; 0x80
 8002c34:	0609      	lsls	r1, r1, #24
 8002c36:	430a      	orrs	r2, r1
 8002c38:	629a      	str	r2, [r3, #40]	; 0x28
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8002c3a:	4b41      	ldr	r3, [pc, #260]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002c3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c3e:	4b40      	ldr	r3, [pc, #256]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002c40:	0052      	lsls	r2, r2, #1
 8002c42:	0852      	lsrs	r2, r2, #1
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002c46:	46c0      	nop			; (mov r8, r8)
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d102      	bne.n	8002c54 <LPTIM_Disable+0x80>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d05c      	beq.n	8002d0e <LPTIM_Disable+0x13a>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	001a      	movs	r2, r3
 8002c5a:	4b38      	ldr	r3, [pc, #224]	; (8002d3c <LPTIM_Disable+0x168>)
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d000      	beq.n	8002c62 <LPTIM_Disable+0x8e>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
        break;
      default:
        break;
 8002c60:	e006      	b.n	8002c70 <LPTIM_Disable+0x9c>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8002c62:	4b37      	ldr	r3, [pc, #220]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002c64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c66:	4b36      	ldr	r3, [pc, #216]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002c68:	4936      	ldr	r1, [pc, #216]	; (8002d44 <LPTIM_Disable+0x170>)
 8002c6a:	400a      	ands	r2, r1
 8002c6c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8002c6e:	46c0      	nop			; (mov r8, r8)
    }

    if (tmpCMP != 0UL)
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d01b      	beq.n	8002cae <LPTIM_Disable+0xda>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	691a      	ldr	r2, [r3, #16]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2101      	movs	r1, #1
 8002c82:	430a      	orrs	r2, r1
 8002c84:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2108      	movs	r1, #8
 8002c92:	0018      	movs	r0, r3
 8002c94:	f7ff ff66 	bl	8002b64 <LPTIM_WaitForFlag>
 8002c98:	0003      	movs	r3, r0
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d103      	bne.n	8002ca6 <LPTIM_Disable+0xd2>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	222e      	movs	r2, #46	; 0x2e
 8002ca2:	2103      	movs	r1, #3
 8002ca4:	5499      	strb	r1, [r3, r2]
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2208      	movs	r2, #8
 8002cac:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01b      	beq.n	8002cec <LPTIM_Disable+0x118>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691a      	ldr	r2, [r3, #16]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2110      	movs	r1, #16
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	f7ff ff47 	bl	8002b64 <LPTIM_WaitForFlag>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	2b03      	cmp	r3, #3
 8002cda:	d103      	bne.n	8002ce4 <LPTIM_Disable+0x110>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	222e      	movs	r2, #46	; 0x2e
 8002ce0:	2103      	movs	r1, #3
 8002ce2:	5499      	strb	r1, [r3, r2]
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2210      	movs	r2, #16
 8002cea:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	001a      	movs	r2, r3
 8002cf2:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <LPTIM_Disable+0x168>)
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d000      	beq.n	8002cfa <LPTIM_Disable+0x126>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
        break;
      default:
        break;
 8002cf8:	e00a      	b.n	8002d10 <LPTIM_Disable+0x13c>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8002cfa:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cfe:	4a11      	ldr	r2, [pc, #68]	; (8002d44 <LPTIM_Disable+0x170>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	0019      	movs	r1, r3
 8002d04:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <LPTIM_Disable+0x16c>)
 8002d06:	69fa      	ldr	r2, [r7, #28]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8002d0c:	e000      	b.n	8002d10 <LPTIM_Disable+0x13c>
    }
  }
 8002d0e:	46c0      	nop			; (mov r8, r8)

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	691a      	ldr	r2, [r3, #16]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	438a      	bics	r2, r1
 8002d1e:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d30:	b662      	cpsie	i

  __enable_irq();
}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b008      	add	sp, #32
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	40007c00 	.word	0x40007c00
 8002d40:	40021000 	.word	0x40021000
 8002d44:	fff3ffff 	.word	0xfff3ffff

08002d48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d48:	b5b0      	push	{r4, r5, r7, lr}
 8002d4a:	b08a      	sub	sp, #40	; 0x28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d102      	bne.n	8002d5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	f000 fbb4 	bl	80034c4 <HAL_RCC_OscConfig+0x77c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d5c:	4bc3      	ldr	r3, [pc, #780]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	220c      	movs	r2, #12
 8002d62:	4013      	ands	r3, r2
 8002d64:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d66:	4bc1      	ldr	r3, [pc, #772]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	2380      	movs	r3, #128	; 0x80
 8002d6c:	025b      	lsls	r3, r3, #9
 8002d6e:	4013      	ands	r3, r2
 8002d70:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2201      	movs	r2, #1
 8002d78:	4013      	ands	r3, r2
 8002d7a:	d100      	bne.n	8002d7e <HAL_RCC_OscConfig+0x36>
 8002d7c:	e07e      	b.n	8002e7c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d007      	beq.n	8002d94 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d84:	6a3b      	ldr	r3, [r7, #32]
 8002d86:	2b0c      	cmp	r3, #12
 8002d88:	d112      	bne.n	8002db0 <HAL_RCC_OscConfig+0x68>
 8002d8a:	69fa      	ldr	r2, [r7, #28]
 8002d8c:	2380      	movs	r3, #128	; 0x80
 8002d8e:	025b      	lsls	r3, r3, #9
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d10d      	bne.n	8002db0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d94:	4bb5      	ldr	r3, [pc, #724]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	2380      	movs	r3, #128	; 0x80
 8002d9a:	029b      	lsls	r3, r3, #10
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d100      	bne.n	8002da2 <HAL_RCC_OscConfig+0x5a>
 8002da0:	e06b      	b.n	8002e7a <HAL_RCC_OscConfig+0x132>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d167      	bne.n	8002e7a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	f000 fb8a 	bl	80034c4 <HAL_RCC_OscConfig+0x77c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	025b      	lsls	r3, r3, #9
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d107      	bne.n	8002dcc <HAL_RCC_OscConfig+0x84>
 8002dbc:	4bab      	ldr	r3, [pc, #684]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4baa      	ldr	r3, [pc, #680]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002dc2:	2180      	movs	r1, #128	; 0x80
 8002dc4:	0249      	lsls	r1, r1, #9
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	e027      	b.n	8002e1c <HAL_RCC_OscConfig+0xd4>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	23a0      	movs	r3, #160	; 0xa0
 8002dd2:	02db      	lsls	r3, r3, #11
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d10e      	bne.n	8002df6 <HAL_RCC_OscConfig+0xae>
 8002dd8:	4ba4      	ldr	r3, [pc, #656]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4ba3      	ldr	r3, [pc, #652]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002dde:	2180      	movs	r1, #128	; 0x80
 8002de0:	02c9      	lsls	r1, r1, #11
 8002de2:	430a      	orrs	r2, r1
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	4ba1      	ldr	r3, [pc, #644]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4ba0      	ldr	r3, [pc, #640]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002dec:	2180      	movs	r1, #128	; 0x80
 8002dee:	0249      	lsls	r1, r1, #9
 8002df0:	430a      	orrs	r2, r1
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	e012      	b.n	8002e1c <HAL_RCC_OscConfig+0xd4>
 8002df6:	4b9d      	ldr	r3, [pc, #628]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	4b9c      	ldr	r3, [pc, #624]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002dfc:	499c      	ldr	r1, [pc, #624]	; (8003070 <HAL_RCC_OscConfig+0x328>)
 8002dfe:	400a      	ands	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	4b9a      	ldr	r3, [pc, #616]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	025b      	lsls	r3, r3, #9
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	4b96      	ldr	r3, [pc, #600]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	4b95      	ldr	r3, [pc, #596]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002e16:	4997      	ldr	r1, [pc, #604]	; (8003074 <HAL_RCC_OscConfig+0x32c>)
 8002e18:	400a      	ands	r2, r1
 8002e1a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d015      	beq.n	8002e50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e24:	f7ff f97e 	bl	8002124 <HAL_GetTick>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e2c:	e009      	b.n	8002e42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e2e:	f7ff f979 	bl	8002124 <HAL_GetTick>
 8002e32:	0002      	movs	r2, r0
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b64      	cmp	r3, #100	; 0x64
 8002e3a:	d902      	bls.n	8002e42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	f000 fb41 	bl	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e42:	4b8a      	ldr	r3, [pc, #552]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	029b      	lsls	r3, r3, #10
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d0ef      	beq.n	8002e2e <HAL_RCC_OscConfig+0xe6>
 8002e4e:	e015      	b.n	8002e7c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e50:	f7ff f968 	bl	8002124 <HAL_GetTick>
 8002e54:	0003      	movs	r3, r0
 8002e56:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e5a:	f7ff f963 	bl	8002124 <HAL_GetTick>
 8002e5e:	0002      	movs	r2, r0
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b64      	cmp	r3, #100	; 0x64
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e32b      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e6c:	4b7f      	ldr	r3, [pc, #508]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	029b      	lsls	r3, r3, #10
 8002e74:	4013      	ands	r3, r2
 8002e76:	d1f0      	bne.n	8002e5a <HAL_RCC_OscConfig+0x112>
 8002e78:	e000      	b.n	8002e7c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e7a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2202      	movs	r2, #2
 8002e82:	4013      	ands	r3, r2
 8002e84:	d100      	bne.n	8002e88 <HAL_RCC_OscConfig+0x140>
 8002e86:	e08c      	b.n	8002fa2 <HAL_RCC_OscConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d005      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	2b0c      	cmp	r3, #12
 8002e98:	d13f      	bne.n	8002f1a <HAL_RCC_OscConfig+0x1d2>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d13c      	bne.n	8002f1a <HAL_RCC_OscConfig+0x1d2>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002ea0:	4b72      	ldr	r3, [pc, #456]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2204      	movs	r2, #4
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d004      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x16c>
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e307      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb4:	4b6d      	ldr	r3, [pc, #436]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4a6f      	ldr	r2, [pc, #444]	; (8003078 <HAL_RCC_OscConfig+0x330>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	0019      	movs	r1, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	021a      	lsls	r2, r3, #8
 8002ec4:	4b69      	ldr	r3, [pc, #420]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002eca:	4b68      	ldr	r3, [pc, #416]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2209      	movs	r2, #9
 8002ed0:	4393      	bics	r3, r2
 8002ed2:	0019      	movs	r1, r3
 8002ed4:	4b65      	ldr	r3, [pc, #404]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002edc:	f000 fc44 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8002ee0:	0001      	movs	r1, r0
 8002ee2:	4b62      	ldr	r3, [pc, #392]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	220f      	movs	r2, #15
 8002eea:	4013      	ands	r3, r2
 8002eec:	4a63      	ldr	r2, [pc, #396]	; (800307c <HAL_RCC_OscConfig+0x334>)
 8002eee:	5cd3      	ldrb	r3, [r2, r3]
 8002ef0:	000a      	movs	r2, r1
 8002ef2:	40da      	lsrs	r2, r3
 8002ef4:	4b62      	ldr	r3, [pc, #392]	; (8003080 <HAL_RCC_OscConfig+0x338>)
 8002ef6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002ef8:	4b62      	ldr	r3, [pc, #392]	; (8003084 <HAL_RCC_OscConfig+0x33c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2513      	movs	r5, #19
 8002efe:	197c      	adds	r4, r7, r5
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7ff f8c9 	bl	8002098 <HAL_InitTick>
 8002f06:	0003      	movs	r3, r0
 8002f08:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002f0a:	197b      	adds	r3, r7, r5
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d047      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x25a>
      {
        return status;
 8002f12:	2313      	movs	r3, #19
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	e2d4      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d027      	beq.n	8002f70 <HAL_RCC_OscConfig+0x228>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002f20:	4b52      	ldr	r3, [pc, #328]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2209      	movs	r2, #9
 8002f26:	4393      	bics	r3, r2
 8002f28:	0019      	movs	r1, r3
 8002f2a:	4b50      	ldr	r3, [pc, #320]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f32:	f7ff f8f7 	bl	8002124 <HAL_GetTick>
 8002f36:	0003      	movs	r3, r0
 8002f38:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f3c:	f7ff f8f2 	bl	8002124 <HAL_GetTick>
 8002f40:	0002      	movs	r2, r0
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e2ba      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f4e:	4b47      	ldr	r3, [pc, #284]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2204      	movs	r2, #4
 8002f54:	4013      	ands	r3, r2
 8002f56:	d0f1      	beq.n	8002f3c <HAL_RCC_OscConfig+0x1f4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f58:	4b44      	ldr	r3, [pc, #272]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4a46      	ldr	r2, [pc, #280]	; (8003078 <HAL_RCC_OscConfig+0x330>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	0019      	movs	r1, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	021a      	lsls	r2, r3, #8
 8002f68:	4b40      	ldr	r3, [pc, #256]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	e018      	b.n	8002fa2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f70:	4b3e      	ldr	r3, [pc, #248]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	4b3d      	ldr	r3, [pc, #244]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f76:	2101      	movs	r1, #1
 8002f78:	438a      	bics	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7ff f8d2 	bl	8002124 <HAL_GetTick>
 8002f80:	0003      	movs	r3, r0
 8002f82:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x250>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f86:	f7ff f8cd 	bl	8002124 <HAL_GetTick>
 8002f8a:	0002      	movs	r2, r0
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e295      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f98:	4b34      	ldr	r3, [pc, #208]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2204      	movs	r2, #4
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d1f1      	bne.n	8002f86 <HAL_RCC_OscConfig+0x23e>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2210      	movs	r2, #16
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d100      	bne.n	8002fae <HAL_RCC_OscConfig+0x266>
 8002fac:	e0a3      	b.n	80030f6 <HAL_RCC_OscConfig+0x3ae>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d141      	bne.n	8003038 <HAL_RCC_OscConfig+0x2f0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fb4:	4b2d      	ldr	r3, [pc, #180]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	2380      	movs	r3, #128	; 0x80
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d005      	beq.n	8002fcc <HAL_RCC_OscConfig+0x284>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_RCC_OscConfig+0x284>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e27b      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fcc:	4b27      	ldr	r3, [pc, #156]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	4a2d      	ldr	r2, [pc, #180]	; (8003088 <HAL_RCC_OscConfig+0x340>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	0019      	movs	r1, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fda:	4b24      	ldr	r3, [pc, #144]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fe0:	4b22      	ldr	r3, [pc, #136]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	021b      	lsls	r3, r3, #8
 8002fe6:	0a19      	lsrs	r1, r3, #8
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	061a      	lsls	r2, r3, #24
 8002fee:	4b1f      	ldr	r3, [pc, #124]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	0b5b      	lsrs	r3, r3, #13
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	2280      	movs	r2, #128	; 0x80
 8002ffe:	0212      	lsls	r2, r2, #8
 8003000:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003002:	4b1a      	ldr	r3, [pc, #104]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	210f      	movs	r1, #15
 800300a:	400b      	ands	r3, r1
 800300c:	491b      	ldr	r1, [pc, #108]	; (800307c <HAL_RCC_OscConfig+0x334>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003012:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <HAL_RCC_OscConfig+0x338>)
 8003014:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003016:	4b1b      	ldr	r3, [pc, #108]	; (8003084 <HAL_RCC_OscConfig+0x33c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2513      	movs	r5, #19
 800301c:	197c      	adds	r4, r7, r5
 800301e:	0018      	movs	r0, r3
 8003020:	f7ff f83a 	bl	8002098 <HAL_InitTick>
 8003024:	0003      	movs	r3, r0
 8003026:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003028:	197b      	adds	r3, r7, r5
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d062      	beq.n	80030f6 <HAL_RCC_OscConfig+0x3ae>
        {
          return status;
 8003030:	2313      	movs	r3, #19
 8003032:	18fb      	adds	r3, r7, r3
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	e245      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d040      	beq.n	80030c2 <HAL_RCC_OscConfig+0x37a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003040:	4b0a      	ldr	r3, [pc, #40]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	4b09      	ldr	r3, [pc, #36]	; (800306c <HAL_RCC_OscConfig+0x324>)
 8003046:	2180      	movs	r1, #128	; 0x80
 8003048:	0049      	lsls	r1, r1, #1
 800304a:	430a      	orrs	r2, r1
 800304c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304e:	f7ff f869 	bl	8002124 <HAL_GetTick>
 8003052:	0003      	movs	r3, r0
 8003054:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003056:	e019      	b.n	800308c <HAL_RCC_OscConfig+0x344>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003058:	f7ff f864 	bl	8002124 <HAL_GetTick>
 800305c:	0002      	movs	r2, r0
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d912      	bls.n	800308c <HAL_RCC_OscConfig+0x344>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e22c      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	40021000 	.word	0x40021000
 8003070:	fffeffff 	.word	0xfffeffff
 8003074:	fffbffff 	.word	0xfffbffff
 8003078:	ffffe0ff 	.word	0xffffe0ff
 800307c:	08005ed0 	.word	0x08005ed0
 8003080:	20000004 	.word	0x20000004
 8003084:	20000008 	.word	0x20000008
 8003088:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800308c:	4bc6      	ldr	r3, [pc, #792]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	2380      	movs	r3, #128	; 0x80
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4013      	ands	r3, r2
 8003096:	d0df      	beq.n	8003058 <HAL_RCC_OscConfig+0x310>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003098:	4bc3      	ldr	r3, [pc, #780]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	4ac3      	ldr	r2, [pc, #780]	; (80033ac <HAL_RCC_OscConfig+0x664>)
 800309e:	4013      	ands	r3, r2
 80030a0:	0019      	movs	r1, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030a6:	4bc0      	ldr	r3, [pc, #768]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80030a8:	430a      	orrs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030ac:	4bbe      	ldr	r3, [pc, #760]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	021b      	lsls	r3, r3, #8
 80030b2:	0a19      	lsrs	r1, r3, #8
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	061a      	lsls	r2, r3, #24
 80030ba:	4bbb      	ldr	r3, [pc, #748]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80030bc:	430a      	orrs	r2, r1
 80030be:	605a      	str	r2, [r3, #4]
 80030c0:	e019      	b.n	80030f6 <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030c2:	4bb9      	ldr	r3, [pc, #740]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	4bb8      	ldr	r3, [pc, #736]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80030c8:	49b9      	ldr	r1, [pc, #740]	; (80033b0 <HAL_RCC_OscConfig+0x668>)
 80030ca:	400a      	ands	r2, r1
 80030cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ce:	f7ff f829 	bl	8002124 <HAL_GetTick>
 80030d2:	0003      	movs	r3, r0
 80030d4:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030d8:	f7ff f824 	bl	8002124 <HAL_GetTick>
 80030dc:	0002      	movs	r2, r0
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e1ec      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80030ea:	4baf      	ldr	r3, [pc, #700]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4013      	ands	r3, r2
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2208      	movs	r2, #8
 80030fc:	4013      	ands	r3, r2
 80030fe:	d036      	beq.n	800316e <HAL_RCC_OscConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d019      	beq.n	800313c <HAL_RCC_OscConfig+0x3f4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003108:	4ba7      	ldr	r3, [pc, #668]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800310a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800310c:	4ba6      	ldr	r3, [pc, #664]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800310e:	2101      	movs	r1, #1
 8003110:	430a      	orrs	r2, r1
 8003112:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003114:	f7ff f806 	bl	8002124 <HAL_GetTick>
 8003118:	0003      	movs	r3, r0
 800311a:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800311c:	e008      	b.n	8003130 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800311e:	f7ff f801 	bl	8002124 <HAL_GetTick>
 8003122:	0002      	movs	r2, r0
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e1c9      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003130:	4b9d      	ldr	r3, [pc, #628]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003134:	2202      	movs	r2, #2
 8003136:	4013      	ands	r3, r2
 8003138:	d0f1      	beq.n	800311e <HAL_RCC_OscConfig+0x3d6>
 800313a:	e018      	b.n	800316e <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800313c:	4b9a      	ldr	r3, [pc, #616]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800313e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003140:	4b99      	ldr	r3, [pc, #612]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003142:	2101      	movs	r1, #1
 8003144:	438a      	bics	r2, r1
 8003146:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003148:	f7fe ffec 	bl	8002124 <HAL_GetTick>
 800314c:	0003      	movs	r3, r0
 800314e:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x41c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003152:	f7fe ffe7 	bl	8002124 <HAL_GetTick>
 8003156:	0002      	movs	r2, r0
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x41c>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e1af      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003164:	4b90      	ldr	r3, [pc, #576]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003168:	2202      	movs	r2, #2
 800316a:	4013      	ands	r3, r2
 800316c:	d1f1      	bne.n	8003152 <HAL_RCC_OscConfig+0x40a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2204      	movs	r2, #4
 8003174:	4013      	ands	r3, r2
 8003176:	d100      	bne.n	800317a <HAL_RCC_OscConfig+0x432>
 8003178:	e0af      	b.n	80032da <HAL_RCC_OscConfig+0x592>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2327      	movs	r3, #39	; 0x27
 800317c:	18fb      	adds	r3, r7, r3
 800317e:	2200      	movs	r2, #0
 8003180:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003182:	4b89      	ldr	r3, [pc, #548]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003184:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003186:	2380      	movs	r3, #128	; 0x80
 8003188:	055b      	lsls	r3, r3, #21
 800318a:	4013      	ands	r3, r2
 800318c:	d10a      	bne.n	80031a4 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318e:	4b86      	ldr	r3, [pc, #536]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003192:	4b85      	ldr	r3, [pc, #532]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003194:	2180      	movs	r1, #128	; 0x80
 8003196:	0549      	lsls	r1, r1, #21
 8003198:	430a      	orrs	r2, r1
 800319a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800319c:	2327      	movs	r3, #39	; 0x27
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a4:	4b83      	ldr	r3, [pc, #524]	; (80033b4 <HAL_RCC_OscConfig+0x66c>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	2380      	movs	r3, #128	; 0x80
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4013      	ands	r3, r2
 80031ae:	d11a      	bne.n	80031e6 <HAL_RCC_OscConfig+0x49e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031b0:	4b80      	ldr	r3, [pc, #512]	; (80033b4 <HAL_RCC_OscConfig+0x66c>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4b7f      	ldr	r3, [pc, #508]	; (80033b4 <HAL_RCC_OscConfig+0x66c>)
 80031b6:	2180      	movs	r1, #128	; 0x80
 80031b8:	0049      	lsls	r1, r1, #1
 80031ba:	430a      	orrs	r2, r1
 80031bc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031be:	f7fe ffb1 	bl	8002124 <HAL_GetTick>
 80031c2:	0003      	movs	r3, r0
 80031c4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x492>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c8:	f7fe ffac 	bl	8002124 <HAL_GetTick>
 80031cc:	0002      	movs	r2, r0
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	; 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x492>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e174      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031da:	4b76      	ldr	r3, [pc, #472]	; (80033b4 <HAL_RCC_OscConfig+0x66c>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	2380      	movs	r3, #128	; 0x80
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	4013      	ands	r3, r2
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x480>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	2380      	movs	r3, #128	; 0x80
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d107      	bne.n	8003202 <HAL_RCC_OscConfig+0x4ba>
 80031f2:	4b6d      	ldr	r3, [pc, #436]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80031f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031f6:	4b6c      	ldr	r3, [pc, #432]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80031f8:	2180      	movs	r1, #128	; 0x80
 80031fa:	0049      	lsls	r1, r1, #1
 80031fc:	430a      	orrs	r2, r1
 80031fe:	651a      	str	r2, [r3, #80]	; 0x50
 8003200:	e031      	b.n	8003266 <HAL_RCC_OscConfig+0x51e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10c      	bne.n	8003224 <HAL_RCC_OscConfig+0x4dc>
 800320a:	4b67      	ldr	r3, [pc, #412]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800320c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800320e:	4b66      	ldr	r3, [pc, #408]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003210:	4967      	ldr	r1, [pc, #412]	; (80033b0 <HAL_RCC_OscConfig+0x668>)
 8003212:	400a      	ands	r2, r1
 8003214:	651a      	str	r2, [r3, #80]	; 0x50
 8003216:	4b64      	ldr	r3, [pc, #400]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003218:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800321a:	4b63      	ldr	r3, [pc, #396]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800321c:	4966      	ldr	r1, [pc, #408]	; (80033b8 <HAL_RCC_OscConfig+0x670>)
 800321e:	400a      	ands	r2, r1
 8003220:	651a      	str	r2, [r3, #80]	; 0x50
 8003222:	e020      	b.n	8003266 <HAL_RCC_OscConfig+0x51e>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	23a0      	movs	r3, #160	; 0xa0
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	429a      	cmp	r2, r3
 800322e:	d10e      	bne.n	800324e <HAL_RCC_OscConfig+0x506>
 8003230:	4b5d      	ldr	r3, [pc, #372]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003232:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003234:	4b5c      	ldr	r3, [pc, #368]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003236:	2180      	movs	r1, #128	; 0x80
 8003238:	00c9      	lsls	r1, r1, #3
 800323a:	430a      	orrs	r2, r1
 800323c:	651a      	str	r2, [r3, #80]	; 0x50
 800323e:	4b5a      	ldr	r3, [pc, #360]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003240:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003242:	4b59      	ldr	r3, [pc, #356]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003244:	2180      	movs	r1, #128	; 0x80
 8003246:	0049      	lsls	r1, r1, #1
 8003248:	430a      	orrs	r2, r1
 800324a:	651a      	str	r2, [r3, #80]	; 0x50
 800324c:	e00b      	b.n	8003266 <HAL_RCC_OscConfig+0x51e>
 800324e:	4b56      	ldr	r3, [pc, #344]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003250:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003252:	4b55      	ldr	r3, [pc, #340]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003254:	4956      	ldr	r1, [pc, #344]	; (80033b0 <HAL_RCC_OscConfig+0x668>)
 8003256:	400a      	ands	r2, r1
 8003258:	651a      	str	r2, [r3, #80]	; 0x50
 800325a:	4b53      	ldr	r3, [pc, #332]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800325c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800325e:	4b52      	ldr	r3, [pc, #328]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003260:	4955      	ldr	r1, [pc, #340]	; (80033b8 <HAL_RCC_OscConfig+0x670>)
 8003262:	400a      	ands	r2, r1
 8003264:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d015      	beq.n	800329a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800326e:	f7fe ff59 	bl	8002124 <HAL_GetTick>
 8003272:	0003      	movs	r3, r0
 8003274:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003276:	e009      	b.n	800328c <HAL_RCC_OscConfig+0x544>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003278:	f7fe ff54 	bl	8002124 <HAL_GetTick>
 800327c:	0002      	movs	r2, r0
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	4a4e      	ldr	r2, [pc, #312]	; (80033bc <HAL_RCC_OscConfig+0x674>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x544>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e11b      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800328c:	4b46      	ldr	r3, [pc, #280]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800328e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003290:	2380      	movs	r3, #128	; 0x80
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4013      	ands	r3, r2
 8003296:	d0ef      	beq.n	8003278 <HAL_RCC_OscConfig+0x530>
 8003298:	e014      	b.n	80032c4 <HAL_RCC_OscConfig+0x57c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800329a:	f7fe ff43 	bl	8002124 <HAL_GetTick>
 800329e:	0003      	movs	r3, r0
 80032a0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032a2:	e009      	b.n	80032b8 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032a4:	f7fe ff3e 	bl	8002124 <HAL_GetTick>
 80032a8:	0002      	movs	r2, r0
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	4a43      	ldr	r2, [pc, #268]	; (80033bc <HAL_RCC_OscConfig+0x674>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e105      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032b8:	4b3b      	ldr	r3, [pc, #236]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032bc:	2380      	movs	r3, #128	; 0x80
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4013      	ands	r3, r2
 80032c2:	d1ef      	bne.n	80032a4 <HAL_RCC_OscConfig+0x55c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032c4:	2327      	movs	r3, #39	; 0x27
 80032c6:	18fb      	adds	r3, r7, r3
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d105      	bne.n	80032da <HAL_RCC_OscConfig+0x592>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ce:	4b36      	ldr	r3, [pc, #216]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032d2:	4b35      	ldr	r3, [pc, #212]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032d4:	493a      	ldr	r1, [pc, #232]	; (80033c0 <HAL_RCC_OscConfig+0x678>)
 80032d6:	400a      	ands	r2, r1
 80032d8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2220      	movs	r2, #32
 80032e0:	4013      	ands	r3, r2
 80032e2:	d049      	beq.n	8003378 <HAL_RCC_OscConfig+0x630>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d026      	beq.n	800333a <HAL_RCC_OscConfig+0x5f2>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80032ec:	4b2e      	ldr	r3, [pc, #184]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032f2:	2101      	movs	r1, #1
 80032f4:	430a      	orrs	r2, r1
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	4b2b      	ldr	r3, [pc, #172]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032fc:	4b2a      	ldr	r3, [pc, #168]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 80032fe:	2101      	movs	r1, #1
 8003300:	430a      	orrs	r2, r1
 8003302:	635a      	str	r2, [r3, #52]	; 0x34
 8003304:	4b2f      	ldr	r3, [pc, #188]	; (80033c4 <HAL_RCC_OscConfig+0x67c>)
 8003306:	6a1a      	ldr	r2, [r3, #32]
 8003308:	4b2e      	ldr	r3, [pc, #184]	; (80033c4 <HAL_RCC_OscConfig+0x67c>)
 800330a:	2180      	movs	r1, #128	; 0x80
 800330c:	0189      	lsls	r1, r1, #6
 800330e:	430a      	orrs	r2, r1
 8003310:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003312:	f7fe ff07 	bl	8002124 <HAL_GetTick>
 8003316:	0003      	movs	r3, r0
 8003318:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800331c:	f7fe ff02 	bl	8002124 <HAL_GetTick>
 8003320:	0002      	movs	r2, r0
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e0ca      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800332e:	4b1e      	ldr	r3, [pc, #120]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	2202      	movs	r2, #2
 8003334:	4013      	ands	r3, r2
 8003336:	d0f1      	beq.n	800331c <HAL_RCC_OscConfig+0x5d4>
 8003338:	e01e      	b.n	8003378 <HAL_RCC_OscConfig+0x630>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800333a:	4b1b      	ldr	r3, [pc, #108]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	4b1a      	ldr	r3, [pc, #104]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003340:	2101      	movs	r1, #1
 8003342:	438a      	bics	r2, r1
 8003344:	609a      	str	r2, [r3, #8]
 8003346:	4b1f      	ldr	r3, [pc, #124]	; (80033c4 <HAL_RCC_OscConfig+0x67c>)
 8003348:	6a1a      	ldr	r2, [r3, #32]
 800334a:	4b1e      	ldr	r3, [pc, #120]	; (80033c4 <HAL_RCC_OscConfig+0x67c>)
 800334c:	491e      	ldr	r1, [pc, #120]	; (80033c8 <HAL_RCC_OscConfig+0x680>)
 800334e:	400a      	ands	r2, r1
 8003350:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003352:	f7fe fee7 	bl	8002124 <HAL_GetTick>
 8003356:	0003      	movs	r3, r0
 8003358:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x626>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800335c:	f7fe fee2 	bl	8002124 <HAL_GetTick>
 8003360:	0002      	movs	r2, r0
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x626>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e0aa      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800336e:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2202      	movs	r2, #2
 8003374:	4013      	ands	r3, r2
 8003376:	d1f1      	bne.n	800335c <HAL_RCC_OscConfig+0x614>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337c:	2b00      	cmp	r3, #0
 800337e:	d100      	bne.n	8003382 <HAL_RCC_OscConfig+0x63a>
 8003380:	e09f      	b.n	80034c2 <HAL_RCC_OscConfig+0x77a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	2b0c      	cmp	r3, #12
 8003386:	d100      	bne.n	800338a <HAL_RCC_OscConfig+0x642>
 8003388:	e078      	b.n	800347c <HAL_RCC_OscConfig+0x734>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338e:	2b02      	cmp	r3, #2
 8003390:	d159      	bne.n	8003446 <HAL_RCC_OscConfig+0x6fe>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	4b04      	ldr	r3, [pc, #16]	; (80033a8 <HAL_RCC_OscConfig+0x660>)
 8003398:	490c      	ldr	r1, [pc, #48]	; (80033cc <HAL_RCC_OscConfig+0x684>)
 800339a:	400a      	ands	r2, r1
 800339c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339e:	f7fe fec1 	bl	8002124 <HAL_GetTick>
 80033a2:	0003      	movs	r3, r0
 80033a4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80033a6:	e01c      	b.n	80033e2 <HAL_RCC_OscConfig+0x69a>
 80033a8:	40021000 	.word	0x40021000
 80033ac:	ffff1fff 	.word	0xffff1fff
 80033b0:	fffffeff 	.word	0xfffffeff
 80033b4:	40007000 	.word	0x40007000
 80033b8:	fffffbff 	.word	0xfffffbff
 80033bc:	00001388 	.word	0x00001388
 80033c0:	efffffff 	.word	0xefffffff
 80033c4:	40010000 	.word	0x40010000
 80033c8:	ffffdfff 	.word	0xffffdfff
 80033cc:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d0:	f7fe fea8 	bl	8002124 <HAL_GetTick>
 80033d4:	0002      	movs	r2, r0
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e070      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80033e2:	4b3a      	ldr	r3, [pc, #232]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	2380      	movs	r3, #128	; 0x80
 80033e8:	049b      	lsls	r3, r3, #18
 80033ea:	4013      	ands	r3, r2
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x688>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ee:	4b37      	ldr	r3, [pc, #220]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	4a37      	ldr	r2, [pc, #220]	; (80034d0 <HAL_RCC_OscConfig+0x788>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	0019      	movs	r1, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003406:	431a      	orrs	r2, r3
 8003408:	4b30      	ldr	r3, [pc, #192]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 800340a:	430a      	orrs	r2, r1
 800340c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800340e:	4b2f      	ldr	r3, [pc, #188]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	4b2e      	ldr	r3, [pc, #184]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 8003414:	2180      	movs	r1, #128	; 0x80
 8003416:	0449      	lsls	r1, r1, #17
 8003418:	430a      	orrs	r2, r1
 800341a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7fe fe82 	bl	8002124 <HAL_GetTick>
 8003420:	0003      	movs	r3, r0
 8003422:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003424:	e008      	b.n	8003438 <HAL_RCC_OscConfig+0x6f0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003426:	f7fe fe7d 	bl	8002124 <HAL_GetTick>
 800342a:	0002      	movs	r2, r0
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d901      	bls.n	8003438 <HAL_RCC_OscConfig+0x6f0>
          {
            return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e045      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003438:	4b24      	ldr	r3, [pc, #144]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	2380      	movs	r3, #128	; 0x80
 800343e:	049b      	lsls	r3, r3, #18
 8003440:	4013      	ands	r3, r2
 8003442:	d0f0      	beq.n	8003426 <HAL_RCC_OscConfig+0x6de>
 8003444:	e03d      	b.n	80034c2 <HAL_RCC_OscConfig+0x77a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003446:	4b21      	ldr	r3, [pc, #132]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	4b20      	ldr	r3, [pc, #128]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 800344c:	4921      	ldr	r1, [pc, #132]	; (80034d4 <HAL_RCC_OscConfig+0x78c>)
 800344e:	400a      	ands	r2, r1
 8003450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003452:	f7fe fe67 	bl	8002124 <HAL_GetTick>
 8003456:	0003      	movs	r3, r0
 8003458:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x726>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800345c:	f7fe fe62 	bl	8002124 <HAL_GetTick>
 8003460:	0002      	movs	r2, r0
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x726>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e02a      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800346e:	4b17      	ldr	r3, [pc, #92]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	2380      	movs	r3, #128	; 0x80
 8003474:	049b      	lsls	r3, r3, #18
 8003476:	4013      	ands	r3, r2
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x714>
 800347a:	e022      	b.n	80034c2 <HAL_RCC_OscConfig+0x77a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e01d      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003488:	4b10      	ldr	r3, [pc, #64]	; (80034cc <HAL_RCC_OscConfig+0x784>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800348e:	69fa      	ldr	r2, [r7, #28]
 8003490:	2380      	movs	r3, #128	; 0x80
 8003492:	025b      	lsls	r3, r3, #9
 8003494:	401a      	ands	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	429a      	cmp	r2, r3
 800349c:	d10f      	bne.n	80034be <HAL_RCC_OscConfig+0x776>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	23f0      	movs	r3, #240	; 0xf0
 80034a2:	039b      	lsls	r3, r3, #14
 80034a4:	401a      	ands	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d107      	bne.n	80034be <HAL_RCC_OscConfig+0x776>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80034ae:	69fa      	ldr	r2, [r7, #28]
 80034b0:	23c0      	movs	r3, #192	; 0xc0
 80034b2:	041b      	lsls	r3, r3, #16
 80034b4:	401a      	ands	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d001      	beq.n	80034c2 <HAL_RCC_OscConfig+0x77a>
        {
          return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_RCC_OscConfig+0x77c>
        }
      }
    }
  }
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	0018      	movs	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b00a      	add	sp, #40	; 0x28
 80034ca:	bdb0      	pop	{r4, r5, r7, pc}
 80034cc:	40021000 	.word	0x40021000
 80034d0:	ff02ffff 	.word	0xff02ffff
 80034d4:	feffffff 	.word	0xfeffffff

080034d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034d8:	b5b0      	push	{r4, r5, r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e129      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034ec:	4b96      	ldr	r3, [pc, #600]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2201      	movs	r2, #1
 80034f2:	4013      	ands	r3, r2
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d91e      	bls.n	8003538 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034fa:	4b93      	ldr	r3, [pc, #588]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2201      	movs	r2, #1
 8003500:	4393      	bics	r3, r2
 8003502:	0019      	movs	r1, r3
 8003504:	4b90      	ldr	r3, [pc, #576]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800350c:	f7fe fe0a 	bl	8002124 <HAL_GetTick>
 8003510:	0003      	movs	r3, r0
 8003512:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003514:	e009      	b.n	800352a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003516:	f7fe fe05 	bl	8002124 <HAL_GetTick>
 800351a:	0002      	movs	r2, r0
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	4a8a      	ldr	r2, [pc, #552]	; (800374c <HAL_RCC_ClockConfig+0x274>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d901      	bls.n	800352a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e10a      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352a:	4b87      	ldr	r3, [pc, #540]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2201      	movs	r2, #1
 8003530:	4013      	ands	r3, r2
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d1ee      	bne.n	8003516 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2202      	movs	r2, #2
 800353e:	4013      	ands	r3, r2
 8003540:	d009      	beq.n	8003556 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003542:	4b83      	ldr	r3, [pc, #524]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	22f0      	movs	r2, #240	; 0xf0
 8003548:	4393      	bics	r3, r2
 800354a:	0019      	movs	r1, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	4b7f      	ldr	r3, [pc, #508]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 8003552:	430a      	orrs	r2, r1
 8003554:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2201      	movs	r2, #1
 800355c:	4013      	ands	r3, r2
 800355e:	d100      	bne.n	8003562 <HAL_RCC_ClockConfig+0x8a>
 8003560:	e089      	b.n	8003676 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d107      	bne.n	800357a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800356a:	4b79      	ldr	r3, [pc, #484]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	2380      	movs	r3, #128	; 0x80
 8003570:	029b      	lsls	r3, r3, #10
 8003572:	4013      	ands	r3, r2
 8003574:	d120      	bne.n	80035b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e0e2      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b03      	cmp	r3, #3
 8003580:	d107      	bne.n	8003592 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003582:	4b73      	ldr	r3, [pc, #460]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	049b      	lsls	r3, r3, #18
 800358a:	4013      	ands	r3, r2
 800358c:	d114      	bne.n	80035b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e0d6      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b01      	cmp	r3, #1
 8003598:	d106      	bne.n	80035a8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800359a:	4b6d      	ldr	r3, [pc, #436]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2204      	movs	r2, #4
 80035a0:	4013      	ands	r3, r2
 80035a2:	d109      	bne.n	80035b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e0cb      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80035a8:	4b69      	ldr	r3, [pc, #420]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	2380      	movs	r3, #128	; 0x80
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4013      	ands	r3, r2
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0c3      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035b8:	4b65      	ldr	r3, [pc, #404]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2203      	movs	r2, #3
 80035be:	4393      	bics	r3, r2
 80035c0:	0019      	movs	r1, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	4b62      	ldr	r3, [pc, #392]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80035c8:	430a      	orrs	r2, r1
 80035ca:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035cc:	f7fe fdaa 	bl	8002124 <HAL_GetTick>
 80035d0:	0003      	movs	r3, r0
 80035d2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d111      	bne.n	8003600 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80035dc:	e009      	b.n	80035f2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035de:	f7fe fda1 	bl	8002124 <HAL_GetTick>
 80035e2:	0002      	movs	r2, r0
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	4a58      	ldr	r2, [pc, #352]	; (800374c <HAL_RCC_ClockConfig+0x274>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e0a6      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80035f2:	4b57      	ldr	r3, [pc, #348]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	220c      	movs	r2, #12
 80035f8:	4013      	ands	r3, r2
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d1ef      	bne.n	80035de <HAL_RCC_ClockConfig+0x106>
 80035fe:	e03a      	b.n	8003676 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b03      	cmp	r3, #3
 8003606:	d111      	bne.n	800362c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003608:	e009      	b.n	800361e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800360a:	f7fe fd8b 	bl	8002124 <HAL_GetTick>
 800360e:	0002      	movs	r2, r0
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	4a4d      	ldr	r2, [pc, #308]	; (800374c <HAL_RCC_ClockConfig+0x274>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d901      	bls.n	800361e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e090      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800361e:	4b4c      	ldr	r3, [pc, #304]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	220c      	movs	r2, #12
 8003624:	4013      	ands	r3, r2
 8003626:	2b0c      	cmp	r3, #12
 8003628:	d1ef      	bne.n	800360a <HAL_RCC_ClockConfig+0x132>
 800362a:	e024      	b.n	8003676 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d11b      	bne.n	800366c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003634:	e009      	b.n	800364a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003636:	f7fe fd75 	bl	8002124 <HAL_GetTick>
 800363a:	0002      	movs	r2, r0
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	4a42      	ldr	r2, [pc, #264]	; (800374c <HAL_RCC_ClockConfig+0x274>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d901      	bls.n	800364a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e07a      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800364a:	4b41      	ldr	r3, [pc, #260]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	220c      	movs	r2, #12
 8003650:	4013      	ands	r3, r2
 8003652:	2b04      	cmp	r3, #4
 8003654:	d1ef      	bne.n	8003636 <HAL_RCC_ClockConfig+0x15e>
 8003656:	e00e      	b.n	8003676 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003658:	f7fe fd64 	bl	8002124 <HAL_GetTick>
 800365c:	0002      	movs	r2, r0
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	4a3a      	ldr	r2, [pc, #232]	; (800374c <HAL_RCC_ClockConfig+0x274>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d901      	bls.n	800366c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e069      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800366c:	4b38      	ldr	r3, [pc, #224]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	220c      	movs	r2, #12
 8003672:	4013      	ands	r3, r2
 8003674:	d1f0      	bne.n	8003658 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003676:	4b34      	ldr	r3, [pc, #208]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2201      	movs	r2, #1
 800367c:	4013      	ands	r3, r2
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d21e      	bcs.n	80036c2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003684:	4b30      	ldr	r3, [pc, #192]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2201      	movs	r2, #1
 800368a:	4393      	bics	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	4b2e      	ldr	r3, [pc, #184]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003696:	f7fe fd45 	bl	8002124 <HAL_GetTick>
 800369a:	0003      	movs	r3, r0
 800369c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800369e:	e009      	b.n	80036b4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a0:	f7fe fd40 	bl	8002124 <HAL_GetTick>
 80036a4:	0002      	movs	r2, r0
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	4a28      	ldr	r2, [pc, #160]	; (800374c <HAL_RCC_ClockConfig+0x274>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e045      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b4:	4b24      	ldr	r3, [pc, #144]	; (8003748 <HAL_RCC_ClockConfig+0x270>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2201      	movs	r2, #1
 80036ba:	4013      	ands	r3, r2
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d1ee      	bne.n	80036a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2204      	movs	r2, #4
 80036c8:	4013      	ands	r3, r2
 80036ca:	d009      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036cc:	4b20      	ldr	r3, [pc, #128]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	4a20      	ldr	r2, [pc, #128]	; (8003754 <HAL_RCC_ClockConfig+0x27c>)
 80036d2:	4013      	ands	r3, r2
 80036d4:	0019      	movs	r1, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80036dc:	430a      	orrs	r2, r1
 80036de:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2208      	movs	r2, #8
 80036e6:	4013      	ands	r3, r2
 80036e8:	d00a      	beq.n	8003700 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036ea:	4b19      	ldr	r3, [pc, #100]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	4a1a      	ldr	r2, [pc, #104]	; (8003758 <HAL_RCC_ClockConfig+0x280>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	0019      	movs	r1, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	00da      	lsls	r2, r3, #3
 80036fa:	4b15      	ldr	r3, [pc, #84]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 80036fc:	430a      	orrs	r2, r1
 80036fe:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003700:	f000 f832 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8003704:	0001      	movs	r1, r0
 8003706:	4b12      	ldr	r3, [pc, #72]	; (8003750 <HAL_RCC_ClockConfig+0x278>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	091b      	lsrs	r3, r3, #4
 800370c:	220f      	movs	r2, #15
 800370e:	4013      	ands	r3, r2
 8003710:	4a12      	ldr	r2, [pc, #72]	; (800375c <HAL_RCC_ClockConfig+0x284>)
 8003712:	5cd3      	ldrb	r3, [r2, r3]
 8003714:	000a      	movs	r2, r1
 8003716:	40da      	lsrs	r2, r3
 8003718:	4b11      	ldr	r3, [pc, #68]	; (8003760 <HAL_RCC_ClockConfig+0x288>)
 800371a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800371c:	4b11      	ldr	r3, [pc, #68]	; (8003764 <HAL_RCC_ClockConfig+0x28c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	250b      	movs	r5, #11
 8003722:	197c      	adds	r4, r7, r5
 8003724:	0018      	movs	r0, r3
 8003726:	f7fe fcb7 	bl	8002098 <HAL_InitTick>
 800372a:	0003      	movs	r3, r0
 800372c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800372e:	197b      	adds	r3, r7, r5
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_RCC_ClockConfig+0x266>
  {
    return status;
 8003736:	230b      	movs	r3, #11
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	e000      	b.n	8003740 <HAL_RCC_ClockConfig+0x268>
  }

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	b004      	add	sp, #16
 8003746:	bdb0      	pop	{r4, r5, r7, pc}
 8003748:	40022000 	.word	0x40022000
 800374c:	00001388 	.word	0x00001388
 8003750:	40021000 	.word	0x40021000
 8003754:	fffff8ff 	.word	0xfffff8ff
 8003758:	ffffc7ff 	.word	0xffffc7ff
 800375c:	08005ed0 	.word	0x08005ed0
 8003760:	20000004 	.word	0x20000004
 8003764:	20000008 	.word	0x20000008

08003768 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800376a:	b08f      	sub	sp, #60	; 0x3c
 800376c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800376e:	4b4a      	ldr	r3, [pc, #296]	; (8003898 <HAL_RCC_GetSysClockFreq+0x130>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003774:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003776:	230c      	movs	r3, #12
 8003778:	4013      	ands	r3, r2
 800377a:	2b08      	cmp	r3, #8
 800377c:	d00f      	beq.n	800379e <HAL_RCC_GetSysClockFreq+0x36>
 800377e:	2b0c      	cmp	r3, #12
 8003780:	d010      	beq.n	80037a4 <HAL_RCC_GetSysClockFreq+0x3c>
 8003782:	2b04      	cmp	r3, #4
 8003784:	d000      	beq.n	8003788 <HAL_RCC_GetSysClockFreq+0x20>
 8003786:	e073      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x108>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003788:	4b43      	ldr	r3, [pc, #268]	; (8003898 <HAL_RCC_GetSysClockFreq+0x130>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2210      	movs	r2, #16
 800378e:	4013      	ands	r3, r2
 8003790:	d002      	beq.n	8003798 <HAL_RCC_GetSysClockFreq+0x30>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003792:	4b42      	ldr	r3, [pc, #264]	; (800389c <HAL_RCC_GetSysClockFreq+0x134>)
 8003794:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003796:	e079      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x124>
        sysclockfreq =  HSI_VALUE;
 8003798:	4b41      	ldr	r3, [pc, #260]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x138>)
 800379a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800379c:	e076      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800379e:	4b41      	ldr	r3, [pc, #260]	; (80038a4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80037a0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80037a2:	e073      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80037a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a6:	0c9a      	lsrs	r2, r3, #18
 80037a8:	230f      	movs	r3, #15
 80037aa:	401a      	ands	r2, r3
 80037ac:	4b3e      	ldr	r3, [pc, #248]	; (80038a8 <HAL_RCC_GetSysClockFreq+0x140>)
 80037ae:	5c9b      	ldrb	r3, [r3, r2]
 80037b0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80037b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b4:	0d9a      	lsrs	r2, r3, #22
 80037b6:	2303      	movs	r3, #3
 80037b8:	4013      	ands	r3, r2
 80037ba:	3301      	adds	r3, #1
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037be:	4b36      	ldr	r3, [pc, #216]	; (8003898 <HAL_RCC_GetSysClockFreq+0x130>)
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	2380      	movs	r3, #128	; 0x80
 80037c4:	025b      	lsls	r3, r3, #9
 80037c6:	4013      	ands	r3, r2
 80037c8:	d019      	beq.n	80037fe <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80037ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037cc:	61bb      	str	r3, [r7, #24]
 80037ce:	2300      	movs	r3, #0
 80037d0:	61fb      	str	r3, [r7, #28]
 80037d2:	4a34      	ldr	r2, [pc, #208]	; (80038a4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80037d4:	2300      	movs	r3, #0
 80037d6:	69b8      	ldr	r0, [r7, #24]
 80037d8:	69f9      	ldr	r1, [r7, #28]
 80037da:	f7fc fd7b 	bl	80002d4 <__aeabi_lmul>
 80037de:	0003      	movs	r3, r0
 80037e0:	000c      	movs	r4, r1
 80037e2:	0018      	movs	r0, r3
 80037e4:	0021      	movs	r1, r4
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	613b      	str	r3, [r7, #16]
 80037ea:	2300      	movs	r3, #0
 80037ec:	617b      	str	r3, [r7, #20]
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f7fc fd4f 	bl	8000294 <__aeabi_uldivmod>
 80037f6:	0003      	movs	r3, r0
 80037f8:	000c      	movs	r4, r1
 80037fa:	637b      	str	r3, [r7, #52]	; 0x34
 80037fc:	e035      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x102>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80037fe:	4b26      	ldr	r3, [pc, #152]	; (8003898 <HAL_RCC_GetSysClockFreq+0x130>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2210      	movs	r2, #16
 8003804:	4013      	ands	r3, r2
 8003806:	d019      	beq.n	800383c <HAL_RCC_GetSysClockFreq+0xd4>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	2300      	movs	r3, #0
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	4a22      	ldr	r2, [pc, #136]	; (800389c <HAL_RCC_GetSysClockFreq+0x134>)
 8003812:	2300      	movs	r3, #0
 8003814:	68b8      	ldr	r0, [r7, #8]
 8003816:	68f9      	ldr	r1, [r7, #12]
 8003818:	f7fc fd5c 	bl	80002d4 <__aeabi_lmul>
 800381c:	0003      	movs	r3, r0
 800381e:	000c      	movs	r4, r1
 8003820:	0018      	movs	r0, r3
 8003822:	0021      	movs	r1, r4
 8003824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	2300      	movs	r3, #0
 800382a:	607b      	str	r3, [r7, #4]
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f7fc fd30 	bl	8000294 <__aeabi_uldivmod>
 8003834:	0003      	movs	r3, r0
 8003836:	000c      	movs	r4, r1
 8003838:	637b      	str	r3, [r7, #52]	; 0x34
 800383a:	e016      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x102>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800383c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800383e:	0018      	movs	r0, r3
 8003840:	2300      	movs	r3, #0
 8003842:	0019      	movs	r1, r3
 8003844:	4a16      	ldr	r2, [pc, #88]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003846:	2300      	movs	r3, #0
 8003848:	f7fc fd44 	bl	80002d4 <__aeabi_lmul>
 800384c:	0003      	movs	r3, r0
 800384e:	000c      	movs	r4, r1
 8003850:	0018      	movs	r0, r3
 8003852:	0021      	movs	r1, r4
 8003854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003856:	001d      	movs	r5, r3
 8003858:	2300      	movs	r3, #0
 800385a:	001e      	movs	r6, r3
 800385c:	002a      	movs	r2, r5
 800385e:	0033      	movs	r3, r6
 8003860:	f7fc fd18 	bl	8000294 <__aeabi_uldivmod>
 8003864:	0003      	movs	r3, r0
 8003866:	000c      	movs	r4, r1
 8003868:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800386a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800386c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800386e:	e00d      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003870:	4b09      	ldr	r3, [pc, #36]	; (8003898 <HAL_RCC_GetSysClockFreq+0x130>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	0b5b      	lsrs	r3, r3, #13
 8003876:	2207      	movs	r2, #7
 8003878:	4013      	ands	r3, r2
 800387a:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	3301      	adds	r3, #1
 8003880:	2280      	movs	r2, #128	; 0x80
 8003882:	0212      	lsls	r2, r2, #8
 8003884:	409a      	lsls	r2, r3
 8003886:	0013      	movs	r3, r2
 8003888:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800388a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800388c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800388e:	0018      	movs	r0, r3
 8003890:	46bd      	mov	sp, r7
 8003892:	b00f      	add	sp, #60	; 0x3c
 8003894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003896:	46c0      	nop			; (mov r8, r8)
 8003898:	40021000 	.word	0x40021000
 800389c:	003d0900 	.word	0x003d0900
 80038a0:	00f42400 	.word	0x00f42400
 80038a4:	007a1200 	.word	0x007a1200
 80038a8:	08005ee8 	.word	0x08005ee8

080038ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038b0:	4b02      	ldr	r3, [pc, #8]	; (80038bc <HAL_RCC_GetHCLKFreq+0x10>)
 80038b2:	681b      	ldr	r3, [r3, #0]
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	20000004 	.word	0x20000004

080038c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038c4:	f7ff fff2 	bl	80038ac <HAL_RCC_GetHCLKFreq>
 80038c8:	0001      	movs	r1, r0
 80038ca:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	0a1b      	lsrs	r3, r3, #8
 80038d0:	2207      	movs	r2, #7
 80038d2:	4013      	ands	r3, r2
 80038d4:	4a04      	ldr	r2, [pc, #16]	; (80038e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80038d6:	5cd3      	ldrb	r3, [r2, r3]
 80038d8:	40d9      	lsrs	r1, r3
 80038da:	000b      	movs	r3, r1
}
 80038dc:	0018      	movs	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	46c0      	nop			; (mov r8, r8)
 80038e4:	40021000 	.word	0x40021000
 80038e8:	08005ee0 	.word	0x08005ee0

080038ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038f0:	f7ff ffdc 	bl	80038ac <HAL_RCC_GetHCLKFreq>
 80038f4:	0001      	movs	r1, r0
 80038f6:	4b06      	ldr	r3, [pc, #24]	; (8003910 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	0adb      	lsrs	r3, r3, #11
 80038fc:	2207      	movs	r2, #7
 80038fe:	4013      	ands	r3, r2
 8003900:	4a04      	ldr	r2, [pc, #16]	; (8003914 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003902:	5cd3      	ldrb	r3, [r2, r3]
 8003904:	40d9      	lsrs	r1, r3
 8003906:	000b      	movs	r3, r1
}
 8003908:	0018      	movs	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	40021000 	.word	0x40021000
 8003914:	08005ee0 	.word	0x08005ee0

08003918 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003920:	2317      	movs	r3, #23
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	2200      	movs	r2, #0
 8003926:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2220      	movs	r2, #32
 800392e:	4013      	ands	r3, r2
 8003930:	d106      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	4013      	ands	r3, r2
 800393c:	d100      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800393e:	e0d9      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003940:	4b9c      	ldr	r3, [pc, #624]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003942:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	055b      	lsls	r3, r3, #21
 8003948:	4013      	ands	r3, r2
 800394a:	d10a      	bne.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800394c:	4b99      	ldr	r3, [pc, #612]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800394e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003950:	4b98      	ldr	r3, [pc, #608]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003952:	2180      	movs	r1, #128	; 0x80
 8003954:	0549      	lsls	r1, r1, #21
 8003956:	430a      	orrs	r2, r1
 8003958:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800395a:	2317      	movs	r3, #23
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	2201      	movs	r2, #1
 8003960:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003962:	4b95      	ldr	r3, [pc, #596]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	2380      	movs	r3, #128	; 0x80
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	4013      	ands	r3, r2
 800396c:	d11a      	bne.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396e:	4b92      	ldr	r3, [pc, #584]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	4b91      	ldr	r3, [pc, #580]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003974:	2180      	movs	r1, #128	; 0x80
 8003976:	0049      	lsls	r1, r1, #1
 8003978:	430a      	orrs	r2, r1
 800397a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800397c:	f7fe fbd2 	bl	8002124 <HAL_GetTick>
 8003980:	0003      	movs	r3, r0
 8003982:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003984:	e008      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003986:	f7fe fbcd 	bl	8002124 <HAL_GetTick>
 800398a:	0002      	movs	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b64      	cmp	r3, #100	; 0x64
 8003992:	d901      	bls.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e108      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003998:	4b87      	ldr	r3, [pc, #540]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	4013      	ands	r3, r2
 80039a2:	d0f0      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80039a4:	4b83      	ldr	r3, [pc, #524]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	23c0      	movs	r3, #192	; 0xc0
 80039aa:	039b      	lsls	r3, r3, #14
 80039ac:	4013      	ands	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685a      	ldr	r2, [r3, #4]
 80039b4:	23c0      	movs	r3, #192	; 0xc0
 80039b6:	039b      	lsls	r3, r3, #14
 80039b8:	4013      	ands	r3, r2
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d107      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	23c0      	movs	r3, #192	; 0xc0
 80039c6:	039b      	lsls	r3, r3, #14
 80039c8:	4013      	ands	r3, r2
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d013      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	23c0      	movs	r3, #192	; 0xc0
 80039d6:	029b      	lsls	r3, r3, #10
 80039d8:	401a      	ands	r2, r3
 80039da:	23c0      	movs	r3, #192	; 0xc0
 80039dc:	029b      	lsls	r3, r3, #10
 80039de:	429a      	cmp	r2, r3
 80039e0:	d10a      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80039e2:	4b74      	ldr	r3, [pc, #464]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	2380      	movs	r3, #128	; 0x80
 80039e8:	029b      	lsls	r3, r3, #10
 80039ea:	401a      	ands	r2, r3
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	029b      	lsls	r3, r3, #10
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d101      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0d8      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80039f8:	4b6e      	ldr	r3, [pc, #440]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80039fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039fc:	23c0      	movs	r3, #192	; 0xc0
 80039fe:	029b      	lsls	r3, r3, #10
 8003a00:	4013      	ands	r3, r2
 8003a02:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d049      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685a      	ldr	r2, [r3, #4]
 8003a0e:	23c0      	movs	r3, #192	; 0xc0
 8003a10:	029b      	lsls	r3, r3, #10
 8003a12:	4013      	ands	r3, r2
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d004      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	4013      	ands	r3, r2
 8003a22:	d10d      	bne.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	23c0      	movs	r3, #192	; 0xc0
 8003a2a:	029b      	lsls	r3, r3, #10
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d034      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	2380      	movs	r3, #128	; 0x80
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d02e      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003a40:	4b5c      	ldr	r3, [pc, #368]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a44:	4a5d      	ldr	r2, [pc, #372]	; (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a4a:	4b5a      	ldr	r3, [pc, #360]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a4e:	4b59      	ldr	r3, [pc, #356]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a50:	2180      	movs	r1, #128	; 0x80
 8003a52:	0309      	lsls	r1, r1, #12
 8003a54:	430a      	orrs	r2, r1
 8003a56:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a58:	4b56      	ldr	r3, [pc, #344]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a5c:	4b55      	ldr	r3, [pc, #340]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a5e:	4958      	ldr	r1, [pc, #352]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003a60:	400a      	ands	r2, r1
 8003a62:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003a64:	4b53      	ldr	r3, [pc, #332]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	2380      	movs	r3, #128	; 0x80
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	4013      	ands	r3, r2
 8003a72:	d014      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a74:	f7fe fb56 	bl	8002124 <HAL_GetTick>
 8003a78:	0003      	movs	r3, r0
 8003a7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a7c:	e009      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a7e:	f7fe fb51 	bl	8002124 <HAL_GetTick>
 8003a82:	0002      	movs	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	4a4e      	ldr	r2, [pc, #312]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e08b      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a92:	4b48      	ldr	r3, [pc, #288]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003a94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a96:	2380      	movs	r3, #128	; 0x80
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d0ef      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	23c0      	movs	r3, #192	; 0xc0
 8003aa4:	029b      	lsls	r3, r3, #10
 8003aa6:	401a      	ands	r2, r3
 8003aa8:	23c0      	movs	r3, #192	; 0xc0
 8003aaa:	029b      	lsls	r3, r3, #10
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d10c      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003ab0:	4b40      	ldr	r3, [pc, #256]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a44      	ldr	r2, [pc, #272]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	0019      	movs	r1, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	23c0      	movs	r3, #192	; 0xc0
 8003ac0:	039b      	lsls	r3, r3, #14
 8003ac2:	401a      	ands	r2, r3
 8003ac4:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	4b3a      	ldr	r3, [pc, #232]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003acc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685a      	ldr	r2, [r3, #4]
 8003ad2:	23c0      	movs	r3, #192	; 0xc0
 8003ad4:	029b      	lsls	r3, r3, #10
 8003ad6:	401a      	ands	r2, r3
 8003ad8:	4b36      	ldr	r3, [pc, #216]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003ada:	430a      	orrs	r2, r1
 8003adc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ade:	2317      	movs	r3, #23
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d105      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ae8:	4b32      	ldr	r3, [pc, #200]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003aea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aec:	4b31      	ldr	r3, [pc, #196]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003aee:	4937      	ldr	r1, [pc, #220]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8003af0:	400a      	ands	r2, r1
 8003af2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2201      	movs	r2, #1
 8003afa:	4013      	ands	r3, r2
 8003afc:	d009      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003afe:	4b2d      	ldr	r3, [pc, #180]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b02:	2203      	movs	r2, #3
 8003b04:	4393      	bics	r3, r2
 8003b06:	0019      	movs	r1, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	4b29      	ldr	r3, [pc, #164]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2202      	movs	r2, #2
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d009      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b1c:	4b25      	ldr	r3, [pc, #148]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b20:	220c      	movs	r2, #12
 8003b22:	4393      	bics	r3, r2
 8003b24:	0019      	movs	r1, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691a      	ldr	r2, [r3, #16]
 8003b2a:	4b22      	ldr	r3, [pc, #136]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2204      	movs	r2, #4
 8003b36:	4013      	ands	r3, r2
 8003b38:	d009      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b3a:	4b1e      	ldr	r3, [pc, #120]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3e:	4a24      	ldr	r2, [pc, #144]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	0019      	movs	r1, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	695a      	ldr	r2, [r3, #20]
 8003b48:	4b1a      	ldr	r3, [pc, #104]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2208      	movs	r2, #8
 8003b54:	4013      	ands	r3, r2
 8003b56:	d009      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b58:	4b16      	ldr	r3, [pc, #88]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b5c:	4a1d      	ldr	r2, [pc, #116]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b5e:	4013      	ands	r3, r2
 8003b60:	0019      	movs	r1, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699a      	ldr	r2, [r3, #24]
 8003b66:	4b13      	ldr	r3, [pc, #76]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2240      	movs	r2, #64	; 0x40
 8003b72:	4013      	ands	r3, r2
 8003b74:	d009      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b76:	4b0f      	ldr	r3, [pc, #60]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b7a:	4a17      	ldr	r2, [pc, #92]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	0019      	movs	r1, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a1a      	ldr	r2, [r3, #32]
 8003b84:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b86:	430a      	orrs	r2, r1
 8003b88:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2280      	movs	r2, #128	; 0x80
 8003b90:	4013      	ands	r3, r2
 8003b92:	d009      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003b94:	4b07      	ldr	r3, [pc, #28]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b98:	4a10      	ldr	r2, [pc, #64]	; (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	0019      	movs	r1, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69da      	ldr	r2, [r3, #28]
 8003ba2:	4b04      	ldr	r3, [pc, #16]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	0018      	movs	r0, r3
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b006      	add	sp, #24
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	fffcffff 	.word	0xfffcffff
 8003bc0:	fff7ffff 	.word	0xfff7ffff
 8003bc4:	00001388 	.word	0x00001388
 8003bc8:	ffcfffff 	.word	0xffcfffff
 8003bcc:	efffffff 	.word	0xefffffff
 8003bd0:	fffff3ff 	.word	0xfffff3ff
 8003bd4:	ffffcfff 	.word	0xffffcfff
 8003bd8:	fbffffff 	.word	0xfbffffff
 8003bdc:	fff3ffff 	.word	0xfff3ffff

08003be0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e032      	b.n	8003c58 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2239      	movs	r2, #57	; 0x39
 8003bf6:	5c9b      	ldrb	r3, [r3, r2]
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d107      	bne.n	8003c0e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2238      	movs	r2, #56	; 0x38
 8003c02:	2100      	movs	r1, #0
 8003c04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	0018      	movs	r0, r3
 8003c0a:	f7fe f88b 	bl	8001d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2239      	movs	r2, #57	; 0x39
 8003c12:	2102      	movs	r1, #2
 8003c14:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	0019      	movs	r1, r3
 8003c20:	0010      	movs	r0, r2
 8003c22:	f000 faad 	bl	8004180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	223e      	movs	r2, #62	; 0x3e
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	223a      	movs	r2, #58	; 0x3a
 8003c32:	2101      	movs	r1, #1
 8003c34:	5499      	strb	r1, [r3, r2]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	223b      	movs	r2, #59	; 0x3b
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	5499      	strb	r1, [r3, r2]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	223c      	movs	r2, #60	; 0x3c
 8003c42:	2101      	movs	r1, #1
 8003c44:	5499      	strb	r1, [r3, r2]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	223d      	movs	r2, #61	; 0x3d
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2239      	movs	r2, #57	; 0x39
 8003c52:	2101      	movs	r1, #1
 8003c54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b002      	add	sp, #8
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e032      	b.n	8003cd8 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2239      	movs	r2, #57	; 0x39
 8003c76:	5c9b      	ldrb	r3, [r3, r2]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d107      	bne.n	8003c8e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2238      	movs	r2, #56	; 0x38
 8003c82:	2100      	movs	r1, #0
 8003c84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	0018      	movs	r0, r3
 8003c8a:	f7fe f861 	bl	8001d50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2239      	movs	r2, #57	; 0x39
 8003c92:	2102      	movs	r1, #2
 8003c94:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	3304      	adds	r3, #4
 8003c9e:	0019      	movs	r1, r3
 8003ca0:	0010      	movs	r0, r2
 8003ca2:	f000 fa6d 	bl	8004180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	223e      	movs	r2, #62	; 0x3e
 8003caa:	2101      	movs	r1, #1
 8003cac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	223a      	movs	r2, #58	; 0x3a
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	5499      	strb	r1, [r3, r2]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	223b      	movs	r2, #59	; 0x3b
 8003cba:	2101      	movs	r1, #1
 8003cbc:	5499      	strb	r1, [r3, r2]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	223c      	movs	r2, #60	; 0x3c
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	5499      	strb	r1, [r3, r2]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	223d      	movs	r2, #61	; 0x3d
 8003cca:	2101      	movs	r1, #1
 8003ccc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2239      	movs	r2, #57	; 0x39
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	0018      	movs	r0, r3
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	b002      	add	sp, #8
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d108      	bne.n	8003d02 <HAL_TIM_PWM_Start+0x22>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	223a      	movs	r2, #58	; 0x3a
 8003cf4:	5c9b      	ldrb	r3, [r3, r2]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	1e5a      	subs	r2, r3, #1
 8003cfc:	4193      	sbcs	r3, r2
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	e01f      	b.n	8003d42 <HAL_TIM_PWM_Start+0x62>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d108      	bne.n	8003d1a <HAL_TIM_PWM_Start+0x3a>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	223b      	movs	r2, #59	; 0x3b
 8003d0c:	5c9b      	ldrb	r3, [r3, r2]
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	3b01      	subs	r3, #1
 8003d12:	1e5a      	subs	r2, r3, #1
 8003d14:	4193      	sbcs	r3, r2
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	e013      	b.n	8003d42 <HAL_TIM_PWM_Start+0x62>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d108      	bne.n	8003d32 <HAL_TIM_PWM_Start+0x52>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	223c      	movs	r2, #60	; 0x3c
 8003d24:	5c9b      	ldrb	r3, [r3, r2]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	1e5a      	subs	r2, r3, #1
 8003d2c:	4193      	sbcs	r3, r2
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	e007      	b.n	8003d42 <HAL_TIM_PWM_Start+0x62>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	223d      	movs	r2, #61	; 0x3d
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	1e5a      	subs	r2, r3, #1
 8003d3e:	4193      	sbcs	r3, r2
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e04d      	b.n	8003de6 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d104      	bne.n	8003d5a <HAL_TIM_PWM_Start+0x7a>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	223a      	movs	r2, #58	; 0x3a
 8003d54:	2102      	movs	r1, #2
 8003d56:	5499      	strb	r1, [r3, r2]
 8003d58:	e013      	b.n	8003d82 <HAL_TIM_PWM_Start+0xa2>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	2b04      	cmp	r3, #4
 8003d5e:	d104      	bne.n	8003d6a <HAL_TIM_PWM_Start+0x8a>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	223b      	movs	r2, #59	; 0x3b
 8003d64:	2102      	movs	r1, #2
 8003d66:	5499      	strb	r1, [r3, r2]
 8003d68:	e00b      	b.n	8003d82 <HAL_TIM_PWM_Start+0xa2>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d104      	bne.n	8003d7a <HAL_TIM_PWM_Start+0x9a>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	223c      	movs	r2, #60	; 0x3c
 8003d74:	2102      	movs	r1, #2
 8003d76:	5499      	strb	r1, [r3, r2]
 8003d78:	e003      	b.n	8003d82 <HAL_TIM_PWM_Start+0xa2>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	223d      	movs	r2, #61	; 0x3d
 8003d7e:	2102      	movs	r1, #2
 8003d80:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6839      	ldr	r1, [r7, #0]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	f000 fbea 	bl	8004564 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	05db      	lsls	r3, r3, #23
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d009      	beq.n	8003db0 <HAL_TIM_PWM_Start+0xd0>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a13      	ldr	r2, [pc, #76]	; (8003df0 <HAL_TIM_PWM_Start+0x110>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d004      	beq.n	8003db0 <HAL_TIM_PWM_Start+0xd0>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a12      	ldr	r2, [pc, #72]	; (8003df4 <HAL_TIM_PWM_Start+0x114>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d111      	bne.n	8003dd4 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	2207      	movs	r2, #7
 8003db8:	4013      	ands	r3, r2
 8003dba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b06      	cmp	r3, #6
 8003dc0:	d010      	beq.n	8003de4 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dd2:	e007      	b.n	8003de4 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2101      	movs	r1, #1
 8003de0:	430a      	orrs	r2, r1
 8003de2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	0018      	movs	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b004      	add	sp, #16
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	46c0      	nop			; (mov r8, r8)
 8003df0:	40010800 	.word	0x40010800
 8003df4:	40011400 	.word	0x40011400

08003df8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6839      	ldr	r1, [r7, #0]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f000 fbaa 	bl	8004564 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	4a16      	ldr	r2, [pc, #88]	; (8003e70 <HAL_TIM_PWM_Stop+0x78>)
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d107      	bne.n	8003e2c <HAL_TIM_PWM_Stop+0x34>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2101      	movs	r1, #1
 8003e28:	438a      	bics	r2, r1
 8003e2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d104      	bne.n	8003e3c <HAL_TIM_PWM_Stop+0x44>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	223a      	movs	r2, #58	; 0x3a
 8003e36:	2101      	movs	r1, #1
 8003e38:	5499      	strb	r1, [r3, r2]
 8003e3a:	e013      	b.n	8003e64 <HAL_TIM_PWM_Stop+0x6c>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d104      	bne.n	8003e4c <HAL_TIM_PWM_Stop+0x54>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	223b      	movs	r2, #59	; 0x3b
 8003e46:	2101      	movs	r1, #1
 8003e48:	5499      	strb	r1, [r3, r2]
 8003e4a:	e00b      	b.n	8003e64 <HAL_TIM_PWM_Stop+0x6c>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2b08      	cmp	r3, #8
 8003e50:	d104      	bne.n	8003e5c <HAL_TIM_PWM_Stop+0x64>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	223c      	movs	r2, #60	; 0x3c
 8003e56:	2101      	movs	r1, #1
 8003e58:	5499      	strb	r1, [r3, r2]
 8003e5a:	e003      	b.n	8003e64 <HAL_TIM_PWM_Stop+0x6c>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	223d      	movs	r2, #61	; 0x3d
 8003e60:	2101      	movs	r1, #1
 8003e62:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	0018      	movs	r0, r3
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	b002      	add	sp, #8
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	00001111 	.word	0x00001111

08003e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e80:	2317      	movs	r3, #23
 8003e82:	18fb      	adds	r3, r7, r3
 8003e84:	2200      	movs	r2, #0
 8003e86:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2238      	movs	r2, #56	; 0x38
 8003e8c:	5c9b      	ldrb	r3, [r3, r2]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e0a3      	b.n	8003fde <HAL_TIM_PWM_ConfigChannel+0x16a>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2238      	movs	r2, #56	; 0x38
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d029      	beq.n	8003ef8 <HAL_TIM_PWM_ConfigChannel+0x84>
 8003ea4:	d802      	bhi.n	8003eac <HAL_TIM_PWM_ConfigChannel+0x38>
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <HAL_TIM_PWM_ConfigChannel+0x42>
 8003eaa:	e08c      	b.n	8003fc6 <HAL_TIM_PWM_ConfigChannel+0x152>
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d046      	beq.n	8003f3e <HAL_TIM_PWM_ConfigChannel+0xca>
 8003eb0:	2b0c      	cmp	r3, #12
 8003eb2:	d065      	beq.n	8003f80 <HAL_TIM_PWM_ConfigChannel+0x10c>
 8003eb4:	e087      	b.n	8003fc6 <HAL_TIM_PWM_ConfigChannel+0x152>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	0011      	movs	r1, r2
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f000 f9b2 	bl	8004228 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	699a      	ldr	r2, [r3, #24]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2108      	movs	r1, #8
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	699a      	ldr	r2, [r3, #24]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2104      	movs	r1, #4
 8003ee0:	438a      	bics	r2, r1
 8003ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6999      	ldr	r1, [r3, #24]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	68da      	ldr	r2, [r3, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	619a      	str	r2, [r3, #24]
      break;
 8003ef6:	e06b      	b.n	8003fd0 <HAL_TIM_PWM_ConfigChannel+0x15c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	0011      	movs	r1, r2
 8003f00:	0018      	movs	r0, r3
 8003f02:	f000 f9cd 	bl	80042a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699a      	ldr	r2, [r3, #24]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2180      	movs	r1, #128	; 0x80
 8003f12:	0109      	lsls	r1, r1, #4
 8003f14:	430a      	orrs	r2, r1
 8003f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	699a      	ldr	r2, [r3, #24]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4931      	ldr	r1, [pc, #196]	; (8003fe8 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8003f24:	400a      	ands	r2, r1
 8003f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6999      	ldr	r1, [r3, #24]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	021a      	lsls	r2, r3, #8
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	619a      	str	r2, [r3, #24]
      break;
 8003f3c:	e048      	b.n	8003fd0 <HAL_TIM_PWM_ConfigChannel+0x15c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	0011      	movs	r1, r2
 8003f46:	0018      	movs	r0, r3
 8003f48:	f000 f9ec 	bl	8004324 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	69da      	ldr	r2, [r3, #28]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2108      	movs	r1, #8
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2104      	movs	r1, #4
 8003f68:	438a      	bics	r2, r1
 8003f6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	69d9      	ldr	r1, [r3, #28]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	61da      	str	r2, [r3, #28]
      break;
 8003f7e:	e027      	b.n	8003fd0 <HAL_TIM_PWM_ConfigChannel+0x15c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	0011      	movs	r1, r2
 8003f88:	0018      	movs	r0, r3
 8003f8a:	f000 fa0b 	bl	80043a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69da      	ldr	r2, [r3, #28]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2180      	movs	r1, #128	; 0x80
 8003f9a:	0109      	lsls	r1, r1, #4
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	69da      	ldr	r2, [r3, #28]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	490f      	ldr	r1, [pc, #60]	; (8003fe8 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8003fac:	400a      	ands	r2, r1
 8003fae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	69d9      	ldr	r1, [r3, #28]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	021a      	lsls	r2, r3, #8
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	61da      	str	r2, [r3, #28]
      break;
 8003fc4:	e004      	b.n	8003fd0 <HAL_TIM_PWM_ConfigChannel+0x15c>
    }

    default:
      status = HAL_ERROR;
 8003fc6:	2317      	movs	r3, #23
 8003fc8:	18fb      	adds	r3, r7, r3
 8003fca:	2201      	movs	r2, #1
 8003fcc:	701a      	strb	r2, [r3, #0]
      break;
 8003fce:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2238      	movs	r2, #56	; 0x38
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	5499      	strb	r1, [r3, r2]

  return status;
 8003fd8:	2317      	movs	r3, #23
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	781b      	ldrb	r3, [r3, #0]
}
 8003fde:	0018      	movs	r0, r3
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	b006      	add	sp, #24
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	fffffbff 	.word	0xfffffbff

08003fec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff6:	230f      	movs	r3, #15
 8003ff8:	18fb      	adds	r3, r7, r3
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2238      	movs	r2, #56	; 0x38
 8004002:	5c9b      	ldrb	r3, [r3, r2]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d101      	bne.n	800400c <HAL_TIM_ConfigClockSource+0x20>
 8004008:	2302      	movs	r3, #2
 800400a:	e0b2      	b.n	8004172 <HAL_TIM_ConfigClockSource+0x186>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2238      	movs	r2, #56	; 0x38
 8004010:	2101      	movs	r1, #1
 8004012:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2239      	movs	r2, #57	; 0x39
 8004018:	2102      	movs	r1, #2
 800401a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2277      	movs	r2, #119	; 0x77
 8004028:	4393      	bics	r3, r2
 800402a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	4a53      	ldr	r2, [pc, #332]	; (800417c <HAL_TIM_ConfigClockSource+0x190>)
 8004030:	4013      	ands	r3, r2
 8004032:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b40      	cmp	r3, #64	; 0x40
 8004042:	d100      	bne.n	8004046 <HAL_TIM_ConfigClockSource+0x5a>
 8004044:	e06b      	b.n	800411e <HAL_TIM_ConfigClockSource+0x132>
 8004046:	d80e      	bhi.n	8004066 <HAL_TIM_ConfigClockSource+0x7a>
 8004048:	2b10      	cmp	r3, #16
 800404a:	d100      	bne.n	800404e <HAL_TIM_ConfigClockSource+0x62>
 800404c:	e077      	b.n	800413e <HAL_TIM_ConfigClockSource+0x152>
 800404e:	d803      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x6c>
 8004050:	2b00      	cmp	r3, #0
 8004052:	d100      	bne.n	8004056 <HAL_TIM_ConfigClockSource+0x6a>
 8004054:	e073      	b.n	800413e <HAL_TIM_ConfigClockSource+0x152>
 8004056:	e07b      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x164>
 8004058:	2b20      	cmp	r3, #32
 800405a:	d100      	bne.n	800405e <HAL_TIM_ConfigClockSource+0x72>
 800405c:	e06f      	b.n	800413e <HAL_TIM_ConfigClockSource+0x152>
 800405e:	2b30      	cmp	r3, #48	; 0x30
 8004060:	d100      	bne.n	8004064 <HAL_TIM_ConfigClockSource+0x78>
 8004062:	e06c      	b.n	800413e <HAL_TIM_ConfigClockSource+0x152>
 8004064:	e074      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x164>
 8004066:	2b70      	cmp	r3, #112	; 0x70
 8004068:	d00e      	beq.n	8004088 <HAL_TIM_ConfigClockSource+0x9c>
 800406a:	d804      	bhi.n	8004076 <HAL_TIM_ConfigClockSource+0x8a>
 800406c:	2b50      	cmp	r3, #80	; 0x50
 800406e:	d036      	beq.n	80040de <HAL_TIM_ConfigClockSource+0xf2>
 8004070:	2b60      	cmp	r3, #96	; 0x60
 8004072:	d044      	beq.n	80040fe <HAL_TIM_ConfigClockSource+0x112>
 8004074:	e06c      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x164>
 8004076:	2280      	movs	r2, #128	; 0x80
 8004078:	0152      	lsls	r2, r2, #5
 800407a:	4293      	cmp	r3, r2
 800407c:	d06d      	beq.n	800415a <HAL_TIM_ConfigClockSource+0x16e>
 800407e:	2280      	movs	r2, #128	; 0x80
 8004080:	0192      	lsls	r2, r2, #6
 8004082:	4293      	cmp	r3, r2
 8004084:	d017      	beq.n	80040b6 <HAL_TIM_ConfigClockSource+0xca>
 8004086:	e063      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x164>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	6899      	ldr	r1, [r3, #8]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f000 fa44 	bl	8004524 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	2277      	movs	r2, #119	; 0x77
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	609a      	str	r2, [r3, #8]
      break;
 80040b4:	e052      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	6899      	ldr	r1, [r3, #8]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	f000 fa2d 	bl	8004524 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2180      	movs	r1, #128	; 0x80
 80040d6:	01c9      	lsls	r1, r1, #7
 80040d8:	430a      	orrs	r2, r1
 80040da:	609a      	str	r2, [r3, #8]
      break;
 80040dc:	e03e      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6818      	ldr	r0, [r3, #0]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	6859      	ldr	r1, [r3, #4]
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	001a      	movs	r2, r3
 80040ec:	f000 f9a0 	bl	8004430 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2150      	movs	r1, #80	; 0x50
 80040f6:	0018      	movs	r0, r3
 80040f8:	f000 f9fa 	bl	80044f0 <TIM_ITRx_SetConfig>
      break;
 80040fc:	e02e      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6818      	ldr	r0, [r3, #0]
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	6859      	ldr	r1, [r3, #4]
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	001a      	movs	r2, r3
 800410c:	f000 f9be 	bl	800448c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2160      	movs	r1, #96	; 0x60
 8004116:	0018      	movs	r0, r3
 8004118:	f000 f9ea 	bl	80044f0 <TIM_ITRx_SetConfig>
      break;
 800411c:	e01e      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	6859      	ldr	r1, [r3, #4]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	001a      	movs	r2, r3
 800412c:	f000 f980 	bl	8004430 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2140      	movs	r1, #64	; 0x40
 8004136:	0018      	movs	r0, r3
 8004138:	f000 f9da 	bl	80044f0 <TIM_ITRx_SetConfig>
      break;
 800413c:	e00e      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	0019      	movs	r1, r3
 8004148:	0010      	movs	r0, r2
 800414a:	f000 f9d1 	bl	80044f0 <TIM_ITRx_SetConfig>
      break;
 800414e:	e005      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>
    }

    default:
      status = HAL_ERROR;
 8004150:	230f      	movs	r3, #15
 8004152:	18fb      	adds	r3, r7, r3
 8004154:	2201      	movs	r2, #1
 8004156:	701a      	strb	r2, [r3, #0]
      break;
 8004158:	e000      	b.n	800415c <HAL_TIM_ConfigClockSource+0x170>
      break;
 800415a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2239      	movs	r2, #57	; 0x39
 8004160:	2101      	movs	r1, #1
 8004162:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2238      	movs	r2, #56	; 0x38
 8004168:	2100      	movs	r1, #0
 800416a:	5499      	strb	r1, [r3, r2]

  return status;
 800416c:	230f      	movs	r3, #15
 800416e:	18fb      	adds	r3, r7, r3
 8004170:	781b      	ldrb	r3, [r3, #0]
}
 8004172:	0018      	movs	r0, r3
 8004174:	46bd      	mov	sp, r7
 8004176:	b004      	add	sp, #16
 8004178:	bd80      	pop	{r7, pc}
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	ffff00ff 	.word	0xffff00ff

08004180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	2380      	movs	r3, #128	; 0x80
 8004194:	05db      	lsls	r3, r3, #23
 8004196:	429a      	cmp	r2, r3
 8004198:	d007      	beq.n	80041aa <TIM_Base_SetConfig+0x2a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a1f      	ldr	r2, [pc, #124]	; (800421c <TIM_Base_SetConfig+0x9c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d003      	beq.n	80041aa <TIM_Base_SetConfig+0x2a>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a1e      	ldr	r2, [pc, #120]	; (8004220 <TIM_Base_SetConfig+0xa0>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d108      	bne.n	80041bc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2270      	movs	r2, #112	; 0x70
 80041ae:	4393      	bics	r3, r2
 80041b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	2380      	movs	r3, #128	; 0x80
 80041c0:	05db      	lsls	r3, r3, #23
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d007      	beq.n	80041d6 <TIM_Base_SetConfig+0x56>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a14      	ldr	r2, [pc, #80]	; (800421c <TIM_Base_SetConfig+0x9c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d003      	beq.n	80041d6 <TIM_Base_SetConfig+0x56>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a13      	ldr	r2, [pc, #76]	; (8004220 <TIM_Base_SetConfig+0xa0>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d108      	bne.n	80041e8 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	4a12      	ldr	r2, [pc, #72]	; (8004224 <TIM_Base_SetConfig+0xa4>)
 80041da:	4013      	ands	r3, r2
 80041dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2280      	movs	r2, #128	; 0x80
 80041ec:	4393      	bics	r3, r2
 80041ee:	001a      	movs	r2, r3
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	615a      	str	r2, [r3, #20]
}
 8004214:	46c0      	nop			; (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	b004      	add	sp, #16
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40010800 	.word	0x40010800
 8004220:	40011400 	.word	0x40011400
 8004224:	fffffcff 	.word	0xfffffcff

08004228 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	2201      	movs	r2, #1
 8004238:	4393      	bics	r3, r2
 800423a:	001a      	movs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2270      	movs	r2, #112	; 0x70
 8004256:	4393      	bics	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2203      	movs	r2, #3
 800425e:	4393      	bics	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2202      	movs	r2, #2
 8004270:	4393      	bics	r3, r2
 8004272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	621a      	str	r2, [r3, #32]
}
 8004298:	46c0      	nop			; (mov r8, r8)
 800429a:	46bd      	mov	sp, r7
 800429c:	b006      	add	sp, #24
 800429e:	bd80      	pop	{r7, pc}

080042a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	2210      	movs	r2, #16
 80042b0:	4393      	bics	r3, r2
 80042b2:	001a      	movs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4a13      	ldr	r2, [pc, #76]	; (800431c <TIM_OC2_SetConfig+0x7c>)
 80042ce:	4013      	ands	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	4a12      	ldr	r2, [pc, #72]	; (8004320 <TIM_OC2_SetConfig+0x80>)
 80042d6:	4013      	ands	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	021b      	lsls	r3, r3, #8
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2220      	movs	r2, #32
 80042ea:	4393      	bics	r3, r2
 80042ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	621a      	str	r2, [r3, #32]
}
 8004314:	46c0      	nop			; (mov r8, r8)
 8004316:	46bd      	mov	sp, r7
 8004318:	b006      	add	sp, #24
 800431a:	bd80      	pop	{r7, pc}
 800431c:	ffff8fff 	.word	0xffff8fff
 8004320:	fffffcff 	.word	0xfffffcff

08004324 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	4a1a      	ldr	r2, [pc, #104]	; (800439c <TIM_OC3_SetConfig+0x78>)
 8004334:	401a      	ands	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2270      	movs	r2, #112	; 0x70
 8004350:	4393      	bics	r3, r2
 8004352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2203      	movs	r2, #3
 8004358:	4393      	bics	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	4313      	orrs	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	4a0d      	ldr	r2, [pc, #52]	; (80043a0 <TIM_OC3_SetConfig+0x7c>)
 800436a:	4013      	ands	r3, r2
 800436c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	4313      	orrs	r3, r2
 8004378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	621a      	str	r2, [r3, #32]
}
 8004394:	46c0      	nop			; (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	b006      	add	sp, #24
 800439a:	bd80      	pop	{r7, pc}
 800439c:	fffffeff 	.word	0xfffffeff
 80043a0:	fffffdff 	.word	0xfffffdff

080043a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	4a1b      	ldr	r2, [pc, #108]	; (8004420 <TIM_OC4_SetConfig+0x7c>)
 80043b4:	401a      	ands	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	4a15      	ldr	r2, [pc, #84]	; (8004424 <TIM_OC4_SetConfig+0x80>)
 80043d0:	4013      	ands	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4a14      	ldr	r2, [pc, #80]	; (8004428 <TIM_OC4_SetConfig+0x84>)
 80043d8:	4013      	ands	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	021b      	lsls	r3, r3, #8
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	4a10      	ldr	r2, [pc, #64]	; (800442c <TIM_OC4_SetConfig+0x88>)
 80043ec:	4013      	ands	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	031b      	lsls	r3, r3, #12
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	46c0      	nop			; (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b006      	add	sp, #24
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	ffffefff 	.word	0xffffefff
 8004424:	ffff8fff 	.word	0xffff8fff
 8004428:	fffffcff 	.word	0xfffffcff
 800442c:	ffffdfff 	.word	0xffffdfff

08004430 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	2201      	movs	r2, #1
 8004448:	4393      	bics	r3, r2
 800444a:	001a      	movs	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	22f0      	movs	r2, #240	; 0xf0
 800445a:	4393      	bics	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4313      	orrs	r3, r2
 8004466:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	220a      	movs	r2, #10
 800446c:	4393      	bics	r3, r2
 800446e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	4313      	orrs	r3, r2
 8004476:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	621a      	str	r2, [r3, #32]
}
 8004484:	46c0      	nop			; (mov r8, r8)
 8004486:	46bd      	mov	sp, r7
 8004488:	b006      	add	sp, #24
 800448a:	bd80      	pop	{r7, pc}

0800448c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	2210      	movs	r2, #16
 800449e:	4393      	bics	r3, r2
 80044a0:	001a      	movs	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	4a0d      	ldr	r2, [pc, #52]	; (80044ec <TIM_TI2_ConfigInputStage+0x60>)
 80044b6:	4013      	ands	r3, r2
 80044b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	031b      	lsls	r3, r3, #12
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	22a0      	movs	r2, #160	; 0xa0
 80044c8:	4393      	bics	r3, r2
 80044ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	011b      	lsls	r3, r3, #4
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	621a      	str	r2, [r3, #32]
}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	46bd      	mov	sp, r7
 80044e6:	b006      	add	sp, #24
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	46c0      	nop			; (mov r8, r8)
 80044ec:	ffff0fff 	.word	0xffff0fff

080044f0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2270      	movs	r2, #112	; 0x70
 8004504:	4393      	bics	r3, r2
 8004506:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	2207      	movs	r2, #7
 8004510:	4313      	orrs	r3, r2
 8004512:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	609a      	str	r2, [r3, #8]
}
 800451a:	46c0      	nop			; (mov r8, r8)
 800451c:	46bd      	mov	sp, r7
 800451e:	b004      	add	sp, #16
 8004520:	bd80      	pop	{r7, pc}
	...

08004524 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
 8004530:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	4a09      	ldr	r2, [pc, #36]	; (8004560 <TIM_ETR_SetConfig+0x3c>)
 800453c:	4013      	ands	r3, r2
 800453e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	021a      	lsls	r2, r3, #8
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	431a      	orrs	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4313      	orrs	r3, r2
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4313      	orrs	r3, r2
 8004550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	609a      	str	r2, [r3, #8]
}
 8004558:	46c0      	nop			; (mov r8, r8)
 800455a:	46bd      	mov	sp, r7
 800455c:	b006      	add	sp, #24
 800455e:	bd80      	pop	{r7, pc}
 8004560:	ffff00ff 	.word	0xffff00ff

08004564 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	221f      	movs	r2, #31
 8004574:	4013      	ands	r3, r2
 8004576:	2201      	movs	r2, #1
 8004578:	409a      	lsls	r2, r3
 800457a:	0013      	movs	r3, r2
 800457c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	43d2      	mvns	r2, r2
 8004586:	401a      	ands	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6a1a      	ldr	r2, [r3, #32]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	211f      	movs	r1, #31
 8004594:	400b      	ands	r3, r1
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	4099      	lsls	r1, r3
 800459a:	000b      	movs	r3, r1
 800459c:	431a      	orrs	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	621a      	str	r2, [r3, #32]
}
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	46bd      	mov	sp, r7
 80045a6:	b006      	add	sp, #24
 80045a8:	bd80      	pop	{r7, pc}
	...

080045ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2238      	movs	r2, #56	; 0x38
 80045ba:	5c9b      	ldrb	r3, [r3, r2]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d101      	bne.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e042      	b.n	800464a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2238      	movs	r2, #56	; 0x38
 80045c8:	2101      	movs	r1, #1
 80045ca:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2239      	movs	r2, #57	; 0x39
 80045d0:	2102      	movs	r1, #2
 80045d2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2270      	movs	r2, #112	; 0x70
 80045e8:	4393      	bics	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	2380      	movs	r3, #128	; 0x80
 8004604:	05db      	lsls	r3, r3, #23
 8004606:	429a      	cmp	r2, r3
 8004608:	d009      	beq.n	800461e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a11      	ldr	r2, [pc, #68]	; (8004654 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d004      	beq.n	800461e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0f      	ldr	r2, [pc, #60]	; (8004658 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d10c      	bne.n	8004638 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2280      	movs	r2, #128	; 0x80
 8004622:	4393      	bics	r3, r2
 8004624:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	4313      	orrs	r3, r2
 800462e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2239      	movs	r2, #57	; 0x39
 800463c:	2101      	movs	r1, #1
 800463e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2238      	movs	r2, #56	; 0x38
 8004644:	2100      	movs	r1, #0
 8004646:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	0018      	movs	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	b004      	add	sp, #16
 8004650:	bd80      	pop	{r7, pc}
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	40010800 	.word	0x40010800
 8004658:	40011400 	.word	0x40011400

0800465c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e044      	b.n	80046f8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004672:	2b00      	cmp	r3, #0
 8004674:	d107      	bne.n	8004686 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2274      	movs	r2, #116	; 0x74
 800467a:	2100      	movs	r1, #0
 800467c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	0018      	movs	r0, r3
 8004682:	f7fd fc73 	bl	8001f6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2224      	movs	r2, #36	; 0x24
 800468a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2101      	movs	r1, #1
 8004698:	438a      	bics	r2, r1
 800469a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	0018      	movs	r0, r3
 80046a0:	f000 fbfa 	bl	8004e98 <UART_SetConfig>
 80046a4:	0003      	movs	r3, r0
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d101      	bne.n	80046ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e024      	b.n	80046f8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	0018      	movs	r0, r3
 80046ba:	f000 fe8b 	bl	80053d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	490d      	ldr	r1, [pc, #52]	; (8004700 <HAL_UART_Init+0xa4>)
 80046ca:	400a      	ands	r2, r1
 80046cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	212a      	movs	r1, #42	; 0x2a
 80046da:	438a      	bics	r2, r1
 80046dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2101      	movs	r1, #1
 80046ea:	430a      	orrs	r2, r1
 80046ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	0018      	movs	r0, r3
 80046f2:	f000 ff23 	bl	800553c <UART_CheckIdleState>
 80046f6:	0003      	movs	r3, r0
}
 80046f8:	0018      	movs	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b002      	add	sp, #8
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	ffffb7ff 	.word	0xffffb7ff

08004704 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b088      	sub	sp, #32
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	1dbb      	adds	r3, r7, #6
 8004710:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004716:	2b20      	cmp	r3, #32
 8004718:	d000      	beq.n	800471c <HAL_UART_Transmit_IT+0x18>
 800471a:	e068      	b.n	80047ee <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <HAL_UART_Transmit_IT+0x26>
 8004722:	1dbb      	adds	r3, r7, #6
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e060      	b.n	80047f0 <HAL_UART_Transmit_IT+0xec>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	015b      	lsls	r3, r3, #5
 8004736:	429a      	cmp	r2, r3
 8004738:	d109      	bne.n	800474e <HAL_UART_Transmit_IT+0x4a>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d105      	bne.n	800474e <HAL_UART_Transmit_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	2201      	movs	r2, #1
 8004746:	4013      	ands	r3, r2
 8004748:	d001      	beq.n	800474e <HAL_UART_Transmit_IT+0x4a>
      {
        return  HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e050      	b.n	80047f0 <HAL_UART_Transmit_IT+0xec>
      }
    }

    __HAL_LOCK(huart);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2274      	movs	r2, #116	; 0x74
 8004752:	5c9b      	ldrb	r3, [r3, r2]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_UART_Transmit_IT+0x58>
 8004758:	2302      	movs	r3, #2
 800475a:	e049      	b.n	80047f0 <HAL_UART_Transmit_IT+0xec>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2274      	movs	r2, #116	; 0x74
 8004760:	2101      	movs	r1, #1
 8004762:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1dba      	adds	r2, r7, #6
 800476e:	2150      	movs	r1, #80	; 0x50
 8004770:	8812      	ldrh	r2, [r2, #0]
 8004772:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	1dba      	adds	r2, r7, #6
 8004778:	2152      	movs	r1, #82	; 0x52
 800477a:	8812      	ldrh	r2, [r2, #0]
 800477c:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2280      	movs	r2, #128	; 0x80
 8004788:	2100      	movs	r1, #0
 800478a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2221      	movs	r2, #33	; 0x21
 8004790:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	2380      	movs	r3, #128	; 0x80
 8004798:	015b      	lsls	r3, r3, #5
 800479a:	429a      	cmp	r2, r3
 800479c:	d107      	bne.n	80047ae <HAL_UART_Transmit_IT+0xaa>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d103      	bne.n	80047ae <HAL_UART_Transmit_IT+0xaa>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4a13      	ldr	r2, [pc, #76]	; (80047f8 <HAL_UART_Transmit_IT+0xf4>)
 80047aa:	669a      	str	r2, [r3, #104]	; 0x68
 80047ac:	e002      	b.n	80047b4 <HAL_UART_Transmit_IT+0xb0>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	4a12      	ldr	r2, [pc, #72]	; (80047fc <HAL_UART_Transmit_IT+0xf8>)
 80047b2:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2274      	movs	r2, #116	; 0x74
 80047b8:	2100      	movs	r1, #0
 80047ba:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047bc:	f3ef 8310 	mrs	r3, PRIMASK
 80047c0:	613b      	str	r3, [r7, #16]
  return(result);
 80047c2:	693b      	ldr	r3, [r7, #16]

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80047c4:	61fb      	str	r3, [r7, #28]
 80047c6:	2301      	movs	r3, #1
 80047c8:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f383 8810 	msr	PRIMASK, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2180      	movs	r1, #128	; 0x80
 80047dc:	430a      	orrs	r2, r1
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	61bb      	str	r3, [r7, #24]
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	f383 8810 	msr	PRIMASK, r3

    return HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	e000      	b.n	80047f0 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 80047ee:	2302      	movs	r3, #2
  }
}
 80047f0:	0018      	movs	r0, r3
 80047f2:	46bd      	mov	sp, r7
 80047f4:	b008      	add	sp, #32
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	08005a31 	.word	0x08005a31
 80047fc:	08005987 	.word	0x08005987

08004800 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	1dbb      	adds	r3, r7, #6
 800480c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004812:	2b20      	cmp	r3, #32
 8004814:	d153      	bne.n	80048be <HAL_UART_Receive_IT+0xbe>
  {
    if ((pData == NULL) || (Size == 0U))
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_UART_Receive_IT+0x24>
 800481c:	1dbb      	adds	r3, r7, #6
 800481e:	881b      	ldrh	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e04b      	b.n	80048c0 <HAL_UART_Receive_IT+0xc0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689a      	ldr	r2, [r3, #8]
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	015b      	lsls	r3, r3, #5
 8004830:	429a      	cmp	r2, r3
 8004832:	d109      	bne.n	8004848 <HAL_UART_Receive_IT+0x48>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d105      	bne.n	8004848 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2201      	movs	r2, #1
 8004840:	4013      	ands	r3, r2
 8004842:	d001      	beq.n	8004848 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e03b      	b.n	80048c0 <HAL_UART_Receive_IT+0xc0>
      }
    }

    __HAL_LOCK(huart);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2274      	movs	r2, #116	; 0x74
 800484c:	5c9b      	ldrb	r3, [r3, r2]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d101      	bne.n	8004856 <HAL_UART_Receive_IT+0x56>
 8004852:	2302      	movs	r3, #2
 8004854:	e034      	b.n	80048c0 <HAL_UART_Receive_IT+0xc0>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2274      	movs	r2, #116	; 0x74
 800485a:	2101      	movs	r1, #1
 800485c:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a17      	ldr	r2, [pc, #92]	; (80048c8 <HAL_UART_Receive_IT+0xc8>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d01e      	beq.n	80048ac <HAL_UART_Receive_IT+0xac>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	2380      	movs	r3, #128	; 0x80
 8004876:	041b      	lsls	r3, r3, #16
 8004878:	4013      	ands	r3, r2
 800487a:	d017      	beq.n	80048ac <HAL_UART_Receive_IT+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800487c:	f3ef 8310 	mrs	r3, PRIMASK
 8004880:	613b      	str	r3, [r7, #16]
  return(result);
 8004882:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004884:	61fb      	str	r3, [r7, #28]
 8004886:	2301      	movs	r3, #1
 8004888:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f383 8810 	msr	PRIMASK, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2180      	movs	r1, #128	; 0x80
 800489c:	04c9      	lsls	r1, r1, #19
 800489e:	430a      	orrs	r2, r1
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	61bb      	str	r3, [r7, #24]
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	f383 8810 	msr	PRIMASK, r3
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80048ac:	1dbb      	adds	r3, r7, #6
 80048ae:	881a      	ldrh	r2, [r3, #0]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	0018      	movs	r0, r3
 80048b6:	f000 ff47 	bl	8005748 <UART_Start_Receive_IT>
 80048ba:	0003      	movs	r3, r0
 80048bc:	e000      	b.n	80048c0 <HAL_UART_Receive_IT+0xc0>
  }
  else
  {
    return HAL_BUSY;
 80048be:	2302      	movs	r3, #2
  }
}
 80048c0:	0018      	movs	r0, r3
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b008      	add	sp, #32
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40004800 	.word	0x40004800

080048cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b0aa      	sub	sp, #168	; 0xa8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	22a4      	movs	r2, #164	; 0xa4
 80048dc:	18b9      	adds	r1, r7, r2
 80048de:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	21a0      	movs	r1, #160	; 0xa0
 80048e8:	1879      	adds	r1, r7, r1
 80048ea:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	219c      	movs	r1, #156	; 0x9c
 80048f4:	1879      	adds	r1, r7, r1
 80048f6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048f8:	18bb      	adds	r3, r7, r2
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a99      	ldr	r2, [pc, #612]	; (8004b64 <HAL_UART_IRQHandler+0x298>)
 80048fe:	4013      	ands	r3, r2
 8004900:	2298      	movs	r2, #152	; 0x98
 8004902:	18b9      	adds	r1, r7, r2
 8004904:	600b      	str	r3, [r1, #0]
  if (errorflags == 0U)
 8004906:	18bb      	adds	r3, r7, r2
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d116      	bne.n	800493c <HAL_UART_IRQHandler+0x70>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800490e:	23a4      	movs	r3, #164	; 0xa4
 8004910:	18fb      	adds	r3, r7, r3
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2220      	movs	r2, #32
 8004916:	4013      	ands	r3, r2
 8004918:	d010      	beq.n	800493c <HAL_UART_IRQHandler+0x70>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800491a:	23a0      	movs	r3, #160	; 0xa0
 800491c:	18fb      	adds	r3, r7, r3
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2220      	movs	r2, #32
 8004922:	4013      	ands	r3, r2
 8004924:	d00a      	beq.n	800493c <HAL_UART_IRQHandler+0x70>
    {
      if (huart->RxISR != NULL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800492a:	2b00      	cmp	r3, #0
 800492c:	d100      	bne.n	8004930 <HAL_UART_IRQHandler+0x64>
 800492e:	e28e      	b.n	8004e4e <HAL_UART_IRQHandler+0x582>
      {
        huart->RxISR(huart);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	0010      	movs	r0, r2
 8004938:	4798      	blx	r3
      }
      return;
 800493a:	e288      	b.n	8004e4e <HAL_UART_IRQHandler+0x582>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800493c:	2398      	movs	r3, #152	; 0x98
 800493e:	18fb      	adds	r3, r7, r3
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d100      	bne.n	8004948 <HAL_UART_IRQHandler+0x7c>
 8004946:	e113      	b.n	8004b70 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004948:	239c      	movs	r3, #156	; 0x9c
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2201      	movs	r2, #1
 8004950:	4013      	ands	r3, r2
 8004952:	d106      	bne.n	8004962 <HAL_UART_IRQHandler+0x96>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004954:	23a0      	movs	r3, #160	; 0xa0
 8004956:	18fb      	adds	r3, r7, r3
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a83      	ldr	r2, [pc, #524]	; (8004b68 <HAL_UART_IRQHandler+0x29c>)
 800495c:	4013      	ands	r3, r2
 800495e:	d100      	bne.n	8004962 <HAL_UART_IRQHandler+0x96>
 8004960:	e106      	b.n	8004b70 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004962:	23a4      	movs	r3, #164	; 0xa4
 8004964:	18fb      	adds	r3, r7, r3
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2201      	movs	r2, #1
 800496a:	4013      	ands	r3, r2
 800496c:	d012      	beq.n	8004994 <HAL_UART_IRQHandler+0xc8>
 800496e:	23a0      	movs	r3, #160	; 0xa0
 8004970:	18fb      	adds	r3, r7, r3
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	2380      	movs	r3, #128	; 0x80
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	4013      	ands	r3, r2
 800497a:	d00b      	beq.n	8004994 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2201      	movs	r2, #1
 8004982:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2280      	movs	r2, #128	; 0x80
 8004988:	589b      	ldr	r3, [r3, r2]
 800498a:	2201      	movs	r2, #1
 800498c:	431a      	orrs	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2180      	movs	r1, #128	; 0x80
 8004992:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004994:	23a4      	movs	r3, #164	; 0xa4
 8004996:	18fb      	adds	r3, r7, r3
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2202      	movs	r2, #2
 800499c:	4013      	ands	r3, r2
 800499e:	d011      	beq.n	80049c4 <HAL_UART_IRQHandler+0xf8>
 80049a0:	239c      	movs	r3, #156	; 0x9c
 80049a2:	18fb      	adds	r3, r7, r3
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2201      	movs	r2, #1
 80049a8:	4013      	ands	r3, r2
 80049aa:	d00b      	beq.n	80049c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2202      	movs	r2, #2
 80049b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2280      	movs	r2, #128	; 0x80
 80049b8:	589b      	ldr	r3, [r3, r2]
 80049ba:	2204      	movs	r2, #4
 80049bc:	431a      	orrs	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2180      	movs	r1, #128	; 0x80
 80049c2:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049c4:	23a4      	movs	r3, #164	; 0xa4
 80049c6:	18fb      	adds	r3, r7, r3
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2204      	movs	r2, #4
 80049cc:	4013      	ands	r3, r2
 80049ce:	d011      	beq.n	80049f4 <HAL_UART_IRQHandler+0x128>
 80049d0:	239c      	movs	r3, #156	; 0x9c
 80049d2:	18fb      	adds	r3, r7, r3
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2201      	movs	r2, #1
 80049d8:	4013      	ands	r3, r2
 80049da:	d00b      	beq.n	80049f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2204      	movs	r2, #4
 80049e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2280      	movs	r2, #128	; 0x80
 80049e8:	589b      	ldr	r3, [r3, r2]
 80049ea:	2202      	movs	r2, #2
 80049ec:	431a      	orrs	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2180      	movs	r1, #128	; 0x80
 80049f2:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049f4:	23a4      	movs	r3, #164	; 0xa4
 80049f6:	18fb      	adds	r3, r7, r3
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2208      	movs	r2, #8
 80049fc:	4013      	ands	r3, r2
 80049fe:	d017      	beq.n	8004a30 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004a00:	23a0      	movs	r3, #160	; 0xa0
 8004a02:	18fb      	adds	r3, r7, r3
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2220      	movs	r2, #32
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d105      	bne.n	8004a18 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004a0c:	239c      	movs	r3, #156	; 0x9c
 8004a0e:	18fb      	adds	r3, r7, r3
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2201      	movs	r2, #1
 8004a14:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004a16:	d00b      	beq.n	8004a30 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2280      	movs	r2, #128	; 0x80
 8004a24:	589b      	ldr	r3, [r3, r2]
 8004a26:	2208      	movs	r2, #8
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2180      	movs	r1, #128	; 0x80
 8004a2e:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a30:	23a4      	movs	r3, #164	; 0xa4
 8004a32:	18fb      	adds	r3, r7, r3
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	2380      	movs	r3, #128	; 0x80
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	d013      	beq.n	8004a66 <HAL_UART_IRQHandler+0x19a>
 8004a3e:	23a0      	movs	r3, #160	; 0xa0
 8004a40:	18fb      	adds	r3, r7, r3
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	2380      	movs	r3, #128	; 0x80
 8004a46:	04db      	lsls	r3, r3, #19
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d00c      	beq.n	8004a66 <HAL_UART_IRQHandler+0x19a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2280      	movs	r2, #128	; 0x80
 8004a52:	0112      	lsls	r2, r2, #4
 8004a54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2280      	movs	r2, #128	; 0x80
 8004a5a:	589b      	ldr	r3, [r3, r2]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2180      	movs	r1, #128	; 0x80
 8004a64:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2280      	movs	r2, #128	; 0x80
 8004a6a:	589b      	ldr	r3, [r3, r2]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d100      	bne.n	8004a72 <HAL_UART_IRQHandler+0x1a6>
 8004a70:	e1ef      	b.n	8004e52 <HAL_UART_IRQHandler+0x586>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a72:	23a4      	movs	r3, #164	; 0xa4
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d00e      	beq.n	8004a9c <HAL_UART_IRQHandler+0x1d0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a7e:	23a0      	movs	r3, #160	; 0xa0
 8004a80:	18fb      	adds	r3, r7, r3
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2220      	movs	r2, #32
 8004a86:	4013      	ands	r3, r2
 8004a88:	d008      	beq.n	8004a9c <HAL_UART_IRQHandler+0x1d0>
      {
        if (huart->RxISR != NULL)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d004      	beq.n	8004a9c <HAL_UART_IRQHandler+0x1d0>
        {
          huart->RxISR(huart);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	0010      	movs	r0, r2
 8004a9a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2280      	movs	r2, #128	; 0x80
 8004aa0:	589b      	ldr	r3, [r3, r2]
 8004aa2:	2294      	movs	r2, #148	; 0x94
 8004aa4:	18ba      	adds	r2, r7, r2
 8004aa6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	2240      	movs	r2, #64	; 0x40
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d005      	beq.n	8004ac2 <HAL_UART_IRQHandler+0x1f6>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ab6:	2394      	movs	r3, #148	; 0x94
 8004ab8:	18fb      	adds	r3, r7, r3
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2228      	movs	r2, #40	; 0x28
 8004abe:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ac0:	d045      	beq.n	8004b4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f000 feeb 	bl	80058a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2240      	movs	r2, #64	; 0x40
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b40      	cmp	r3, #64	; 0x40
 8004ad6:	d135      	bne.n	8004b44 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8004adc:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004ade:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ae0:	2090      	movs	r0, #144	; 0x90
 8004ae2:	183a      	adds	r2, r7, r0
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004aec:	f383 8810 	msr	PRIMASK, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2140      	movs	r1, #64	; 0x40
 8004afc:	438a      	bics	r2, r1
 8004afe:	609a      	str	r2, [r3, #8]
 8004b00:	183b      	adds	r3, r7, r0
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b08:	f383 8810 	msr	PRIMASK, r3

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d012      	beq.n	8004b3a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b18:	4a14      	ldr	r2, [pc, #80]	; (8004b6c <HAL_UART_IRQHandler+0x2a0>)
 8004b1a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b20:	0018      	movs	r0, r3
 8004b22:	f7fd fc49 	bl	80023b8 <HAL_DMA_Abort_IT>
 8004b26:	1e03      	subs	r3, r0, #0
 8004b28:	d01a      	beq.n	8004b60 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b34:	0018      	movs	r0, r3
 8004b36:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b38:	e012      	b.n	8004b60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f000 f997 	bl	8004e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b42:	e00d      	b.n	8004b60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	0018      	movs	r0, r3
 8004b48:	f000 f992 	bl	8004e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b4c:	e008      	b.n	8004b60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	0018      	movs	r0, r3
 8004b52:	f000 f98d 	bl	8004e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2280      	movs	r2, #128	; 0x80
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004b5e:	e178      	b.n	8004e52 <HAL_UART_IRQHandler+0x586>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b60:	46c0      	nop			; (mov r8, r8)
    return;
 8004b62:	e176      	b.n	8004e52 <HAL_UART_IRQHandler+0x586>
 8004b64:	0000080f 	.word	0x0000080f
 8004b68:	04000120 	.word	0x04000120
 8004b6c:	08005959 	.word	0x08005959

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d000      	beq.n	8004b7a <HAL_UART_IRQHandler+0x2ae>
 8004b78:	e129      	b.n	8004dce <HAL_UART_IRQHandler+0x502>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b7a:	23a4      	movs	r3, #164	; 0xa4
 8004b7c:	18fb      	adds	r3, r7, r3
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2210      	movs	r2, #16
 8004b82:	4013      	ands	r3, r2
 8004b84:	d100      	bne.n	8004b88 <HAL_UART_IRQHandler+0x2bc>
 8004b86:	e122      	b.n	8004dce <HAL_UART_IRQHandler+0x502>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b88:	23a0      	movs	r3, #160	; 0xa0
 8004b8a:	18fb      	adds	r3, r7, r3
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2210      	movs	r2, #16
 8004b90:	4013      	ands	r3, r2
 8004b92:	d100      	bne.n	8004b96 <HAL_UART_IRQHandler+0x2ca>
 8004b94:	e11b      	b.n	8004dce <HAL_UART_IRQHandler+0x502>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2210      	movs	r2, #16
 8004b9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	2240      	movs	r2, #64	; 0x40
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b40      	cmp	r3, #64	; 0x40
 8004baa:	d000      	beq.n	8004bae <HAL_UART_IRQHandler+0x2e2>
 8004bac:	e097      	b.n	8004cde <HAL_UART_IRQHandler+0x412>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	217e      	movs	r1, #126	; 0x7e
 8004bb8:	187b      	adds	r3, r7, r1
 8004bba:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004bbc:	187b      	adds	r3, r7, r1
 8004bbe:	881b      	ldrh	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d100      	bne.n	8004bc6 <HAL_UART_IRQHandler+0x2fa>
 8004bc4:	e147      	b.n	8004e56 <HAL_UART_IRQHandler+0x58a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2258      	movs	r2, #88	; 0x58
 8004bca:	5a9b      	ldrh	r3, [r3, r2]
 8004bcc:	227e      	movs	r2, #126	; 0x7e
 8004bce:	18ba      	adds	r2, r7, r2
 8004bd0:	8812      	ldrh	r2, [r2, #0]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d300      	bcc.n	8004bd8 <HAL_UART_IRQHandler+0x30c>
 8004bd6:	e13e      	b.n	8004e56 <HAL_UART_IRQHandler+0x58a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	227e      	movs	r2, #126	; 0x7e
 8004bdc:	18ba      	adds	r2, r7, r2
 8004bde:	215a      	movs	r1, #90	; 0x5a
 8004be0:	8812      	ldrh	r2, [r2, #0]
 8004be2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2220      	movs	r2, #32
 8004bee:	4013      	ands	r3, r2
 8004bf0:	d166      	bne.n	8004cc0 <HAL_UART_IRQHandler+0x3f4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf2:	f3ef 8310 	mrs	r3, PRIMASK
 8004bf6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bfa:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c02:	f383 8810 	msr	PRIMASK, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4995      	ldr	r1, [pc, #596]	; (8004e68 <HAL_UART_IRQHandler+0x59c>)
 8004c12:	400a      	ands	r2, r1
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c18:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c1c:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c20:	f3ef 8310 	mrs	r3, PRIMASK
 8004c24:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c28:	677b      	str	r3, [r7, #116]	; 0x74
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c30:	f383 8810 	msr	PRIMASK, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2101      	movs	r1, #1
 8004c40:	438a      	bics	r2, r1
 8004c42:	609a      	str	r2, [r3, #8]
 8004c44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c46:	647b      	str	r3, [r7, #68]	; 0x44
 8004c48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c4a:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c52:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c56:	673b      	str	r3, [r7, #112]	; 0x70
 8004c58:	2301      	movs	r3, #1
 8004c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c5e:	f383 8810 	msr	PRIMASK, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2140      	movs	r1, #64	; 0x40
 8004c6e:	438a      	bics	r2, r1
 8004c70:	609a      	str	r2, [r3, #8]
 8004c72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c74:	653b      	str	r3, [r7, #80]	; 0x50
 8004c76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c78:	f383 8810 	msr	PRIMASK, r3

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c88:	f3ef 8310 	mrs	r3, PRIMASK
 8004c8c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004c8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c90:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c92:	2301      	movs	r3, #1
 8004c94:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c98:	f383 8810 	msr	PRIMASK, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2110      	movs	r1, #16
 8004ca8:	438a      	bics	r2, r1
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cb2:	f383 8810 	msr	PRIMASK, r3

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cba:	0018      	movs	r0, r3
 8004cbc:	f7fd fb3c 	bl	8002338 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2258      	movs	r2, #88	; 0x58
 8004cc4:	5a9a      	ldrh	r2, [r3, r2]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	215a      	movs	r1, #90	; 0x5a
 8004cca:	5a5b      	ldrh	r3, [r3, r1]
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	0011      	movs	r1, r2
 8004cd6:	0018      	movs	r0, r3
 8004cd8:	f000 f8d2 	bl	8004e80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004cdc:	e0bb      	b.n	8004e56 <HAL_UART_IRQHandler+0x58a>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2258      	movs	r2, #88	; 0x58
 8004ce2:	5a99      	ldrh	r1, [r3, r2]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	225a      	movs	r2, #90	; 0x5a
 8004ce8:	5a9b      	ldrh	r3, [r3, r2]
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	238e      	movs	r3, #142	; 0x8e
 8004cee:	18fb      	adds	r3, r7, r3
 8004cf0:	1a8a      	subs	r2, r1, r2
 8004cf2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	225a      	movs	r2, #90	; 0x5a
 8004cf8:	5a9b      	ldrh	r3, [r3, r2]
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d100      	bne.n	8004d02 <HAL_UART_IRQHandler+0x436>
 8004d00:	e0ab      	b.n	8004e5a <HAL_UART_IRQHandler+0x58e>
          && (nb_rx_data > 0U))
 8004d02:	238e      	movs	r3, #142	; 0x8e
 8004d04:	18fb      	adds	r3, r7, r3
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d100      	bne.n	8004d0e <HAL_UART_IRQHandler+0x442>
 8004d0c:	e0a5      	b.n	8004e5a <HAL_UART_IRQHandler+0x58e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d12:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d14:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d16:	2088      	movs	r0, #136	; 0x88
 8004d18:	183a      	adds	r2, r7, r0
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f383 8810 	msr	PRIMASK, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	494e      	ldr	r1, [pc, #312]	; (8004e6c <HAL_UART_IRQHandler+0x5a0>)
 8004d32:	400a      	ands	r2, r1
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	183b      	adds	r3, r7, r0
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d42:	f3ef 8310 	mrs	r3, PRIMASK
 8004d46:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d48:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d4a:	2084      	movs	r0, #132	; 0x84
 8004d4c:	183a      	adds	r2, r7, r0
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	2301      	movs	r3, #1
 8004d52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	f383 8810 	msr	PRIMASK, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2101      	movs	r1, #1
 8004d66:	438a      	bics	r2, r1
 8004d68:	609a      	str	r2, [r3, #8]
 8004d6a:	183b      	adds	r3, r7, r0
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	623b      	str	r3, [r7, #32]
 8004d70:	6a3b      	ldr	r3, [r7, #32]
 8004d72:	f383 8810 	msr	PRIMASK, r3

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2220      	movs	r2, #32
 8004d7a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d88:	f3ef 8310 	mrs	r3, PRIMASK
 8004d8c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d90:	2080      	movs	r0, #128	; 0x80
 8004d92:	183a      	adds	r2, r7, r0
 8004d94:	6013      	str	r3, [r2, #0]
 8004d96:	2301      	movs	r3, #1
 8004d98:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9c:	f383 8810 	msr	PRIMASK, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2110      	movs	r1, #16
 8004dac:	438a      	bics	r2, r1
 8004dae:	601a      	str	r2, [r3, #0]
 8004db0:	183b      	adds	r3, r7, r0
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db8:	f383 8810 	msr	PRIMASK, r3
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004dbc:	238e      	movs	r3, #142	; 0x8e
 8004dbe:	18fb      	adds	r3, r7, r3
 8004dc0:	881a      	ldrh	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	0011      	movs	r1, r2
 8004dc6:	0018      	movs	r0, r3
 8004dc8:	f000 f85a 	bl	8004e80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004dcc:	e045      	b.n	8004e5a <HAL_UART_IRQHandler+0x58e>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004dce:	23a4      	movs	r3, #164	; 0xa4
 8004dd0:	18fb      	adds	r3, r7, r3
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	2380      	movs	r3, #128	; 0x80
 8004dd6:	035b      	lsls	r3, r3, #13
 8004dd8:	4013      	ands	r3, r2
 8004dda:	d010      	beq.n	8004dfe <HAL_UART_IRQHandler+0x532>
 8004ddc:	239c      	movs	r3, #156	; 0x9c
 8004dde:	18fb      	adds	r3, r7, r3
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	2380      	movs	r3, #128	; 0x80
 8004de4:	03db      	lsls	r3, r3, #15
 8004de6:	4013      	ands	r3, r2
 8004de8:	d009      	beq.n	8004dfe <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2280      	movs	r2, #128	; 0x80
 8004df0:	0352      	lsls	r2, r2, #13
 8004df2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	0018      	movs	r0, r3
 8004df8:	f000 fffa 	bl	8005df0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dfc:	e030      	b.n	8004e60 <HAL_UART_IRQHandler+0x594>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004dfe:	23a4      	movs	r3, #164	; 0xa4
 8004e00:	18fb      	adds	r3, r7, r3
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2280      	movs	r2, #128	; 0x80
 8004e06:	4013      	ands	r3, r2
 8004e08:	d00f      	beq.n	8004e2a <HAL_UART_IRQHandler+0x55e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e0a:	23a0      	movs	r3, #160	; 0xa0
 8004e0c:	18fb      	adds	r3, r7, r3
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2280      	movs	r2, #128	; 0x80
 8004e12:	4013      	ands	r3, r2
 8004e14:	d009      	beq.n	8004e2a <HAL_UART_IRQHandler+0x55e>
  {
    if (huart->TxISR != NULL)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d01f      	beq.n	8004e5e <HAL_UART_IRQHandler+0x592>
    {
      huart->TxISR(huart);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	0010      	movs	r0, r2
 8004e26:	4798      	blx	r3
    }
    return;
 8004e28:	e019      	b.n	8004e5e <HAL_UART_IRQHandler+0x592>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e2a:	23a4      	movs	r3, #164	; 0xa4
 8004e2c:	18fb      	adds	r3, r7, r3
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2240      	movs	r2, #64	; 0x40
 8004e32:	4013      	ands	r3, r2
 8004e34:	d014      	beq.n	8004e60 <HAL_UART_IRQHandler+0x594>
 8004e36:	23a0      	movs	r3, #160	; 0xa0
 8004e38:	18fb      	adds	r3, r7, r3
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2240      	movs	r2, #64	; 0x40
 8004e3e:	4013      	ands	r3, r2
 8004e40:	d00e      	beq.n	8004e60 <HAL_UART_IRQHandler+0x594>
  {
    UART_EndTransmit_IT(huart);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	0018      	movs	r0, r3
 8004e46:	f000 fe4d 	bl	8005ae4 <UART_EndTransmit_IT>
    return;
 8004e4a:	46c0      	nop			; (mov r8, r8)
 8004e4c:	e008      	b.n	8004e60 <HAL_UART_IRQHandler+0x594>
      return;
 8004e4e:	46c0      	nop			; (mov r8, r8)
 8004e50:	e006      	b.n	8004e60 <HAL_UART_IRQHandler+0x594>
    return;
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	e004      	b.n	8004e60 <HAL_UART_IRQHandler+0x594>
      return;
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	e002      	b.n	8004e60 <HAL_UART_IRQHandler+0x594>
      return;
 8004e5a:	46c0      	nop			; (mov r8, r8)
 8004e5c:	e000      	b.n	8004e60 <HAL_UART_IRQHandler+0x594>
    return;
 8004e5e:	46c0      	nop			; (mov r8, r8)
  }

}
 8004e60:	46bd      	mov	sp, r7
 8004e62:	b02a      	add	sp, #168	; 0xa8
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	46c0      	nop			; (mov r8, r8)
 8004e68:	fffffeff 	.word	0xfffffeff
 8004e6c:	fffffedf 	.word	0xfffffedf

08004e70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e78:	46c0      	nop			; (mov r8, r8)
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	b002      	add	sp, #8
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	000a      	movs	r2, r1
 8004e8a:	1cbb      	adds	r3, r7, #2
 8004e8c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e8e:	46c0      	nop			; (mov r8, r8)
 8004e90:	46bd      	mov	sp, r7
 8004e92:	b002      	add	sp, #8
 8004e94:	bd80      	pop	{r7, pc}
	...

08004e98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e98:	b5b0      	push	{r4, r5, r7, lr}
 8004e9a:	b08e      	sub	sp, #56	; 0x38
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ea0:	231a      	movs	r3, #26
 8004ea2:	2218      	movs	r2, #24
 8004ea4:	4694      	mov	ip, r2
 8004ea6:	44bc      	add	ip, r7
 8004ea8:	4463      	add	r3, ip
 8004eaa:	2200      	movs	r2, #0
 8004eac:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	689a      	ldr	r2, [r3, #8]
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	69db      	ldr	r3, [r3, #28]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4aca      	ldr	r2, [pc, #808]	; (80051f8 <UART_SetConfig+0x360>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	0019      	movs	r1, r3
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	4ac6      	ldr	r2, [pc, #792]	; (80051fc <UART_SetConfig+0x364>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	0019      	movs	r1, r3
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4ac0      	ldr	r2, [pc, #768]	; (8005200 <UART_SetConfig+0x368>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d004      	beq.n	8004f0e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	6a1b      	ldr	r3, [r3, #32]
 8004f08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	4abb      	ldr	r2, [pc, #748]	; (8005204 <UART_SetConfig+0x36c>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	0019      	movs	r1, r3
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f20:	430a      	orrs	r2, r1
 8004f22:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4ab7      	ldr	r2, [pc, #732]	; (8005208 <UART_SetConfig+0x370>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d134      	bne.n	8004f98 <UART_SetConfig+0x100>
 8004f2e:	4bb7      	ldr	r3, [pc, #732]	; (800520c <UART_SetConfig+0x374>)
 8004f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f32:	2203      	movs	r2, #3
 8004f34:	4013      	ands	r3, r2
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d015      	beq.n	8004f66 <UART_SetConfig+0xce>
 8004f3a:	d304      	bcc.n	8004f46 <UART_SetConfig+0xae>
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d00a      	beq.n	8004f56 <UART_SetConfig+0xbe>
 8004f40:	2b03      	cmp	r3, #3
 8004f42:	d018      	beq.n	8004f76 <UART_SetConfig+0xde>
 8004f44:	e01f      	b.n	8004f86 <UART_SetConfig+0xee>
 8004f46:	231b      	movs	r3, #27
 8004f48:	2218      	movs	r2, #24
 8004f4a:	4694      	mov	ip, r2
 8004f4c:	44bc      	add	ip, r7
 8004f4e:	4463      	add	r3, ip
 8004f50:	2201      	movs	r2, #1
 8004f52:	701a      	strb	r2, [r3, #0]
 8004f54:	e0ab      	b.n	80050ae <UART_SetConfig+0x216>
 8004f56:	231b      	movs	r3, #27
 8004f58:	2218      	movs	r2, #24
 8004f5a:	4694      	mov	ip, r2
 8004f5c:	44bc      	add	ip, r7
 8004f5e:	4463      	add	r3, ip
 8004f60:	2202      	movs	r2, #2
 8004f62:	701a      	strb	r2, [r3, #0]
 8004f64:	e0a3      	b.n	80050ae <UART_SetConfig+0x216>
 8004f66:	231b      	movs	r3, #27
 8004f68:	2218      	movs	r2, #24
 8004f6a:	4694      	mov	ip, r2
 8004f6c:	44bc      	add	ip, r7
 8004f6e:	4463      	add	r3, ip
 8004f70:	2204      	movs	r2, #4
 8004f72:	701a      	strb	r2, [r3, #0]
 8004f74:	e09b      	b.n	80050ae <UART_SetConfig+0x216>
 8004f76:	231b      	movs	r3, #27
 8004f78:	2218      	movs	r2, #24
 8004f7a:	4694      	mov	ip, r2
 8004f7c:	44bc      	add	ip, r7
 8004f7e:	4463      	add	r3, ip
 8004f80:	2208      	movs	r2, #8
 8004f82:	701a      	strb	r2, [r3, #0]
 8004f84:	e093      	b.n	80050ae <UART_SetConfig+0x216>
 8004f86:	231b      	movs	r3, #27
 8004f88:	2218      	movs	r2, #24
 8004f8a:	4694      	mov	ip, r2
 8004f8c:	44bc      	add	ip, r7
 8004f8e:	4463      	add	r3, ip
 8004f90:	2210      	movs	r2, #16
 8004f92:	701a      	strb	r2, [r3, #0]
 8004f94:	46c0      	nop			; (mov r8, r8)
 8004f96:	e08a      	b.n	80050ae <UART_SetConfig+0x216>
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a9c      	ldr	r2, [pc, #624]	; (8005210 <UART_SetConfig+0x378>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d137      	bne.n	8005012 <UART_SetConfig+0x17a>
 8004fa2:	4b9a      	ldr	r3, [pc, #616]	; (800520c <UART_SetConfig+0x374>)
 8004fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fa6:	220c      	movs	r2, #12
 8004fa8:	4013      	ands	r3, r2
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d018      	beq.n	8004fe0 <UART_SetConfig+0x148>
 8004fae:	d802      	bhi.n	8004fb6 <UART_SetConfig+0x11e>
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <UART_SetConfig+0x128>
 8004fb4:	e024      	b.n	8005000 <UART_SetConfig+0x168>
 8004fb6:	2b08      	cmp	r3, #8
 8004fb8:	d00a      	beq.n	8004fd0 <UART_SetConfig+0x138>
 8004fba:	2b0c      	cmp	r3, #12
 8004fbc:	d018      	beq.n	8004ff0 <UART_SetConfig+0x158>
 8004fbe:	e01f      	b.n	8005000 <UART_SetConfig+0x168>
 8004fc0:	231b      	movs	r3, #27
 8004fc2:	2218      	movs	r2, #24
 8004fc4:	4694      	mov	ip, r2
 8004fc6:	44bc      	add	ip, r7
 8004fc8:	4463      	add	r3, ip
 8004fca:	2200      	movs	r2, #0
 8004fcc:	701a      	strb	r2, [r3, #0]
 8004fce:	e06e      	b.n	80050ae <UART_SetConfig+0x216>
 8004fd0:	231b      	movs	r3, #27
 8004fd2:	2218      	movs	r2, #24
 8004fd4:	4694      	mov	ip, r2
 8004fd6:	44bc      	add	ip, r7
 8004fd8:	4463      	add	r3, ip
 8004fda:	2202      	movs	r2, #2
 8004fdc:	701a      	strb	r2, [r3, #0]
 8004fde:	e066      	b.n	80050ae <UART_SetConfig+0x216>
 8004fe0:	231b      	movs	r3, #27
 8004fe2:	2218      	movs	r2, #24
 8004fe4:	4694      	mov	ip, r2
 8004fe6:	44bc      	add	ip, r7
 8004fe8:	4463      	add	r3, ip
 8004fea:	2204      	movs	r2, #4
 8004fec:	701a      	strb	r2, [r3, #0]
 8004fee:	e05e      	b.n	80050ae <UART_SetConfig+0x216>
 8004ff0:	231b      	movs	r3, #27
 8004ff2:	2218      	movs	r2, #24
 8004ff4:	4694      	mov	ip, r2
 8004ff6:	44bc      	add	ip, r7
 8004ff8:	4463      	add	r3, ip
 8004ffa:	2208      	movs	r2, #8
 8004ffc:	701a      	strb	r2, [r3, #0]
 8004ffe:	e056      	b.n	80050ae <UART_SetConfig+0x216>
 8005000:	231b      	movs	r3, #27
 8005002:	2218      	movs	r2, #24
 8005004:	4694      	mov	ip, r2
 8005006:	44bc      	add	ip, r7
 8005008:	4463      	add	r3, ip
 800500a:	2210      	movs	r2, #16
 800500c:	701a      	strb	r2, [r3, #0]
 800500e:	46c0      	nop			; (mov r8, r8)
 8005010:	e04d      	b.n	80050ae <UART_SetConfig+0x216>
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a7a      	ldr	r2, [pc, #488]	; (8005200 <UART_SetConfig+0x368>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d141      	bne.n	80050a0 <UART_SetConfig+0x208>
 800501c:	4b7b      	ldr	r3, [pc, #492]	; (800520c <UART_SetConfig+0x374>)
 800501e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005020:	23c0      	movs	r3, #192	; 0xc0
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	4013      	ands	r3, r2
 8005026:	2280      	movs	r2, #128	; 0x80
 8005028:	00d2      	lsls	r2, r2, #3
 800502a:	4293      	cmp	r3, r2
 800502c:	d01f      	beq.n	800506e <UART_SetConfig+0x1d6>
 800502e:	2280      	movs	r2, #128	; 0x80
 8005030:	00d2      	lsls	r2, r2, #3
 8005032:	4293      	cmp	r3, r2
 8005034:	d802      	bhi.n	800503c <UART_SetConfig+0x1a4>
 8005036:	2b00      	cmp	r3, #0
 8005038:	d009      	beq.n	800504e <UART_SetConfig+0x1b6>
 800503a:	e028      	b.n	800508e <UART_SetConfig+0x1f6>
 800503c:	2280      	movs	r2, #128	; 0x80
 800503e:	0112      	lsls	r2, r2, #4
 8005040:	4293      	cmp	r3, r2
 8005042:	d00c      	beq.n	800505e <UART_SetConfig+0x1c6>
 8005044:	22c0      	movs	r2, #192	; 0xc0
 8005046:	0112      	lsls	r2, r2, #4
 8005048:	4293      	cmp	r3, r2
 800504a:	d018      	beq.n	800507e <UART_SetConfig+0x1e6>
 800504c:	e01f      	b.n	800508e <UART_SetConfig+0x1f6>
 800504e:	231b      	movs	r3, #27
 8005050:	2218      	movs	r2, #24
 8005052:	4694      	mov	ip, r2
 8005054:	44bc      	add	ip, r7
 8005056:	4463      	add	r3, ip
 8005058:	2200      	movs	r2, #0
 800505a:	701a      	strb	r2, [r3, #0]
 800505c:	e027      	b.n	80050ae <UART_SetConfig+0x216>
 800505e:	231b      	movs	r3, #27
 8005060:	2218      	movs	r2, #24
 8005062:	4694      	mov	ip, r2
 8005064:	44bc      	add	ip, r7
 8005066:	4463      	add	r3, ip
 8005068:	2202      	movs	r2, #2
 800506a:	701a      	strb	r2, [r3, #0]
 800506c:	e01f      	b.n	80050ae <UART_SetConfig+0x216>
 800506e:	231b      	movs	r3, #27
 8005070:	2218      	movs	r2, #24
 8005072:	4694      	mov	ip, r2
 8005074:	44bc      	add	ip, r7
 8005076:	4463      	add	r3, ip
 8005078:	2204      	movs	r2, #4
 800507a:	701a      	strb	r2, [r3, #0]
 800507c:	e017      	b.n	80050ae <UART_SetConfig+0x216>
 800507e:	231b      	movs	r3, #27
 8005080:	2218      	movs	r2, #24
 8005082:	4694      	mov	ip, r2
 8005084:	44bc      	add	ip, r7
 8005086:	4463      	add	r3, ip
 8005088:	2208      	movs	r2, #8
 800508a:	701a      	strb	r2, [r3, #0]
 800508c:	e00f      	b.n	80050ae <UART_SetConfig+0x216>
 800508e:	231b      	movs	r3, #27
 8005090:	2218      	movs	r2, #24
 8005092:	4694      	mov	ip, r2
 8005094:	44bc      	add	ip, r7
 8005096:	4463      	add	r3, ip
 8005098:	2210      	movs	r2, #16
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	46c0      	nop			; (mov r8, r8)
 800509e:	e006      	b.n	80050ae <UART_SetConfig+0x216>
 80050a0:	231b      	movs	r3, #27
 80050a2:	2218      	movs	r2, #24
 80050a4:	4694      	mov	ip, r2
 80050a6:	44bc      	add	ip, r7
 80050a8:	4463      	add	r3, ip
 80050aa:	2210      	movs	r2, #16
 80050ac:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a53      	ldr	r2, [pc, #332]	; (8005200 <UART_SetConfig+0x368>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d000      	beq.n	80050ba <UART_SetConfig+0x222>
 80050b8:	e085      	b.n	80051c6 <UART_SetConfig+0x32e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050ba:	231b      	movs	r3, #27
 80050bc:	2218      	movs	r2, #24
 80050be:	4694      	mov	ip, r2
 80050c0:	44bc      	add	ip, r7
 80050c2:	4463      	add	r3, ip
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d00d      	beq.n	80050e6 <UART_SetConfig+0x24e>
 80050ca:	dc02      	bgt.n	80050d2 <UART_SetConfig+0x23a>
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d005      	beq.n	80050dc <UART_SetConfig+0x244>
 80050d0:	e01d      	b.n	800510e <UART_SetConfig+0x276>
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d012      	beq.n	80050fc <UART_SetConfig+0x264>
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d015      	beq.n	8005106 <UART_SetConfig+0x26e>
 80050da:	e018      	b.n	800510e <UART_SetConfig+0x276>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050dc:	f7fe fbf0 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 80050e0:	0003      	movs	r3, r0
 80050e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80050e4:	e01d      	b.n	8005122 <UART_SetConfig+0x28a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80050e6:	4b49      	ldr	r3, [pc, #292]	; (800520c <UART_SetConfig+0x374>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2210      	movs	r2, #16
 80050ec:	4013      	ands	r3, r2
 80050ee:	d002      	beq.n	80050f6 <UART_SetConfig+0x25e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80050f0:	4b48      	ldr	r3, [pc, #288]	; (8005214 <UART_SetConfig+0x37c>)
 80050f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80050f4:	e015      	b.n	8005122 <UART_SetConfig+0x28a>
          pclk = (uint32_t) HSI_VALUE;
 80050f6:	4b48      	ldr	r3, [pc, #288]	; (8005218 <UART_SetConfig+0x380>)
 80050f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80050fa:	e012      	b.n	8005122 <UART_SetConfig+0x28a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050fc:	f7fe fb34 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8005100:	0003      	movs	r3, r0
 8005102:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005104:	e00d      	b.n	8005122 <UART_SetConfig+0x28a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005106:	2380      	movs	r3, #128	; 0x80
 8005108:	021b      	lsls	r3, r3, #8
 800510a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800510c:	e009      	b.n	8005122 <UART_SetConfig+0x28a>
      default:
        pclk = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005112:	231a      	movs	r3, #26
 8005114:	2218      	movs	r2, #24
 8005116:	4694      	mov	ip, r2
 8005118:	44bc      	add	ip, r7
 800511a:	4463      	add	r3, ip
 800511c:	2201      	movs	r2, #1
 800511e:	701a      	strb	r2, [r3, #0]
        break;
 8005120:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	2b00      	cmp	r3, #0
 8005126:	d100      	bne.n	800512a <UART_SetConfig+0x292>
 8005128:	e139      	b.n	800539e <UART_SetConfig+0x506>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	0013      	movs	r3, r2
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	189b      	adds	r3, r3, r2
 8005134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005136:	429a      	cmp	r2, r3
 8005138:	d305      	bcc.n	8005146 <UART_SetConfig+0x2ae>
          (pclk > (4096U * huart->Init.BaudRate)))
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005142:	429a      	cmp	r2, r3
 8005144:	d907      	bls.n	8005156 <UART_SetConfig+0x2be>
      {
        ret = HAL_ERROR;
 8005146:	231a      	movs	r3, #26
 8005148:	2218      	movs	r2, #24
 800514a:	4694      	mov	ip, r2
 800514c:	44bc      	add	ip, r7
 800514e:	4463      	add	r3, ip
 8005150:	2201      	movs	r2, #1
 8005152:	701a      	strb	r2, [r3, #0]
 8005154:	e123      	b.n	800539e <UART_SetConfig+0x506>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	2300      	movs	r3, #0
 800515c:	617b      	str	r3, [r7, #20]
 800515e:	6939      	ldr	r1, [r7, #16]
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	000b      	movs	r3, r1
 8005164:	0e1b      	lsrs	r3, r3, #24
 8005166:	0010      	movs	r0, r2
 8005168:	0205      	lsls	r5, r0, #8
 800516a:	431d      	orrs	r5, r3
 800516c:	000b      	movs	r3, r1
 800516e:	021c      	lsls	r4, r3, #8
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	60bb      	str	r3, [r7, #8]
 8005178:	2300      	movs	r3, #0
 800517a:	60fb      	str	r3, [r7, #12]
 800517c:	68b8      	ldr	r0, [r7, #8]
 800517e:	68f9      	ldr	r1, [r7, #12]
 8005180:	1900      	adds	r0, r0, r4
 8005182:	4169      	adcs	r1, r5
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	603b      	str	r3, [r7, #0]
 800518a:	2300      	movs	r3, #0
 800518c:	607b      	str	r3, [r7, #4]
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f7fb f87f 	bl	8000294 <__aeabi_uldivmod>
 8005196:	0003      	movs	r3, r0
 8005198:	000c      	movs	r4, r1
 800519a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800519c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519e:	4a1f      	ldr	r2, [pc, #124]	; (800521c <UART_SetConfig+0x384>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d908      	bls.n	80051b6 <UART_SetConfig+0x31e>
 80051a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a6:	4a1e      	ldr	r2, [pc, #120]	; (8005220 <UART_SetConfig+0x388>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d804      	bhi.n	80051b6 <UART_SetConfig+0x31e>
        {
          huart->Instance->BRR = usartdiv;
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051b2:	60da      	str	r2, [r3, #12]
 80051b4:	e0f3      	b.n	800539e <UART_SetConfig+0x506>
        }
        else
        {
          ret = HAL_ERROR;
 80051b6:	231a      	movs	r3, #26
 80051b8:	2218      	movs	r2, #24
 80051ba:	4694      	mov	ip, r2
 80051bc:	44bc      	add	ip, r7
 80051be:	4463      	add	r3, ip
 80051c0:	2201      	movs	r2, #1
 80051c2:	701a      	strb	r2, [r3, #0]
 80051c4:	e0eb      	b.n	800539e <UART_SetConfig+0x506>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	69da      	ldr	r2, [r3, #28]
 80051ca:	2380      	movs	r3, #128	; 0x80
 80051cc:	021b      	lsls	r3, r3, #8
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d000      	beq.n	80051d4 <UART_SetConfig+0x33c>
 80051d2:	e08b      	b.n	80052ec <UART_SetConfig+0x454>
  {
    switch (clocksource)
 80051d4:	231b      	movs	r3, #27
 80051d6:	2218      	movs	r2, #24
 80051d8:	4694      	mov	ip, r2
 80051da:	44bc      	add	ip, r7
 80051dc:	4463      	add	r3, ip
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	2b08      	cmp	r3, #8
 80051e2:	d83a      	bhi.n	800525a <UART_SetConfig+0x3c2>
 80051e4:	009a      	lsls	r2, r3, #2
 80051e6:	4b0f      	ldr	r3, [pc, #60]	; (8005224 <UART_SetConfig+0x38c>)
 80051e8:	18d3      	adds	r3, r2, r3
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051ee:	f7fe fb67 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 80051f2:	0003      	movs	r3, r0
 80051f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051f6:	e03a      	b.n	800526e <UART_SetConfig+0x3d6>
 80051f8:	efff69f3 	.word	0xefff69f3
 80051fc:	ffffcfff 	.word	0xffffcfff
 8005200:	40004800 	.word	0x40004800
 8005204:	fffff4ff 	.word	0xfffff4ff
 8005208:	40013800 	.word	0x40013800
 800520c:	40021000 	.word	0x40021000
 8005210:	40004400 	.word	0x40004400
 8005214:	003d0900 	.word	0x003d0900
 8005218:	00f42400 	.word	0x00f42400
 800521c:	000002ff 	.word	0x000002ff
 8005220:	000fffff 	.word	0x000fffff
 8005224:	08005ef4 	.word	0x08005ef4
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005228:	f7fe fb60 	bl	80038ec <HAL_RCC_GetPCLK2Freq>
 800522c:	0003      	movs	r3, r0
 800522e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005230:	e01d      	b.n	800526e <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005232:	4b63      	ldr	r3, [pc, #396]	; (80053c0 <UART_SetConfig+0x528>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2210      	movs	r2, #16
 8005238:	4013      	ands	r3, r2
 800523a:	d002      	beq.n	8005242 <UART_SetConfig+0x3aa>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800523c:	4b61      	ldr	r3, [pc, #388]	; (80053c4 <UART_SetConfig+0x52c>)
 800523e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005240:	e015      	b.n	800526e <UART_SetConfig+0x3d6>
          pclk = (uint32_t) HSI_VALUE;
 8005242:	4b61      	ldr	r3, [pc, #388]	; (80053c8 <UART_SetConfig+0x530>)
 8005244:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005246:	e012      	b.n	800526e <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005248:	f7fe fa8e 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 800524c:	0003      	movs	r3, r0
 800524e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005250:	e00d      	b.n	800526e <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005252:	2380      	movs	r3, #128	; 0x80
 8005254:	021b      	lsls	r3, r3, #8
 8005256:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005258:	e009      	b.n	800526e <UART_SetConfig+0x3d6>
      default:
        pclk = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800525e:	231a      	movs	r3, #26
 8005260:	2218      	movs	r2, #24
 8005262:	4694      	mov	ip, r2
 8005264:	44bc      	add	ip, r7
 8005266:	4463      	add	r3, ip
 8005268:	2201      	movs	r2, #1
 800526a:	701a      	strb	r2, [r3, #0]
        break;
 800526c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800526e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005270:	2b00      	cmp	r3, #0
 8005272:	d100      	bne.n	8005276 <UART_SetConfig+0x3de>
 8005274:	e093      	b.n	800539e <UART_SetConfig+0x506>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005278:	005a      	lsls	r2, r3, #1
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	085b      	lsrs	r3, r3, #1
 8005280:	18d2      	adds	r2, r2, r3
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	0019      	movs	r1, r3
 8005288:	0010      	movs	r0, r2
 800528a:	f7fa ff3d 	bl	8000108 <__udivsi3>
 800528e:	0003      	movs	r3, r0
 8005290:	b29b      	uxth	r3, r3
 8005292:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005296:	2b0f      	cmp	r3, #15
 8005298:	d920      	bls.n	80052dc <UART_SetConfig+0x444>
 800529a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800529c:	4a4b      	ldr	r2, [pc, #300]	; (80053cc <UART_SetConfig+0x534>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d81c      	bhi.n	80052dc <UART_SetConfig+0x444>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	200e      	movs	r0, #14
 80052a8:	2418      	movs	r4, #24
 80052aa:	193b      	adds	r3, r7, r4
 80052ac:	181b      	adds	r3, r3, r0
 80052ae:	210f      	movs	r1, #15
 80052b0:	438a      	bics	r2, r1
 80052b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b6:	085b      	lsrs	r3, r3, #1
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2207      	movs	r2, #7
 80052bc:	4013      	ands	r3, r2
 80052be:	b299      	uxth	r1, r3
 80052c0:	193b      	adds	r3, r7, r4
 80052c2:	181b      	adds	r3, r3, r0
 80052c4:	193a      	adds	r2, r7, r4
 80052c6:	1812      	adds	r2, r2, r0
 80052c8:	8812      	ldrh	r2, [r2, #0]
 80052ca:	430a      	orrs	r2, r1
 80052cc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	193a      	adds	r2, r7, r4
 80052d4:	1812      	adds	r2, r2, r0
 80052d6:	8812      	ldrh	r2, [r2, #0]
 80052d8:	60da      	str	r2, [r3, #12]
 80052da:	e060      	b.n	800539e <UART_SetConfig+0x506>
      }
      else
      {
        ret = HAL_ERROR;
 80052dc:	231a      	movs	r3, #26
 80052de:	2218      	movs	r2, #24
 80052e0:	4694      	mov	ip, r2
 80052e2:	44bc      	add	ip, r7
 80052e4:	4463      	add	r3, ip
 80052e6:	2201      	movs	r2, #1
 80052e8:	701a      	strb	r2, [r3, #0]
 80052ea:	e058      	b.n	800539e <UART_SetConfig+0x506>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052ec:	231b      	movs	r3, #27
 80052ee:	2218      	movs	r2, #24
 80052f0:	4694      	mov	ip, r2
 80052f2:	44bc      	add	ip, r7
 80052f4:	4463      	add	r3, ip
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d822      	bhi.n	8005342 <UART_SetConfig+0x4aa>
 80052fc:	009a      	lsls	r2, r3, #2
 80052fe:	4b34      	ldr	r3, [pc, #208]	; (80053d0 <UART_SetConfig+0x538>)
 8005300:	18d3      	adds	r3, r2, r3
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005306:	f7fe fadb 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 800530a:	0003      	movs	r3, r0
 800530c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800530e:	e022      	b.n	8005356 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005310:	f7fe faec 	bl	80038ec <HAL_RCC_GetPCLK2Freq>
 8005314:	0003      	movs	r3, r0
 8005316:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005318:	e01d      	b.n	8005356 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800531a:	4b29      	ldr	r3, [pc, #164]	; (80053c0 <UART_SetConfig+0x528>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2210      	movs	r2, #16
 8005320:	4013      	ands	r3, r2
 8005322:	d002      	beq.n	800532a <UART_SetConfig+0x492>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005324:	4b27      	ldr	r3, [pc, #156]	; (80053c4 <UART_SetConfig+0x52c>)
 8005326:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005328:	e015      	b.n	8005356 <UART_SetConfig+0x4be>
          pclk = (uint32_t) HSI_VALUE;
 800532a:	4b27      	ldr	r3, [pc, #156]	; (80053c8 <UART_SetConfig+0x530>)
 800532c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800532e:	e012      	b.n	8005356 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005330:	f7fe fa1a 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8005334:	0003      	movs	r3, r0
 8005336:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005338:	e00d      	b.n	8005356 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800533a:	2380      	movs	r3, #128	; 0x80
 800533c:	021b      	lsls	r3, r3, #8
 800533e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005340:	e009      	b.n	8005356 <UART_SetConfig+0x4be>
      default:
        pclk = 0U;
 8005342:	2300      	movs	r3, #0
 8005344:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005346:	231a      	movs	r3, #26
 8005348:	2218      	movs	r2, #24
 800534a:	4694      	mov	ip, r2
 800534c:	44bc      	add	ip, r7
 800534e:	4463      	add	r3, ip
 8005350:	2201      	movs	r2, #1
 8005352:	701a      	strb	r2, [r3, #0]
        break;
 8005354:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005358:	2b00      	cmp	r3, #0
 800535a:	d020      	beq.n	800539e <UART_SetConfig+0x506>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	085a      	lsrs	r2, r3, #1
 8005362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005364:	18d2      	adds	r2, r2, r3
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	0019      	movs	r1, r3
 800536c:	0010      	movs	r0, r2
 800536e:	f7fa fecb 	bl	8000108 <__udivsi3>
 8005372:	0003      	movs	r3, r0
 8005374:	b29b      	uxth	r3, r3
 8005376:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	2b0f      	cmp	r3, #15
 800537c:	d908      	bls.n	8005390 <UART_SetConfig+0x4f8>
 800537e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005380:	4a12      	ldr	r2, [pc, #72]	; (80053cc <UART_SetConfig+0x534>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d804      	bhi.n	8005390 <UART_SetConfig+0x4f8>
      {
        huart->Instance->BRR = usartdiv;
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800538c:	60da      	str	r2, [r3, #12]
 800538e:	e006      	b.n	800539e <UART_SetConfig+0x506>
      }
      else
      {
        ret = HAL_ERROR;
 8005390:	231a      	movs	r3, #26
 8005392:	2218      	movs	r2, #24
 8005394:	4694      	mov	ip, r2
 8005396:	44bc      	add	ip, r7
 8005398:	4463      	add	r3, ip
 800539a:	2201      	movs	r2, #1
 800539c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	2200      	movs	r2, #0
 80053a2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	2200      	movs	r2, #0
 80053a8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80053aa:	231a      	movs	r3, #26
 80053ac:	2218      	movs	r2, #24
 80053ae:	4694      	mov	ip, r2
 80053b0:	44bc      	add	ip, r7
 80053b2:	4463      	add	r3, ip
 80053b4:	781b      	ldrb	r3, [r3, #0]
}
 80053b6:	0018      	movs	r0, r3
 80053b8:	46bd      	mov	sp, r7
 80053ba:	b00e      	add	sp, #56	; 0x38
 80053bc:	bdb0      	pop	{r4, r5, r7, pc}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	40021000 	.word	0x40021000
 80053c4:	003d0900 	.word	0x003d0900
 80053c8:	00f42400 	.word	0x00f42400
 80053cc:	0000ffff 	.word	0x0000ffff
 80053d0:	08005f18 	.word	0x08005f18

080053d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	2201      	movs	r2, #1
 80053e2:	4013      	ands	r3, r2
 80053e4:	d00b      	beq.n	80053fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4a4a      	ldr	r2, [pc, #296]	; (8005518 <UART_AdvFeatureConfig+0x144>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	0019      	movs	r1, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005402:	2202      	movs	r2, #2
 8005404:	4013      	ands	r3, r2
 8005406:	d00b      	beq.n	8005420 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	4a43      	ldr	r2, [pc, #268]	; (800551c <UART_AdvFeatureConfig+0x148>)
 8005410:	4013      	ands	r3, r2
 8005412:	0019      	movs	r1, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	2204      	movs	r2, #4
 8005426:	4013      	ands	r3, r2
 8005428:	d00b      	beq.n	8005442 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	4a3b      	ldr	r2, [pc, #236]	; (8005520 <UART_AdvFeatureConfig+0x14c>)
 8005432:	4013      	ands	r3, r2
 8005434:	0019      	movs	r1, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005446:	2208      	movs	r2, #8
 8005448:	4013      	ands	r3, r2
 800544a:	d00b      	beq.n	8005464 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	4a34      	ldr	r2, [pc, #208]	; (8005524 <UART_AdvFeatureConfig+0x150>)
 8005454:	4013      	ands	r3, r2
 8005456:	0019      	movs	r1, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	2210      	movs	r2, #16
 800546a:	4013      	ands	r3, r2
 800546c:	d00b      	beq.n	8005486 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	4a2c      	ldr	r2, [pc, #176]	; (8005528 <UART_AdvFeatureConfig+0x154>)
 8005476:	4013      	ands	r3, r2
 8005478:	0019      	movs	r1, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548a:	2220      	movs	r2, #32
 800548c:	4013      	ands	r3, r2
 800548e:	d00b      	beq.n	80054a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	4a25      	ldr	r2, [pc, #148]	; (800552c <UART_AdvFeatureConfig+0x158>)
 8005498:	4013      	ands	r3, r2
 800549a:	0019      	movs	r1, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ac:	2240      	movs	r2, #64	; 0x40
 80054ae:	4013      	ands	r3, r2
 80054b0:	d01d      	beq.n	80054ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	4a1d      	ldr	r2, [pc, #116]	; (8005530 <UART_AdvFeatureConfig+0x15c>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	0019      	movs	r1, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	430a      	orrs	r2, r1
 80054c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054ce:	2380      	movs	r3, #128	; 0x80
 80054d0:	035b      	lsls	r3, r3, #13
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d10b      	bne.n	80054ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	4a15      	ldr	r2, [pc, #84]	; (8005534 <UART_AdvFeatureConfig+0x160>)
 80054de:	4013      	ands	r3, r2
 80054e0:	0019      	movs	r1, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f2:	2280      	movs	r2, #128	; 0x80
 80054f4:	4013      	ands	r3, r2
 80054f6:	d00b      	beq.n	8005510 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	4a0e      	ldr	r2, [pc, #56]	; (8005538 <UART_AdvFeatureConfig+0x164>)
 8005500:	4013      	ands	r3, r2
 8005502:	0019      	movs	r1, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	605a      	str	r2, [r3, #4]
  }
}
 8005510:	46c0      	nop			; (mov r8, r8)
 8005512:	46bd      	mov	sp, r7
 8005514:	b002      	add	sp, #8
 8005516:	bd80      	pop	{r7, pc}
 8005518:	fffdffff 	.word	0xfffdffff
 800551c:	fffeffff 	.word	0xfffeffff
 8005520:	fffbffff 	.word	0xfffbffff
 8005524:	ffff7fff 	.word	0xffff7fff
 8005528:	ffffefff 	.word	0xffffefff
 800552c:	ffffdfff 	.word	0xffffdfff
 8005530:	ffefffff 	.word	0xffefffff
 8005534:	ff9fffff 	.word	0xff9fffff
 8005538:	fff7ffff 	.word	0xfff7ffff

0800553c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af02      	add	r7, sp, #8
 8005542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2280      	movs	r2, #128	; 0x80
 8005548:	2100      	movs	r1, #0
 800554a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800554c:	f7fc fdea 	bl	8002124 <HAL_GetTick>
 8005550:	0003      	movs	r3, r0
 8005552:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2208      	movs	r2, #8
 800555c:	4013      	ands	r3, r2
 800555e:	2b08      	cmp	r3, #8
 8005560:	d10d      	bne.n	800557e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	2380      	movs	r3, #128	; 0x80
 8005566:	0399      	lsls	r1, r3, #14
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	4b18      	ldr	r3, [pc, #96]	; (80055cc <UART_CheckIdleState+0x90>)
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	0013      	movs	r3, r2
 8005570:	2200      	movs	r2, #0
 8005572:	f000 f82d 	bl	80055d0 <UART_WaitOnFlagUntilTimeout>
 8005576:	1e03      	subs	r3, r0, #0
 8005578:	d001      	beq.n	800557e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e022      	b.n	80055c4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2204      	movs	r2, #4
 8005586:	4013      	ands	r3, r2
 8005588:	2b04      	cmp	r3, #4
 800558a:	d10d      	bne.n	80055a8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	2380      	movs	r3, #128	; 0x80
 8005590:	03d9      	lsls	r1, r3, #15
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	4b0d      	ldr	r3, [pc, #52]	; (80055cc <UART_CheckIdleState+0x90>)
 8005596:	9300      	str	r3, [sp, #0]
 8005598:	0013      	movs	r3, r2
 800559a:	2200      	movs	r2, #0
 800559c:	f000 f818 	bl	80055d0 <UART_WaitOnFlagUntilTimeout>
 80055a0:	1e03      	subs	r3, r0, #0
 80055a2:	d001      	beq.n	80055a8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e00d      	b.n	80055c4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2220      	movs	r2, #32
 80055ac:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2220      	movs	r2, #32
 80055b2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2274      	movs	r2, #116	; 0x74
 80055be:	2100      	movs	r1, #0
 80055c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	0018      	movs	r0, r3
 80055c6:	46bd      	mov	sp, r7
 80055c8:	b004      	add	sp, #16
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	01ffffff 	.word	0x01ffffff

080055d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b094      	sub	sp, #80	; 0x50
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	603b      	str	r3, [r7, #0]
 80055dc:	1dfb      	adds	r3, r7, #7
 80055de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e0:	e09b      	b.n	800571a <UART_WaitOnFlagUntilTimeout+0x14a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80055e4:	3301      	adds	r3, #1
 80055e6:	d100      	bne.n	80055ea <UART_WaitOnFlagUntilTimeout+0x1a>
 80055e8:	e097      	b.n	800571a <UART_WaitOnFlagUntilTimeout+0x14a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ea:	f7fc fd9b 	bl	8002124 <HAL_GetTick>
 80055ee:	0002      	movs	r2, r0
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d302      	bcc.n	8005600 <UART_WaitOnFlagUntilTimeout+0x30>
 80055fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d139      	bne.n	8005674 <UART_WaitOnFlagUntilTimeout+0xa4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005600:	f3ef 8310 	mrs	r3, PRIMASK
 8005604:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005606:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005608:	647b      	str	r3, [r7, #68]	; 0x44
 800560a:	2301      	movs	r3, #1
 800560c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800560e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005610:	f383 8810 	msr	PRIMASK, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4949      	ldr	r1, [pc, #292]	; (8005744 <UART_WaitOnFlagUntilTimeout+0x174>)
 8005620:	400a      	ands	r2, r1
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005626:	633b      	str	r3, [r7, #48]	; 0x30
 8005628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800562a:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800562e:	f3ef 8310 	mrs	r3, PRIMASK
 8005632:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005636:	643b      	str	r3, [r7, #64]	; 0x40
 8005638:	2301      	movs	r3, #1
 800563a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800563c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563e:	f383 8810 	msr	PRIMASK, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2101      	movs	r1, #1
 800564e:	438a      	bics	r2, r1
 8005650:	609a      	str	r2, [r3, #8]
 8005652:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005654:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005658:	f383 8810 	msr	PRIMASK, r3

        huart->gState = HAL_UART_STATE_READY;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2220      	movs	r2, #32
 8005660:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2220      	movs	r2, #32
 8005666:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2274      	movs	r2, #116	; 0x74
 800566c:	2100      	movs	r1, #0
 800566e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e063      	b.n	800573c <UART_WaitOnFlagUntilTimeout+0x16c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2204      	movs	r2, #4
 800567c:	4013      	ands	r3, r2
 800567e:	d04c      	beq.n	800571a <UART_WaitOnFlagUntilTimeout+0x14a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69da      	ldr	r2, [r3, #28]
 8005686:	2380      	movs	r3, #128	; 0x80
 8005688:	011b      	lsls	r3, r3, #4
 800568a:	401a      	ands	r2, r3
 800568c:	2380      	movs	r3, #128	; 0x80
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	429a      	cmp	r2, r3
 8005692:	d142      	bne.n	800571a <UART_WaitOnFlagUntilTimeout+0x14a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2280      	movs	r2, #128	; 0x80
 800569a:	0112      	lsls	r2, r2, #4
 800569c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800569e:	f3ef 8310 	mrs	r3, PRIMASK
 80056a2:	613b      	str	r3, [r7, #16]
  return(result);
 80056a4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056a8:	2301      	movs	r3, #1
 80056aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f383 8810 	msr	PRIMASK, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4921      	ldr	r1, [pc, #132]	; (8005744 <UART_WaitOnFlagUntilTimeout+0x174>)
 80056be:	400a      	ands	r2, r1
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056cc:	f3ef 8310 	mrs	r3, PRIMASK
 80056d0:	61fb      	str	r3, [r7, #28]
  return(result);
 80056d2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80056d6:	2301      	movs	r3, #1
 80056d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	f383 8810 	msr	PRIMASK, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2101      	movs	r1, #1
 80056ec:	438a      	bics	r2, r1
 80056ee:	609a      	str	r2, [r3, #8]
 80056f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056f2:	627b      	str	r3, [r7, #36]	; 0x24
 80056f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f6:	f383 8810 	msr	PRIMASK, r3

          huart->gState = HAL_UART_STATE_READY;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2220      	movs	r2, #32
 80056fe:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2280      	movs	r2, #128	; 0x80
 800570a:	2120      	movs	r1, #32
 800570c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2274      	movs	r2, #116	; 0x74
 8005712:	2100      	movs	r1, #0
 8005714:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e010      	b.n	800573c <UART_WaitOnFlagUntilTimeout+0x16c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69db      	ldr	r3, [r3, #28]
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	4013      	ands	r3, r2
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	425a      	negs	r2, r3
 800572a:	4153      	adcs	r3, r2
 800572c:	b2db      	uxtb	r3, r3
 800572e:	001a      	movs	r2, r3
 8005730:	1dfb      	adds	r3, r7, #7
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d100      	bne.n	800573a <UART_WaitOnFlagUntilTimeout+0x16a>
 8005738:	e753      	b.n	80055e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	0018      	movs	r0, r3
 800573e:	46bd      	mov	sp, r7
 8005740:	b014      	add	sp, #80	; 0x50
 8005742:	bd80      	pop	{r7, pc}
 8005744:	fffffe5f 	.word	0xfffffe5f

08005748 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b08c      	sub	sp, #48	; 0x30
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	1dbb      	adds	r3, r7, #6
 8005754:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	1dba      	adds	r2, r7, #6
 8005760:	2158      	movs	r1, #88	; 0x58
 8005762:	8812      	ldrh	r2, [r2, #0]
 8005764:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	1dba      	adds	r2, r7, #6
 800576a:	215a      	movs	r1, #90	; 0x5a
 800576c:	8812      	ldrh	r2, [r2, #0]
 800576e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	2380      	movs	r3, #128	; 0x80
 800577c:	015b      	lsls	r3, r3, #5
 800577e:	429a      	cmp	r2, r3
 8005780:	d10d      	bne.n	800579e <UART_Start_Receive_IT+0x56>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d104      	bne.n	8005794 <UART_Start_Receive_IT+0x4c>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	225c      	movs	r2, #92	; 0x5c
 800578e:	4941      	ldr	r1, [pc, #260]	; (8005894 <UART_Start_Receive_IT+0x14c>)
 8005790:	5299      	strh	r1, [r3, r2]
 8005792:	e02e      	b.n	80057f2 <UART_Start_Receive_IT+0xaa>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	225c      	movs	r2, #92	; 0x5c
 8005798:	21ff      	movs	r1, #255	; 0xff
 800579a:	5299      	strh	r1, [r3, r2]
 800579c:	e029      	b.n	80057f2 <UART_Start_Receive_IT+0xaa>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10d      	bne.n	80057c2 <UART_Start_Receive_IT+0x7a>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d104      	bne.n	80057b8 <UART_Start_Receive_IT+0x70>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	225c      	movs	r2, #92	; 0x5c
 80057b2:	21ff      	movs	r1, #255	; 0xff
 80057b4:	5299      	strh	r1, [r3, r2]
 80057b6:	e01c      	b.n	80057f2 <UART_Start_Receive_IT+0xaa>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	225c      	movs	r2, #92	; 0x5c
 80057bc:	217f      	movs	r1, #127	; 0x7f
 80057be:	5299      	strh	r1, [r3, r2]
 80057c0:	e017      	b.n	80057f2 <UART_Start_Receive_IT+0xaa>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	2380      	movs	r3, #128	; 0x80
 80057c8:	055b      	lsls	r3, r3, #21
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d10d      	bne.n	80057ea <UART_Start_Receive_IT+0xa2>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d104      	bne.n	80057e0 <UART_Start_Receive_IT+0x98>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	225c      	movs	r2, #92	; 0x5c
 80057da:	217f      	movs	r1, #127	; 0x7f
 80057dc:	5299      	strh	r1, [r3, r2]
 80057de:	e008      	b.n	80057f2 <UART_Start_Receive_IT+0xaa>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	225c      	movs	r2, #92	; 0x5c
 80057e4:	213f      	movs	r1, #63	; 0x3f
 80057e6:	5299      	strh	r1, [r3, r2]
 80057e8:	e003      	b.n	80057f2 <UART_Start_Receive_IT+0xaa>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	225c      	movs	r2, #92	; 0x5c
 80057ee:	2100      	movs	r1, #0
 80057f0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2280      	movs	r2, #128	; 0x80
 80057f6:	2100      	movs	r1, #0
 80057f8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2222      	movs	r2, #34	; 0x22
 80057fe:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005800:	f3ef 8310 	mrs	r3, PRIMASK
 8005804:	61fb      	str	r3, [r7, #28]
  return(result);
 8005806:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005808:	62fb      	str	r3, [r7, #44]	; 0x2c
 800580a:	2301      	movs	r3, #1
 800580c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	f383 8810 	msr	PRIMASK, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2101      	movs	r1, #1
 8005820:	430a      	orrs	r2, r1
 8005822:	609a      	str	r2, [r3, #8]
 8005824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005826:	627b      	str	r3, [r7, #36]	; 0x24
 8005828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582a:	f383 8810 	msr	PRIMASK, r3

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	689a      	ldr	r2, [r3, #8]
 8005832:	2380      	movs	r3, #128	; 0x80
 8005834:	015b      	lsls	r3, r3, #5
 8005836:	429a      	cmp	r2, r3
 8005838:	d107      	bne.n	800584a <UART_Start_Receive_IT+0x102>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d103      	bne.n	800584a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	4a14      	ldr	r2, [pc, #80]	; (8005898 <UART_Start_Receive_IT+0x150>)
 8005846:	665a      	str	r2, [r3, #100]	; 0x64
 8005848:	e002      	b.n	8005850 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4a13      	ldr	r2, [pc, #76]	; (800589c <UART_Start_Receive_IT+0x154>)
 800584e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2274      	movs	r2, #116	; 0x74
 8005854:	2100      	movs	r1, #0
 8005856:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005858:	f3ef 8310 	mrs	r3, PRIMASK
 800585c:	613b      	str	r3, [r7, #16]
  return(result);
 800585e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005860:	62bb      	str	r3, [r7, #40]	; 0x28
 8005862:	2301      	movs	r3, #1
 8005864:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f383 8810 	msr	PRIMASK, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2190      	movs	r1, #144	; 0x90
 8005878:	0049      	lsls	r1, r1, #1
 800587a:	430a      	orrs	r2, r1
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005880:	61bb      	str	r3, [r7, #24]
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	f383 8810 	msr	PRIMASK, r3
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	0018      	movs	r0, r3
 800588c:	46bd      	mov	sp, r7
 800588e:	b00c      	add	sp, #48	; 0x30
 8005890:	bd80      	pop	{r7, pc}
 8005892:	46c0      	nop			; (mov r8, r8)
 8005894:	000001ff 	.word	0x000001ff
 8005898:	08005c95 	.word	0x08005c95
 800589c:	08005b39 	.word	0x08005b39

080058a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b08e      	sub	sp, #56	; 0x38
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058a8:	f3ef 8310 	mrs	r3, PRIMASK
 80058ac:	617b      	str	r3, [r7, #20]
  return(result);
 80058ae:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058b0:	637b      	str	r3, [r7, #52]	; 0x34
 80058b2:	2301      	movs	r3, #1
 80058b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	f383 8810 	msr	PRIMASK, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4923      	ldr	r1, [pc, #140]	; (8005954 <UART_EndRxTransfer+0xb4>)
 80058c8:	400a      	ands	r2, r1
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ce:	61fb      	str	r3, [r7, #28]
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058d6:	f3ef 8310 	mrs	r3, PRIMASK
 80058da:	623b      	str	r3, [r7, #32]
  return(result);
 80058dc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058de:	633b      	str	r3, [r7, #48]	; 0x30
 80058e0:	2301      	movs	r3, #1
 80058e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e6:	f383 8810 	msr	PRIMASK, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689a      	ldr	r2, [r3, #8]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2101      	movs	r1, #1
 80058f6:	438a      	bics	r2, r1
 80058f8:	609a      	str	r2, [r3, #8]
 80058fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80058fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005900:	f383 8810 	msr	PRIMASK, r3

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005908:	2b01      	cmp	r3, #1
 800590a:	d116      	bne.n	800593a <UART_EndRxTransfer+0x9a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800590c:	f3ef 8310 	mrs	r3, PRIMASK
 8005910:	60bb      	str	r3, [r7, #8]
  return(result);
 8005912:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005914:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005916:	2301      	movs	r3, #1
 8005918:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f383 8810 	msr	PRIMASK, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2110      	movs	r1, #16
 800592c:	438a      	bics	r2, r1
 800592e:	601a      	str	r2, [r3, #0]
 8005930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005932:	613b      	str	r3, [r7, #16]
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f383 8810 	msr	PRIMASK, r3
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800594c:	46c0      	nop			; (mov r8, r8)
 800594e:	46bd      	mov	sp, r7
 8005950:	b00e      	add	sp, #56	; 0x38
 8005952:	bd80      	pop	{r7, pc}
 8005954:	fffffedf 	.word	0xfffffedf

08005958 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005964:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	225a      	movs	r2, #90	; 0x5a
 800596a:	2100      	movs	r1, #0
 800596c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2252      	movs	r2, #82	; 0x52
 8005972:	2100      	movs	r1, #0
 8005974:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	0018      	movs	r0, r3
 800597a:	f7ff fa79 	bl	8004e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800597e:	46c0      	nop			; (mov r8, r8)
 8005980:	46bd      	mov	sp, r7
 8005982:	b004      	add	sp, #16
 8005984:	bd80      	pop	{r7, pc}

08005986 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b08a      	sub	sp, #40	; 0x28
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005992:	2b21      	cmp	r3, #33	; 0x21
 8005994:	d148      	bne.n	8005a28 <UART_TxISR_8BIT+0xa2>
  {
    if (huart->TxXferCount == 0U)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2252      	movs	r2, #82	; 0x52
 800599a:	5a9b      	ldrh	r3, [r3, r2]
 800599c:	b29b      	uxth	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d12e      	bne.n	8005a00 <UART_TxISR_8BIT+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059a2:	f3ef 8310 	mrs	r3, PRIMASK
 80059a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80059a8:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80059aa:	627b      	str	r3, [r7, #36]	; 0x24
 80059ac:	2301      	movs	r3, #1
 80059ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f383 8810 	msr	PRIMASK, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2180      	movs	r1, #128	; 0x80
 80059c2:	438a      	bics	r2, r1
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	613b      	str	r3, [r7, #16]
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059d0:	f3ef 8310 	mrs	r3, PRIMASK
 80059d4:	617b      	str	r3, [r7, #20]
  return(result);
 80059d6:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059d8:	623b      	str	r3, [r7, #32]
 80059da:	2301      	movs	r3, #1
 80059dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	f383 8810 	msr	PRIMASK, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2140      	movs	r1, #64	; 0x40
 80059f0:	430a      	orrs	r2, r1
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	61fb      	str	r3, [r7, #28]
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	f383 8810 	msr	PRIMASK, r3
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80059fe:	e013      	b.n	8005a28 <UART_TxISR_8BIT+0xa2>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a04:	781a      	ldrb	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2252      	movs	r2, #82	; 0x52
 8005a1a:	5a9b      	ldrh	r3, [r3, r2]
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	b299      	uxth	r1, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2252      	movs	r2, #82	; 0x52
 8005a26:	5299      	strh	r1, [r3, r2]
}
 8005a28:	46c0      	nop			; (mov r8, r8)
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	b00a      	add	sp, #40	; 0x28
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b08c      	sub	sp, #48	; 0x30
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a3c:	2b21      	cmp	r3, #33	; 0x21
 8005a3e:	d14d      	bne.n	8005adc <UART_TxISR_16BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2252      	movs	r2, #82	; 0x52
 8005a44:	5a9b      	ldrh	r3, [r3, r2]
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d12e      	bne.n	8005aaa <UART_TxISR_16BIT+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a50:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a52:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005a54:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a56:	2301      	movs	r3, #1
 8005a58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	f383 8810 	msr	PRIMASK, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2180      	movs	r1, #128	; 0x80
 8005a6c:	438a      	bics	r2, r1
 8005a6e:	601a      	str	r2, [r3, #0]
 8005a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a72:	617b      	str	r3, [r7, #20]
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8005a7e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005a80:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a82:	627b      	str	r3, [r7, #36]	; 0x24
 8005a84:	2301      	movs	r3, #1
 8005a86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	f383 8810 	msr	PRIMASK, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2140      	movs	r1, #64	; 0x40
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa0:	623b      	str	r3, [r7, #32]
 8005aa2:	6a3b      	ldr	r3, [r7, #32]
 8005aa4:	f383 8810 	msr	PRIMASK, r3
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005aa8:	e018      	b.n	8005adc <UART_TxISR_16BIT+0xac>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aae:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	001a      	movs	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	05d2      	lsls	r2, r2, #23
 8005abc:	0dd2      	lsrs	r2, r2, #23
 8005abe:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac4:	1c9a      	adds	r2, r3, #2
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2252      	movs	r2, #82	; 0x52
 8005ace:	5a9b      	ldrh	r3, [r3, r2]
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	b299      	uxth	r1, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2252      	movs	r2, #82	; 0x52
 8005ada:	5299      	strh	r1, [r3, r2]
}
 8005adc:	46c0      	nop			; (mov r8, r8)
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	b00c      	add	sp, #48	; 0x30
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aec:	f3ef 8310 	mrs	r3, PRIMASK
 8005af0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005af2:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005af4:	617b      	str	r3, [r7, #20]
 8005af6:	2301      	movs	r3, #1
 8005af8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f383 8810 	msr	PRIMASK, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2140      	movs	r1, #64	; 0x40
 8005b0c:	438a      	bics	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	613b      	str	r3, [r7, #16]
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f383 8810 	msr	PRIMASK, r3

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2220      	movs	r2, #32
 8005b1e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	0018      	movs	r0, r3
 8005b2a:	f7fb fd6d 	bl	8001608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b2e:	46c0      	nop			; (mov r8, r8)
 8005b30:	46bd      	mov	sp, r7
 8005b32:	b006      	add	sp, #24
 8005b34:	bd80      	pop	{r7, pc}
	...

08005b38 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b090      	sub	sp, #64	; 0x40
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b40:	233e      	movs	r3, #62	; 0x3e
 8005b42:	18fb      	adds	r3, r7, r3
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	215c      	movs	r1, #92	; 0x5c
 8005b48:	5a52      	ldrh	r2, [r2, r1]
 8005b4a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b50:	2b22      	cmp	r3, #34	; 0x22
 8005b52:	d000      	beq.n	8005b56 <UART_RxISR_8BIT+0x1e>
 8005b54:	e090      	b.n	8005c78 <UART_RxISR_8BIT+0x140>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b5c:	213c      	movs	r1, #60	; 0x3c
 8005b5e:	187b      	adds	r3, r7, r1
 8005b60:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b62:	187b      	adds	r3, r7, r1
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	233e      	movs	r3, #62	; 0x3e
 8005b6a:	18fb      	adds	r3, r7, r3
 8005b6c:	881b      	ldrh	r3, [r3, #0]
 8005b6e:	b2d9      	uxtb	r1, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b74:	400a      	ands	r2, r1
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b7e:	1c5a      	adds	r2, r3, #1
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	225a      	movs	r2, #90	; 0x5a
 8005b88:	5a9b      	ldrh	r3, [r3, r2]
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	b299      	uxth	r1, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	225a      	movs	r2, #90	; 0x5a
 8005b94:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	225a      	movs	r2, #90	; 0x5a
 8005b9a:	5a9b      	ldrh	r3, [r3, r2]
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d172      	bne.n	8005c88 <UART_RxISR_8BIT+0x150>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ba6:	61bb      	str	r3, [r7, #24]
  return(result);
 8005ba8:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005baa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bac:	2301      	movs	r3, #1
 8005bae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	f383 8810 	msr	PRIMASK, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4933      	ldr	r1, [pc, #204]	; (8005c90 <UART_RxISR_8BIT+0x158>)
 8005bc2:	400a      	ands	r2, r1
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc8:	623b      	str	r3, [r7, #32]
 8005bca:	6a3b      	ldr	r3, [r7, #32]
 8005bcc:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bd0:	f3ef 8310 	mrs	r3, PRIMASK
 8005bd4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bd8:	637b      	str	r3, [r7, #52]	; 0x34
 8005bda:	2301      	movs	r3, #1
 8005bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be0:	f383 8810 	msr	PRIMASK, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2101      	movs	r1, #1
 8005bf0:	438a      	bics	r2, r1
 8005bf2:	609a      	str	r2, [r3, #8]
 8005bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfa:	f383 8810 	msr	PRIMASK, r3

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2220      	movs	r2, #32
 8005c02:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d12d      	bne.n	8005c6e <UART_RxISR_8BIT+0x136>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c18:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c1e:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c20:	633b      	str	r3, [r7, #48]	; 0x30
 8005c22:	2301      	movs	r3, #1
 8005c24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	f383 8810 	msr	PRIMASK, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2110      	movs	r1, #16
 8005c38:	438a      	bics	r2, r1
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3e:	617b      	str	r3, [r7, #20]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f383 8810 	msr	PRIMASK, r3

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	2210      	movs	r2, #16
 8005c4e:	4013      	ands	r3, r2
 8005c50:	2b10      	cmp	r3, #16
 8005c52:	d103      	bne.n	8005c5c <UART_RxISR_8BIT+0x124>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2210      	movs	r2, #16
 8005c5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2258      	movs	r2, #88	; 0x58
 8005c60:	5a9a      	ldrh	r2, [r3, r2]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	0011      	movs	r1, r2
 8005c66:	0018      	movs	r0, r3
 8005c68:	f7ff f90a 	bl	8004e80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c6c:	e00c      	b.n	8005c88 <UART_RxISR_8BIT+0x150>
        HAL_UART_RxCpltCallback(huart);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	0018      	movs	r0, r3
 8005c72:	f7fb fcb7 	bl	80015e4 <HAL_UART_RxCpltCallback>
}
 8005c76:	e007      	b.n	8005c88 <UART_RxISR_8BIT+0x150>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699a      	ldr	r2, [r3, #24]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2108      	movs	r1, #8
 8005c84:	430a      	orrs	r2, r1
 8005c86:	619a      	str	r2, [r3, #24]
}
 8005c88:	46c0      	nop			; (mov r8, r8)
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	b010      	add	sp, #64	; 0x40
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	fffffedf 	.word	0xfffffedf

08005c94 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b090      	sub	sp, #64	; 0x40
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c9c:	233e      	movs	r3, #62	; 0x3e
 8005c9e:	18fb      	adds	r3, r7, r3
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	215c      	movs	r1, #92	; 0x5c
 8005ca4:	5a52      	ldrh	r2, [r2, r1]
 8005ca6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cac:	2b22      	cmp	r3, #34	; 0x22
 8005cae:	d000      	beq.n	8005cb2 <UART_RxISR_16BIT+0x1e>
 8005cb0:	e090      	b.n	8005dd4 <UART_RxISR_16BIT+0x140>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cb8:	213c      	movs	r1, #60	; 0x3c
 8005cba:	187b      	adds	r3, r7, r1
 8005cbc:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc2:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8005cc4:	187b      	adds	r3, r7, r1
 8005cc6:	223e      	movs	r2, #62	; 0x3e
 8005cc8:	18ba      	adds	r2, r7, r2
 8005cca:	881b      	ldrh	r3, [r3, #0]
 8005ccc:	8812      	ldrh	r2, [r2, #0]
 8005cce:	4013      	ands	r3, r2
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cda:	1c9a      	adds	r2, r3, #2
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	225a      	movs	r2, #90	; 0x5a
 8005ce4:	5a9b      	ldrh	r3, [r3, r2]
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b299      	uxth	r1, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	225a      	movs	r2, #90	; 0x5a
 8005cf0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	225a      	movs	r2, #90	; 0x5a
 8005cf6:	5a9b      	ldrh	r3, [r3, r2]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d172      	bne.n	8005de4 <UART_RxISR_16BIT+0x150>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8005d02:	617b      	str	r3, [r7, #20]
  return(result);
 8005d04:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d06:	637b      	str	r3, [r7, #52]	; 0x34
 8005d08:	2301      	movs	r3, #1
 8005d0a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	f383 8810 	msr	PRIMASK, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4933      	ldr	r1, [pc, #204]	; (8005dec <UART_RxISR_16BIT+0x158>)
 8005d1e:	400a      	ands	r2, r1
 8005d20:	601a      	str	r2, [r3, #0]
 8005d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d24:	61fb      	str	r3, [r7, #28]
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8005d30:	623b      	str	r3, [r7, #32]
  return(result);
 8005d32:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d34:	633b      	str	r3, [r7, #48]	; 0x30
 8005d36:	2301      	movs	r3, #1
 8005d38:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	f383 8810 	msr	PRIMASK, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689a      	ldr	r2, [r3, #8]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2101      	movs	r1, #1
 8005d4c:	438a      	bics	r2, r1
 8005d4e:	609a      	str	r2, [r3, #8]
 8005d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d52:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d56:	f383 8810 	msr	PRIMASK, r3

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d12d      	bne.n	8005dca <UART_RxISR_16BIT+0x136>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d74:	f3ef 8310 	mrs	r3, PRIMASK
 8005d78:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d7a:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d7e:	2301      	movs	r3, #1
 8005d80:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f383 8810 	msr	PRIMASK, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2110      	movs	r1, #16
 8005d94:	438a      	bics	r2, r1
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d9a:	613b      	str	r3, [r7, #16]
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f383 8810 	msr	PRIMASK, r3

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	2210      	movs	r2, #16
 8005daa:	4013      	ands	r3, r2
 8005dac:	2b10      	cmp	r3, #16
 8005dae:	d103      	bne.n	8005db8 <UART_RxISR_16BIT+0x124>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2210      	movs	r2, #16
 8005db6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2258      	movs	r2, #88	; 0x58
 8005dbc:	5a9a      	ldrh	r2, [r3, r2]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	0011      	movs	r1, r2
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f7ff f85c 	bl	8004e80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dc8:	e00c      	b.n	8005de4 <UART_RxISR_16BIT+0x150>
        HAL_UART_RxCpltCallback(huart);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	0018      	movs	r0, r3
 8005dce:	f7fb fc09 	bl	80015e4 <HAL_UART_RxCpltCallback>
}
 8005dd2:	e007      	b.n	8005de4 <UART_RxISR_16BIT+0x150>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2108      	movs	r1, #8
 8005de0:	430a      	orrs	r2, r1
 8005de2:	619a      	str	r2, [r3, #24]
}
 8005de4:	46c0      	nop			; (mov r8, r8)
 8005de6:	46bd      	mov	sp, r7
 8005de8:	b010      	add	sp, #64	; 0x40
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	fffffedf 	.word	0xfffffedf

08005df0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005df8:	46c0      	nop			; (mov r8, r8)
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	b002      	add	sp, #8
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <__libc_init_array>:
 8005e00:	b570      	push	{r4, r5, r6, lr}
 8005e02:	2600      	movs	r6, #0
 8005e04:	4d0c      	ldr	r5, [pc, #48]	; (8005e38 <__libc_init_array+0x38>)
 8005e06:	4c0d      	ldr	r4, [pc, #52]	; (8005e3c <__libc_init_array+0x3c>)
 8005e08:	1b64      	subs	r4, r4, r5
 8005e0a:	10a4      	asrs	r4, r4, #2
 8005e0c:	42a6      	cmp	r6, r4
 8005e0e:	d109      	bne.n	8005e24 <__libc_init_array+0x24>
 8005e10:	2600      	movs	r6, #0
 8005e12:	f000 f821 	bl	8005e58 <_init>
 8005e16:	4d0a      	ldr	r5, [pc, #40]	; (8005e40 <__libc_init_array+0x40>)
 8005e18:	4c0a      	ldr	r4, [pc, #40]	; (8005e44 <__libc_init_array+0x44>)
 8005e1a:	1b64      	subs	r4, r4, r5
 8005e1c:	10a4      	asrs	r4, r4, #2
 8005e1e:	42a6      	cmp	r6, r4
 8005e20:	d105      	bne.n	8005e2e <__libc_init_array+0x2e>
 8005e22:	bd70      	pop	{r4, r5, r6, pc}
 8005e24:	00b3      	lsls	r3, r6, #2
 8005e26:	58eb      	ldr	r3, [r5, r3]
 8005e28:	4798      	blx	r3
 8005e2a:	3601      	adds	r6, #1
 8005e2c:	e7ee      	b.n	8005e0c <__libc_init_array+0xc>
 8005e2e:	00b3      	lsls	r3, r6, #2
 8005e30:	58eb      	ldr	r3, [r5, r3]
 8005e32:	4798      	blx	r3
 8005e34:	3601      	adds	r6, #1
 8005e36:	e7f2      	b.n	8005e1e <__libc_init_array+0x1e>
 8005e38:	08005f44 	.word	0x08005f44
 8005e3c:	08005f44 	.word	0x08005f44
 8005e40:	08005f44 	.word	0x08005f44
 8005e44:	08005f48 	.word	0x08005f48

08005e48 <memset>:
 8005e48:	0003      	movs	r3, r0
 8005e4a:	1812      	adds	r2, r2, r0
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d100      	bne.n	8005e52 <memset+0xa>
 8005e50:	4770      	bx	lr
 8005e52:	7019      	strb	r1, [r3, #0]
 8005e54:	3301      	adds	r3, #1
 8005e56:	e7f9      	b.n	8005e4c <memset+0x4>

08005e58 <_init>:
 8005e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5a:	46c0      	nop			; (mov r8, r8)
 8005e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e5e:	bc08      	pop	{r3}
 8005e60:	469e      	mov	lr, r3
 8005e62:	4770      	bx	lr

08005e64 <_fini>:
 8005e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e66:	46c0      	nop			; (mov r8, r8)
 8005e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6a:	bc08      	pop	{r3}
 8005e6c:	469e      	mov	lr, r3
 8005e6e:	4770      	bx	lr
