$date
	Sat Jan 17 23:36:34 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g0 $end
$var wire 1 ' g2 $end
$var wire 1 ( g3 $end
$var wire 1 ) g4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
0(
0'
1&
0%
0$
0#
0"
0!
$end
#10
1!
0)
1'
1(
0&
1%
#20
0!
1)
0'
0(
1&
1$
0%
#30
1!
0)
1'
0&
1%
#40
0!
1)
0'
1&
1#
0$
0%
#50
1!
0)
1'
1(
0&
1%
#60
0!
1)
0'
0(
1&
1$
0%
#70
1!
0)
1'
0&
1%
#80
0!
1)
0'
1&
1"
0#
0$
0%
#90
1!
0)
1(
0&
1%
#100
0!
1)
0(
1&
1$
0%
#110
0&
1%
#120
1&
1#
0$
0%
#130
1!
0)
1(
0&
1%
#140
0!
1)
0(
1&
1$
0%
#150
0&
1%
#160
