// Seed: 133658885
module module_0;
  wire id_1, id_2;
  logic [7:0] id_3 = id_3[-1 : ""];
  module_2 modCall_1 ();
endmodule
program module_1 (
    output supply0 id_0,
    inout  supply1 id_1
);
  wire id_3;
  parameter id_4 = -1;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1;
  assign module_3.type_2 = 0;
endmodule
module module_3 (
    input uwire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    id_10,
    output supply1 id_7,
    id_11,
    input wand id_8
);
  module_2 modCall_1 ();
  assign {-1} = id_5;
  nand primCall (id_1, id_10, id_11, id_4, id_5, id_6, id_8);
endmodule
