I 000042 55 972 1523299306542 onehotstack
(_unit VHDL(onehotstack 0 4)
	(_version vde)
	(_time 1523299306543 2018.04.09 21:41:46)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code 1d13181a1c4a4c0b14195b46481a1e1a191b1c1b1e)
	(_object
		(_type(_int operation 0 5(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 6(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 7(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 8(_array -1((_dto i 15 i 0)))))
		(_cnst(_int ADD 0 0 10(_ent(_string \"000"\))))
		(_cnst(_int SUB 0 0 11(_ent(_string \"001"\))))
		(_cnst(_int SHIFT 0 0 12(_ent(_string \"010"\))))
		(_cnst(_int JNZ 0 0 13(_ent(_string \"011"\))))
		(_cnst(_int PUSH 0 0 14(_ent(_string \"100"\))))
		(_cnst(_int POP 0 0 15(_ent(_string \"101"\))))
		(_cnst(_int POPIN 0 0 16(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 17(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2131          1523299306575 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523299306576 2018.04.09 21:41:46)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code 3c323c39666b6e2a6f6b7f66643a3a3a6a3a6f3a35)
	(_ent
		(_time 1523299306573)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000044 55 2206          1523299306581 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523299306582 2018.04.09 21:41:46)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 3c323b386d6b692a6c3978676f3a3d3a683a683b3e)
	(_ent
		(_time 1523299306579)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3787          1523299306593 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523299306594 2018.04.09 21:41:46)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 4c42494e4a1b1d5a4c4f0a17194a1a4a194a494a44)
	(_ent
		(_time 1523299306591)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int OT -5 0 38(_ent (_in))))
				(_port(_int OP -4 0 40(_ent (_in))))
				(_port(_int RES -4 0 42(_ent (_out))))
				(_port(_int ZF -1 0 44(_ent (_out))))
				(_port(_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int Start -1 0 52(_ent (_in))))
				(_port(_int Stop -1 0 53(_ent (_out))))
				(_port(_int ROM_re -1 0 56(_ent (_out))))
				(_port(_int ROM_addr -2 0 57(_ent (_out))))
				(_port(_int ROM_dout -3 0 58(_ent (_in))))
				(_port(_int RAM_rw -1 0 61(_ent (_out))))
				(_port(_int RAM_addr -2 0 62(_ent (_out))))
				(_port(_int RAM_din -4 0 63(_ent (_out))))
				(_port(_int RAM_dout -4 0 64(_ent (_in))))
				(_port(_int DP_op -4 0 67(_ent (_out))))
				(_port(_int DP_ot -5 0 68(_ent (_out))))
				(_port(_int DP_en -1 0 69(_ent (_out))))
				(_port(_int DP_res -4 0 70(_ent (_in))))
				(_port(_int DP_zf -1 0 71(_ent (_in))))
				(_port(_int DP_stop -1 0 72(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 90(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 98(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 104(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 114(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 76(_arch(_uni))))
		(_sig(_int rom_addr -2 0 77(_arch(_uni))))
		(_sig(_int rom_dout -3 0 78(_arch(_uni))))
		(_sig(_int ram_rw -1 0 79(_arch(_uni))))
		(_sig(_int ram_addr -2 0 80(_arch(_uni))))
		(_sig(_int ram_din -4 0 81(_arch(_uni))))
		(_sig(_int ram_dout -4 0 82(_arch(_uni))))
		(_sig(_int dp_op -4 0 83(_arch(_uni))))
		(_sig(_int dp_ot -5 0 84(_arch(_uni))))
		(_sig(_int dp_en -1 0 85(_arch(_uni))))
		(_sig(_int dp_res -4 0 86(_arch(_uni))))
		(_sig(_int dp_zf -1 0 87(_arch(_uni))))
		(_sig(_int dp_stop -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523299306606 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299306607 2018.04.09 21:41:46)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 5b555e585c0c0a4d505a1d000e5e0d5c5f5d595d0d)
	(_ent
		(_time 1523299306604)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299306610 2018.04.09 21:41:46)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 5b540c580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 2131          1523299326905 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523299326906 2018.04.09 21:42:06)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code a4f6a5f3a9f3f6b2f7f3e7fefca2a2a2f2a2f7a2ad)
	(_ent
		(_time 1523299306572)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000044 55 2206          1523299326919 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523299326920 2018.04.09 21:42:06)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code b4e6b2e1b2e3e1a2e4b1f0efe7b2b5b2e0b2e0b3b6)
	(_ent
		(_time 1523299306578)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3787          1523299327030 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523299327031 2018.04.09 21:42:07)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 21732425757670372122677a742777277427242729)
	(_ent
		(_time 1523299306590)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int OT -5 0 38(_ent (_in))))
				(_port(_int OP -4 0 40(_ent (_in))))
				(_port(_int RES -4 0 42(_ent (_out))))
				(_port(_int ZF -1 0 44(_ent (_out))))
				(_port(_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int Start -1 0 52(_ent (_in))))
				(_port(_int Stop -1 0 53(_ent (_out))))
				(_port(_int ROM_re -1 0 56(_ent (_out))))
				(_port(_int ROM_addr -2 0 57(_ent (_out))))
				(_port(_int ROM_dout -3 0 58(_ent (_in))))
				(_port(_int RAM_rw -1 0 61(_ent (_out))))
				(_port(_int RAM_addr -2 0 62(_ent (_out))))
				(_port(_int RAM_din -4 0 63(_ent (_out))))
				(_port(_int RAM_dout -4 0 64(_ent (_in))))
				(_port(_int DP_op -4 0 67(_ent (_out))))
				(_port(_int DP_ot -5 0 68(_ent (_out))))
				(_port(_int DP_en -1 0 69(_ent (_out))))
				(_port(_int DP_res -4 0 70(_ent (_in))))
				(_port(_int DP_zf -1 0 71(_ent (_in))))
				(_port(_int DP_stop -1 0 72(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 90(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 98(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 104(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 114(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 76(_arch(_uni))))
		(_sig(_int rom_addr -2 0 77(_arch(_uni))))
		(_sig(_int rom_dout -3 0 78(_arch(_uni))))
		(_sig(_int ram_rw -1 0 79(_arch(_uni))))
		(_sig(_int ram_addr -2 0 80(_arch(_uni))))
		(_sig(_int ram_din -4 0 81(_arch(_uni))))
		(_sig(_int ram_dout -4 0 82(_arch(_uni))))
		(_sig(_int dp_op -4 0 83(_arch(_uni))))
		(_sig(_int dp_ot -5 0 84(_arch(_uni))))
		(_sig(_int dp_en -1 0 85(_arch(_uni))))
		(_sig(_int dp_res -4 0 86(_arch(_uni))))
		(_sig(_int dp_zf -1 0 87(_arch(_uni))))
		(_sig(_int dp_stop -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523299327044 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299327045 2018.04.09 21:42:07)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 31633434656660273a30776a643467363537333767)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299327048 2018.04.09 21:42:07)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 31626634356766263530236b653764373237393467)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000042 55 973 1523299370979 onehotstack
(_unit VHDL(onehotstack 0 4)
	(_version vde)
	(_time 1523299370980 2018.04.09 21:42:50)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code d2dc8380858583c4dbd6948987d5d1d5d6d4d3d4d1)
	(_object
		(_type(_int operation 0 5(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 6(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 7(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 8(_array -1((_dto i 15 i 0)))))
		(_cnst(_int ADD 0 0 10(_ent(_string \"000"\))))
		(_cnst(_int SUBT 0 0 11(_ent(_string \"001"\))))
		(_cnst(_int SHIFT 0 0 12(_ent(_string \"010"\))))
		(_cnst(_int JNZ 0 0 13(_ent(_string \"011"\))))
		(_cnst(_int PUSH 0 0 14(_ent(_string \"100"\))))
		(_cnst(_int POP 0 0 15(_ent(_string \"101"\))))
		(_cnst(_int POPIN 0 0 16(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 17(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3509          1523299371026 Beh_Stack
(_unit VHDL(ctrl1 0 6(beh_stack 0 32))
	(_version vde)
	(_time 1523299371027 2018.04.09 21:42:51)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 010f0a06045757170603105b530605060307520200)
	(_ent
		(_time 1523299370982)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_port(_int DP_stop -1 0 28(_ent(_in))))
		(_type(_int states 0 33(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(18))(_sens(17)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(17))(_sens(18)(21)(2)(16)))))
			(PSTOP(_arch 2 0 111(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 121(_prcs(_trgt(20))(_sens(18)(0)(1)(20)(22)(15))(_dssslsensitivity 3))))
			(line__134(_arch 4 0 134(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 137(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 147(_prcs(_simple)(_trgt(19))(_sens(18)(1)(6)))))
			(PRORA(_arch 7 0 157(_prcs(_simple)(_trgt(21)(22))(_sens(17)(19)(1))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 170(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 178(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 188(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__196(_arch 11 0 196(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__198(_arch 12 0 198(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__200(_arch 13 0 200(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 202(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.HALT(1 HALT)))
		(_var(_ext gpr.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000044 55 2131          1523299371046 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523299371047 2018.04.09 21:42:51)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code 111f4a16194643074246524b491717174717421718)
	(_ent
		(_time 1523299306572)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000044 55 2206          1523299371059 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523299371060 2018.04.09 21:42:51)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 212f7d24227674377124657a722720277527752623)
	(_ent
		(_time 1523299371057)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000050 55 2676          1523299371198 Beh_Stack
(_unit VHDL(mrom 0 6(beh_stack 0 14))
	(_version vde)
	(_time 1523299371199 2018.04.09 21:42:51)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code ada3f1fbfbfaafbbfdaee9f6feabfbabf9abf9aaaf)
	(_ent
		(_time 1523299371063)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 18(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 19(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 20(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 21(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 25(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 27(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 62(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_var(_ext gpr.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext gpr.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 3787          1523299371204 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523299371205 2018.04.09 21:42:51)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code ada3f3faacfafcbbadaeebf6f8abfbabf8aba8aba5)
	(_ent
		(_time 1523299371202)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int OT -5 0 38(_ent (_in))))
				(_port(_int OP -4 0 40(_ent (_in))))
				(_port(_int RES -4 0 42(_ent (_out))))
				(_port(_int ZF -1 0 44(_ent (_out))))
				(_port(_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int Start -1 0 52(_ent (_in))))
				(_port(_int Stop -1 0 53(_ent (_out))))
				(_port(_int ROM_re -1 0 56(_ent (_out))))
				(_port(_int ROM_addr -2 0 57(_ent (_out))))
				(_port(_int ROM_dout -3 0 58(_ent (_in))))
				(_port(_int RAM_rw -1 0 61(_ent (_out))))
				(_port(_int RAM_addr -2 0 62(_ent (_out))))
				(_port(_int RAM_din -4 0 63(_ent (_out))))
				(_port(_int RAM_dout -4 0 64(_ent (_in))))
				(_port(_int DP_op -4 0 67(_ent (_out))))
				(_port(_int DP_ot -5 0 68(_ent (_out))))
				(_port(_int DP_en -1 0 69(_ent (_out))))
				(_port(_int DP_res -4 0 70(_ent (_in))))
				(_port(_int DP_zf -1 0 71(_ent (_in))))
				(_port(_int DP_stop -1 0 72(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 90(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 98(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 104(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 114(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 76(_arch(_uni))))
		(_sig(_int rom_addr -2 0 77(_arch(_uni))))
		(_sig(_int rom_dout -3 0 78(_arch(_uni))))
		(_sig(_int ram_rw -1 0 79(_arch(_uni))))
		(_sig(_int ram_addr -2 0 80(_arch(_uni))))
		(_sig(_int ram_din -4 0 81(_arch(_uni))))
		(_sig(_int ram_dout -4 0 82(_arch(_uni))))
		(_sig(_int dp_op -4 0 83(_arch(_uni))))
		(_sig(_int dp_ot -5 0 84(_arch(_uni))))
		(_sig(_int dp_en -1 0 85(_arch(_uni))))
		(_sig(_int dp_res -4 0 86(_arch(_uni))))
		(_sig(_int dp_zf -1 0 87(_arch(_uni))))
		(_sig(_int dp_stop -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523299371216 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299371217 2018.04.09 21:42:51)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code bdb3e3e9bceaecabb6bcfbe6e8b8ebbab9bbbfbbeb)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299371220 2018.04.09 21:42:51)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code bdb2b1e9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 3509          1523299378827 Beh_Stack
(_unit VHDL(ctrl1 0 6(beh_stack 0 32))
	(_version vde)
	(_time 1523299378828 2018.04.09 21:42:58)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 76217376742020607174672c247172717470257577)
	(_ent
		(_time 1523299370982)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_port(_int DP_stop -1 0 28(_ent(_in))))
		(_type(_int states 0 33(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(18))(_sens(17)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(17))(_sens(18)(21)(2)(16)))))
			(PSTOP(_arch 2 0 111(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 121(_prcs(_trgt(20))(_sens(18)(0)(1)(20)(22)(15))(_dssslsensitivity 3))))
			(line__134(_arch 4 0 134(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 137(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 147(_prcs(_simple)(_trgt(19))(_sens(18)(1)(6)))))
			(PRORA(_arch 7 0 157(_prcs(_simple)(_trgt(21)(22))(_sens(17)(19)(1))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 170(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 178(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 188(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__196(_arch 11 0 196(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__198(_arch 12 0 198(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__200(_arch 13 0 200(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 202(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.HALT(1 HALT)))
		(_var(_ext gpr.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3795          1523299378841 Beh_Stack
(_unit VHDL(dpath 0 7(beh_stack 0 25))
	(_version vde)
	(_time 1523299378842 2018.04.09 21:42:58)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 86d1848980d1d391d1d29edcd3818680878182808e)
	(_ent
		(_time 1523299371042)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 29(_ent((i 2)))))
				(_gen(_int n -4 0 31(_ent((i 2)))))
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int WR -1 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 40(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 40(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 42(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 42(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 77(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 11(_ent(_in)(_event))))
		(_port(_int OT -2 0 13(_ent(_in))))
		(_port(_int OP -3 0 15(_ent(_in))))
		(_port(_int RES -3 0 17(_ent(_out))))
		(_port(_int ZF -1 0 19(_ent(_out))))
		(_port(_int Stop -1 0 21(_ent(_out))))
		(_type(_int states 0 47(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 57(_arch(_uni))))
		(_sig(_int cur_state 0 0 57(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 60(_arch(_uni))))
		(_sig(_int i_op -3 0 62(_arch(_uni))))
		(_sig(_int i_op1 -3 0 64(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 66(_arch(_uni))))
		(_sig(_int i_res -3 0 68(_arch(_uni))))
		(_sig(_int s_en -1 0 70(_arch(_uni))))
		(_sig(_int s_wr -1 0 71(_arch(_uni))))
		(_sig(_int s_res -3 0 72(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 73(_arch(_uni))))
		(_sig(_int t_zf -1 0 75(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 92(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 100(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 135(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 144(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 158(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 165(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 172(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 185(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 192(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__201(_arch 10 0 201(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__202(_arch 11 0 202(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__203(_arch 12 0 203(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000044 55 2131          1523299378887 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523299378888 2018.04.09 21:42:58)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code b5e2e0e1b9e2e7a3e6e2f6efedb3b3b3e3b3e6b3bc)
	(_ent
		(_time 1523299306572)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000044 55 2206          1523299378903 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523299378904 2018.04.09 21:42:58)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code c4939690c29391d294c1809f97c2c5c290c290c3c6)
	(_ent
		(_time 1523299371057)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000050 55 2676          1523299378909 Beh_Stack
(_unit VHDL(mrom 0 6(beh_stack 0 14))
	(_version vde)
	(_time 1523299378910 2018.04.09 21:42:58)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code c4939690c293c6d294c7809f97c292c290c290c3c6)
	(_ent
		(_time 1523299371063)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 18(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 19(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 20(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 21(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 25(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 27(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 62(_prcs(_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_var(_ext gpr.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext gpr.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 3787          1523299378915 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523299378916 2018.04.09 21:42:58)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code c4939491959395d2c4c7829f91c292c291c2c1c2cc)
	(_ent
		(_time 1523299371202)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int OT -5 0 38(_ent (_in))))
				(_port(_int OP -4 0 40(_ent (_in))))
				(_port(_int RES -4 0 42(_ent (_out))))
				(_port(_int ZF -1 0 44(_ent (_out))))
				(_port(_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int Start -1 0 52(_ent (_in))))
				(_port(_int Stop -1 0 53(_ent (_out))))
				(_port(_int ROM_re -1 0 56(_ent (_out))))
				(_port(_int ROM_addr -2 0 57(_ent (_out))))
				(_port(_int ROM_dout -3 0 58(_ent (_in))))
				(_port(_int RAM_rw -1 0 61(_ent (_out))))
				(_port(_int RAM_addr -2 0 62(_ent (_out))))
				(_port(_int RAM_din -4 0 63(_ent (_out))))
				(_port(_int RAM_dout -4 0 64(_ent (_in))))
				(_port(_int DP_op -4 0 67(_ent (_out))))
				(_port(_int DP_ot -5 0 68(_ent (_out))))
				(_port(_int DP_en -1 0 69(_ent (_out))))
				(_port(_int DP_res -4 0 70(_ent (_in))))
				(_port(_int DP_zf -1 0 71(_ent (_in))))
				(_port(_int DP_stop -1 0 72(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 90(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 98(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 104(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 114(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 76(_arch(_uni))))
		(_sig(_int rom_addr -2 0 77(_arch(_uni))))
		(_sig(_int rom_dout -3 0 78(_arch(_uni))))
		(_sig(_int ram_rw -1 0 79(_arch(_uni))))
		(_sig(_int ram_addr -2 0 80(_arch(_uni))))
		(_sig(_int ram_din -4 0 81(_arch(_uni))))
		(_sig(_int ram_dout -4 0 82(_arch(_uni))))
		(_sig(_int dp_op -4 0 83(_arch(_uni))))
		(_sig(_int dp_ot -5 0 84(_arch(_uni))))
		(_sig(_int dp_en -1 0 85(_arch(_uni))))
		(_sig(_int dp_res -4 0 86(_arch(_uni))))
		(_sig(_int dp_zf -1 0 87(_arch(_uni))))
		(_sig(_int dp_stop -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523299378921 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299378922 2018.04.09 21:42:58)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code d4838486858385c2dfd5928f81d182d3d0d2d6d282)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299379042 2018.04.09 21:42:59)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 51075252550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 3509          1523299469608 Beh_Stack
(_unit VHDL(ctrl1 0 6(beh_stack 0 32))
	(_version vde)
	(_time 1523299469609 2018.04.09 21:44:29)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 131519151445450514110249411417141115401012)
	(_ent
		(_time 1523299370982)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_port(_int DP_stop -1 0 28(_ent(_in))))
		(_type(_int states 0 33(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(18))(_sens(17)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(17))(_sens(18)(21)(2)(16)))))
			(PSTOP(_arch 2 0 111(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 121(_prcs(_trgt(20))(_sens(18)(0)(1)(20)(22)(15))(_dssslsensitivity 3))))
			(line__134(_arch 4 0 134(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 137(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 147(_prcs(_simple)(_trgt(19))(_sens(18)(1)(6)))))
			(PRORA(_arch 7 0 157(_prcs(_simple)(_trgt(21)(22))(_sens(17)(19)(1))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 170(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 178(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 188(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__196(_arch 11 0 196(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__198(_arch 12 0 198(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__200(_arch 13 0 200(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 202(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.HALT(1 HALT)))
		(_var(_ext gpr.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3795          1523299469622 Beh_Stack
(_unit VHDL(dpath 0 7(beh_stack 0 25))
	(_version vde)
	(_time 1523299469623 2018.04.09 21:44:29)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 23252e262074763474773b7976242325222427252b)
	(_ent
		(_time 1523299371042)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 29(_ent((i 2)))))
				(_gen(_int n -4 0 31(_ent((i 2)))))
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int WR -1 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 40(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 40(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 42(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 42(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 77(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 11(_ent(_in)(_event))))
		(_port(_int OT -2 0 13(_ent(_in))))
		(_port(_int OP -3 0 15(_ent(_in))))
		(_port(_int RES -3 0 17(_ent(_out))))
		(_port(_int ZF -1 0 19(_ent(_out))))
		(_port(_int Stop -1 0 21(_ent(_out))))
		(_type(_int states 0 47(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 57(_arch(_uni))))
		(_sig(_int cur_state 0 0 57(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 60(_arch(_uni))))
		(_sig(_int i_op -3 0 62(_arch(_uni))))
		(_sig(_int i_op1 -3 0 64(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 66(_arch(_uni))))
		(_sig(_int i_res -3 0 68(_arch(_uni))))
		(_sig(_int s_en -1 0 70(_arch(_uni))))
		(_sig(_int s_wr -1 0 71(_arch(_uni))))
		(_sig(_int s_res -3 0 72(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 73(_arch(_uni))))
		(_sig(_int t_zf -1 0 75(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 92(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 100(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 135(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 144(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 158(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 165(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 172(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 185(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 192(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__201(_arch 10 0 201(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__202(_arch 11 0 202(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__203(_arch 12 0 203(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000044 55 2131          1523299469762 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523299469763 2018.04.09 21:44:29)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code b0b6eae4b9e7e2a6e3e7f3eae8b6b6b6e6b6e3b6b9)
	(_ent
		(_time 1523299306572)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000044 55 2206          1523299469768 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523299469769 2018.04.09 21:44:29)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code b0b6ede5b2e7e5a6e0b5f4ebe3b6b1b6e4b6e4b7b2)
	(_ent
		(_time 1523299371057)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000050 55 2676          1523299469778 Beh_Stack
(_unit VHDL(mrom 0 6(beh_stack 0 14))
	(_version vde)
	(_time 1523299469779 2018.04.09 21:44:29)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code bfb9e2eaebe8bda9efbcfbe4ecb9e9b9ebb9ebb8bd)
	(_ent
		(_time 1523299371063)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 18(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 19(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 20(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 21(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 25(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 27(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 62(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
		(_var(_ext gpr.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext gpr.OneHotStack.POP(1 POP)))
		(_var(_ext gpr.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotStack.ADD(1 ADD)))
		(_var(_ext gpr.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext gpr.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 3787          1523299469784 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523299469785 2018.04.09 21:44:29)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code bfb9e0ebbce8eea9bfbcf9e4eab9e9b9eab9bab9b7)
	(_ent
		(_time 1523299371202)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 36(_ent (_in))))
				(_port(_int OT -5 0 38(_ent (_in))))
				(_port(_int OP -4 0 40(_ent (_in))))
				(_port(_int RES -4 0 42(_ent (_out))))
				(_port(_int ZF -1 0 44(_ent (_out))))
				(_port(_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int Start -1 0 52(_ent (_in))))
				(_port(_int Stop -1 0 53(_ent (_out))))
				(_port(_int ROM_re -1 0 56(_ent (_out))))
				(_port(_int ROM_addr -2 0 57(_ent (_out))))
				(_port(_int ROM_dout -3 0 58(_ent (_in))))
				(_port(_int RAM_rw -1 0 61(_ent (_out))))
				(_port(_int RAM_addr -2 0 62(_ent (_out))))
				(_port(_int RAM_din -4 0 63(_ent (_out))))
				(_port(_int RAM_dout -4 0 64(_ent (_in))))
				(_port(_int DP_op -4 0 67(_ent (_out))))
				(_port(_int DP_ot -5 0 68(_ent (_out))))
				(_port(_int DP_en -1 0 69(_ent (_out))))
				(_port(_int DP_res -4 0 70(_ent (_in))))
				(_port(_int DP_zf -1 0 71(_ent (_in))))
				(_port(_int DP_stop -1 0 72(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 90(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 98(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 104(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 114(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 76(_arch(_uni))))
		(_sig(_int rom_addr -2 0 77(_arch(_uni))))
		(_sig(_int rom_dout -3 0 78(_arch(_uni))))
		(_sig(_int ram_rw -1 0 79(_arch(_uni))))
		(_sig(_int ram_addr -2 0 80(_arch(_uni))))
		(_sig(_int ram_din -4 0 81(_arch(_uni))))
		(_sig(_int ram_dout -4 0 82(_arch(_uni))))
		(_sig(_int dp_op -4 0 83(_arch(_uni))))
		(_sig(_int dp_ot -5 0 84(_arch(_uni))))
		(_sig(_int dp_en -1 0 85(_arch(_uni))))
		(_sig(_int dp_res -4 0 86(_arch(_uni))))
		(_sig(_int dp_zf -1 0 87(_arch(_uni))))
		(_sig(_int dp_stop -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotStack.command(1 command)))
		(_type(_ext ~extgpr.OneHotStack.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523299469841 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299469842 2018.04.09 21:44:29)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code fef8a1aefea9afe8f5ffb8a5abfba8f9faf8fcf8a8)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299469932 2018.04.09 21:44:29)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 5c5b095f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000040 55 867 1523299592905 onehotgpr
(_unit VHDL(onehotgpr 0 4)
	(_version vde)
	(_time 1523299592906 2018.04.09 21:46:32)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code b4e7b3e0e5e3e5a2bdb2f2efe1b2b3b3b4b3b6b2e2)
	(_object
		(_type(_int operation 0 5(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 6(_array -1((_dto i 17 i 0)))))
		(_type(_int mem_addr 0 7(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 8(_array -1((_dto i 15 i 0)))))
		(_cnst(_int ADD 0 0 10(_ent(_string \"001"\))))
		(_cnst(_int SUB 0 0 11(_ent(_string \"010"\))))
		(_cnst(_int SHIFT 0 0 12(_ent(_string \"011"\))))
		(_cnst(_int JNZ 0 0 13(_ent(_string \"100"\))))
		(_cnst(_int COPY 0 0 14(_ent(_string \"101"\))))
		(_cnst(_int HALT 0 0 15(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 2577          1523299592956 Beh_GPR
(_unit VHDL(mram 0 6(beh_gpr 0 26))
	(_version vde)
	(_time 1523299592957 2018.04.09 21:46:32)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code e3b0e6b1e2b4b6f5b2e0a7b8b0e5e2e5b7e5b7e4e1)
	(_ent
		(_time 1523299592954)
	)
	(_object
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 12(_ent(_in))))
		(_port(_int ADDR2 -2 0 14(_ent(_in))))
		(_port(_int ADDRW -2 0 16(_ent(_in))))
		(_port(_int D1OUT -3 0 18(_ent(_out))))
		(_port(_int D2OUT -3 0 20(_ent(_out))))
		(_port(_int DWIN -3 0 22(_ent(_in))))
		(_type(_int tRAM 0 27(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 28(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 56(_arch(_uni))))
		(_sig(_int data_1out -3 0 57(_arch(_uni))))
		(_sig(_int data_2out -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 62(_prcs(_trgt(8))(_sens(1)(9)(0)(4))(_dssslsensitivity 1)(_mon))))
			(line__71(_arch 2 0 71(_assignment(_trgt(10))(_sens(8)(2))(_mon))))
			(line__72(_arch 3 0 72(_assignment(_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 74(_prcs(_trgt(5)(6))(_sens(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 4692          1523299592972 Beh_GPR
(_unit VHDL(onehot 0 6(beh_gpr 0 13))
	(_version vde)
	(_time 1523299592973 2018.04.09 21:46:32)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code f3a0f4a3a5a4a2e5f2f4b5a8a6f5a5f5a6f5f6f5fb)
	(_ent
		(_time 1523299592970)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 24(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int ADDR1 -2 0 26(_ent (_in))))
				(_port(_int ADDR2 -2 0 27(_ent (_in))))
				(_port(_int ADDRW -2 0 28(_ent (_in))))
				(_port(_int DWIN -4 0 29(_ent (_in))))
				(_port(_int D1OUT -4 0 30(_ent (_out))))
				(_port(_int D2OUT -4 0 31(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP1 -4 0 41(_ent (_in))))
				(_port(_int OP2 -4 0 43(_ent (_in))))
				(_port(_int RES -4 0 45(_ent (_out))))
				(_port(_int ZF -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 63(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 64(_ent (_out))))
				(_port(_int RAM_addrw -2 0 65(_ent (_out))))
				(_port(_int RAM_dwin -4 0 66(_ent (_out))))
				(_port(_int RAM_d1out -4 0 67(_ent (_in))))
				(_port(_int RAM_d2out -4 0 68(_ent (_in))))
				(_port(_int DP_op1 -4 0 71(_ent (_out))))
				(_port(_int DP_op2 -4 0 72(_ent (_out))))
				(_port(_int DP_ot -5 0 73(_ent (_out))))
				(_port(_int DP_en -1 0 74(_ent (_out))))
				(_port(_int DP_res -4 0 75(_ent (_in))))
				(_port(_int DP_zf -1 0 76(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 97(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 108(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 114(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 123(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 80(_arch(_uni))))
		(_sig(_int rom_addr -2 0 81(_arch(_uni))))
		(_sig(_int rom_dout -3 0 82(_arch(_uni))))
		(_sig(_int ram_rw -1 0 83(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 84(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 86(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 87(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 88(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 89(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 90(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 91(_arch(_uni))))
		(_sig(_int dp_ot -5 0 92(_arch(_uni))))
		(_sig(_int dp_en -1 0 93(_arch(_uni))))
		(_sig(_int dp_res -4 0 94(_arch(_uni))))
		(_sig(_int dp_zf -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2008          1523299592985 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299592986 2018.04.09 21:46:32)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 025104050255571453014459570400045605000403)
	(_ent
		(_time 1523299592983)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523299592989 2018.04.09 21:46:32)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 0250540405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523299593095 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299593096 2018.04.09 21:46:33)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 70237670722772662772362b257672762477727626)
	(_ent
		(_time 1523299593093)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523299593099 2018.04.09 21:46:33)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 70222671752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523299593110 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299593111 2018.04.09 21:46:33)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 7f2c7b7e7c282e69747e39242a7a29787b797d7929)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299593114 2018.04.09 21:46:33)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 7f2d297e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000040 55 868 1523299612874 onehotgpr
(_unit VHDL(onehotgpr 0 4)
	(_version vde)
	(_time 1523299612875 2018.04.09 21:46:52)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code b5b0ebe1e5e2e4a3bcb3f3eee0b3b2b2b5b2b7b3e3)
	(_object
		(_type(_int operation 0 5(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 6(_array -1((_dto i 17 i 0)))))
		(_type(_int mem_addr 0 7(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 8(_array -1((_dto i 15 i 0)))))
		(_cnst(_int ADD 0 0 10(_ent(_string \"001"\))))
		(_cnst(_int SUBT 0 0 11(_ent(_string \"010"\))))
		(_cnst(_int SHIFT 0 0 12(_ent(_string \"011"\))))
		(_cnst(_int JNZ 0 0 13(_ent(_string \"100"\))))
		(_cnst(_int COPY 0 0 14(_ent(_string \"101"\))))
		(_cnst(_int HALT 0 0 15(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 4082          1523299612921 Beh_GPR
(_unit VHDL(ctrl1 0 6(beh_gpr 0 35))
	(_version vde)
	(_time 1523299612922 2018.04.09 21:46:52)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code e4e1efb6e4b2b2f2e2e0f5beb6e3e0e3e6e2b7e7e5)
	(_ent
		(_time 1523299612877)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 18(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 19(_ent(_out))))
		(_port(_int RAM_addrw -2 0 20(_ent(_out))))
		(_port(_int RAM_dwin -4 0 21(_ent(_out))))
		(_port(_int RAM_d1out -4 0 22(_ent(_in))))
		(_port(_int RAM_d2out -4 0 23(_ent(_in))))
		(_port(_int DP_op1 -4 0 26(_ent(_out))))
		(_port(_int DP_op2 -4 0 27(_ent(_out))))
		(_port(_int DP_ot -5 0 28(_ent(_out))))
		(_port(_int DP_en -1 0 29(_ent(_out))))
		(_port(_int DP_res -4 0 30(_ent(_in))))
		(_port(_int DP_zf -1 0 31(_ent(_in))))
		(_type(_int states 0 36(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 50(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 50(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 52(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 52(_arch(_uni))))
		(_sig(_int IC -2 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 56(_arch(_uni))))
		(_sig(_int RA_1 -2 0 58(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 60(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 62(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 64(_arch(_uni))))
		(_sig(_int RD_2 -4 0 66(_arch(_uni))))
		(_sig(_int RD_W -4 0 68(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 71(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 81(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 121(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 131(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__144(_arch 4 0 144(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 147(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 157(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 167(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 186(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 196(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 206(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__215(_arch 11 0 215(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__217(_arch 12 0 217(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__219(_arch 13 0 219(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__221(_arch 14 0 221(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 223(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2577          1523299612940 Beh_GPR
(_unit VHDL(mram 0 6(beh_gpr 0 26))
	(_version vde)
	(_time 1523299612941 2018.04.09 21:46:52)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code f4f1a8a5f2a3a1e2a5f7b0afa7f2f5f2a0f2a0f3f6)
	(_ent
		(_time 1523299612938)
	)
	(_object
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 12(_ent(_in))))
		(_port(_int ADDR2 -2 0 14(_ent(_in))))
		(_port(_int ADDRW -2 0 16(_ent(_in))))
		(_port(_int D1OUT -3 0 18(_ent(_out))))
		(_port(_int D2OUT -3 0 20(_ent(_out))))
		(_port(_int DWIN -3 0 22(_ent(_in))))
		(_type(_int tRAM 0 27(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 28(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 56(_arch(_uni))))
		(_sig(_int data_1out -3 0 57(_arch(_uni))))
		(_sig(_int data_2out -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 62(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__71(_arch 2 0 71(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__72(_arch 3 0 72(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 74(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 4692          1523299612956 Beh_GPR
(_unit VHDL(onehot 0 6(beh_gpr 0 13))
	(_version vde)
	(_time 1523299612957 2018.04.09 21:46:52)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 03065c05555452150204455856055505560506050b)
	(_ent
		(_time 1523299612954)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 24(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int ADDR1 -2 0 26(_ent (_in))))
				(_port(_int ADDR2 -2 0 27(_ent (_in))))
				(_port(_int ADDRW -2 0 28(_ent (_in))))
				(_port(_int DWIN -4 0 29(_ent (_in))))
				(_port(_int D1OUT -4 0 30(_ent (_out))))
				(_port(_int D2OUT -4 0 31(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP1 -4 0 41(_ent (_in))))
				(_port(_int OP2 -4 0 43(_ent (_in))))
				(_port(_int RES -4 0 45(_ent (_out))))
				(_port(_int ZF -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 63(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 64(_ent (_out))))
				(_port(_int RAM_addrw -2 0 65(_ent (_out))))
				(_port(_int RAM_dwin -4 0 66(_ent (_out))))
				(_port(_int RAM_d1out -4 0 67(_ent (_in))))
				(_port(_int RAM_d2out -4 0 68(_ent (_in))))
				(_port(_int DP_op1 -4 0 71(_ent (_out))))
				(_port(_int DP_op2 -4 0 72(_ent (_out))))
				(_port(_int DP_ot -5 0 73(_ent (_out))))
				(_port(_int DP_en -1 0 74(_ent (_out))))
				(_port(_int DP_res -4 0 75(_ent (_in))))
				(_port(_int DP_zf -1 0 76(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 97(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 108(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 114(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 123(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 80(_arch(_uni))))
		(_sig(_int rom_addr -2 0 81(_arch(_uni))))
		(_sig(_int rom_dout -3 0 82(_arch(_uni))))
		(_sig(_int ram_rw -1 0 83(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 84(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 86(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 87(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 88(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 89(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 90(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 91(_arch(_uni))))
		(_sig(_int dp_ot -5 0 92(_arch(_uni))))
		(_sig(_int dp_en -1 0 93(_arch(_uni))))
		(_sig(_int dp_res -4 0 94(_arch(_uni))))
		(_sig(_int dp_zf -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2008          1523299613079 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299613080 2018.04.09 21:46:53)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 8085dd8f82d7d596d183c6dbd5868286d487828681)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523299613083 2018.04.09 21:46:53)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 80848d8e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523299613088 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299613089 2018.04.09 21:46:53)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 8085dd8f82d78296d782c6dbd5868286d4878286d6)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523299613093 2018.04.09 21:46:53)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 90949d9f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523299613098 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299613099 2018.04.09 21:46:53)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 9095cf9fc5c7c1869b91d6cbc595c69794969296c6)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299613102 2018.04.09 21:46:53)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 90949d9f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 4082          1523299625876 Beh_GPR
(_unit VHDL(ctrl1 0 6(beh_gpr 0 35))
	(_version vde)
	(_time 1523299625877 2018.04.09 21:47:05)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 7d7d2c7d2d2b2b6b7b796c272f7a797a7f7b2e7e7c)
	(_ent
		(_time 1523299612877)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 18(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 19(_ent(_out))))
		(_port(_int RAM_addrw -2 0 20(_ent(_out))))
		(_port(_int RAM_dwin -4 0 21(_ent(_out))))
		(_port(_int RAM_d1out -4 0 22(_ent(_in))))
		(_port(_int RAM_d2out -4 0 23(_ent(_in))))
		(_port(_int DP_op1 -4 0 26(_ent(_out))))
		(_port(_int DP_op2 -4 0 27(_ent(_out))))
		(_port(_int DP_ot -5 0 28(_ent(_out))))
		(_port(_int DP_en -1 0 29(_ent(_out))))
		(_port(_int DP_res -4 0 30(_ent(_in))))
		(_port(_int DP_zf -1 0 31(_ent(_in))))
		(_type(_int states 0 36(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 50(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 50(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 52(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 52(_arch(_uni))))
		(_sig(_int IC -2 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 56(_arch(_uni))))
		(_sig(_int RA_1 -2 0 58(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 60(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 62(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 64(_arch(_uni))))
		(_sig(_int RD_2 -4 0 66(_arch(_uni))))
		(_sig(_int RD_W -4 0 68(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 71(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 81(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 121(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 131(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__144(_arch 4 0 144(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 147(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 157(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 167(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 186(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 196(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 206(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__215(_arch 11 0 215(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__217(_arch 12 0 217(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__219(_arch 13 0 219(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__221(_arch 14 0 221(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 223(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2087          1523299625891 Beh_GPR
(_unit VHDL(dpath 0 7(beh_gpr 0 23))
	(_version vde)
	(_time 1523299625892 2018.04.09 21:47:05)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 8d8ddb82d9dad89a8ad995d7d88a8d8b8c8a898b85)
	(_ent
		(_time 1523299612936)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int OP2 -3 0 15(_ent(_in))))
		(_port(_int RES -3 0 17(_ent(_out))))
		(_port(_int ZF -1 0 19(_ent(_out))))
		(_sig(_int res_g -3 0 24(_arch(_uni))))
		(_sig(_int res_add -3 0 25(_arch(_uni))))
		(_sig(_int res_sub -3 0 26(_arch(_uni))))
		(_sig(_int res_shift -3 0 27(_arch(_uni))))
		(_sig(_int res_copy -3 0 28(_arch(_uni))))
		(_sig(_int t_zf -1 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__32(_arch 1 0 32(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 2 0 33(_assignment(_trgt(9))(_sens(2(d_14_0))))))
			(line__34(_arch 3 0 34(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 4 0 36(_prcs(_trgt(6))(_sens(0)(1)(7)(8)(9)(10)))))
			(FLAGS(_arch 5 0 49(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(line__58(_arch 6 0 58(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__59(_arch 7 0 59(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 2577          1523299625897 Beh_GPR
(_unit VHDL(mram 0 6(beh_gpr 0 26))
	(_version vde)
	(_time 1523299625898 2018.04.09 21:47:05)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 8d8d8b82dbdad89bdc8ec9d6de8b8c8bd98bd98a8f)
	(_ent
		(_time 1523299612938)
	)
	(_object
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 12(_ent(_in))))
		(_port(_int ADDR2 -2 0 14(_ent(_in))))
		(_port(_int ADDRW -2 0 16(_ent(_in))))
		(_port(_int D1OUT -3 0 18(_ent(_out))))
		(_port(_int D2OUT -3 0 20(_ent(_out))))
		(_port(_int DWIN -3 0 22(_ent(_in))))
		(_type(_int tRAM 0 27(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 28(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 56(_arch(_uni))))
		(_sig(_int data_1out -3 0 57(_arch(_uni))))
		(_sig(_int data_2out -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 62(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__71(_arch 2 0 71(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__72(_arch 3 0 72(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 74(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 4692          1523299626030 Beh_GPR
(_unit VHDL(onehot 0 6(beh_gpr 0 13))
	(_version vde)
	(_time 1523299626031 2018.04.09 21:47:06)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 19191c1e454e480f181e5f424c1f4f1f4c1f1c1f11)
	(_ent
		(_time 1523299612954)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 24(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int ADDR1 -2 0 26(_ent (_in))))
				(_port(_int ADDR2 -2 0 27(_ent (_in))))
				(_port(_int ADDRW -2 0 28(_ent (_in))))
				(_port(_int DWIN -4 0 29(_ent (_in))))
				(_port(_int D1OUT -4 0 30(_ent (_out))))
				(_port(_int D2OUT -4 0 31(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP1 -4 0 41(_ent (_in))))
				(_port(_int OP2 -4 0 43(_ent (_in))))
				(_port(_int RES -4 0 45(_ent (_out))))
				(_port(_int ZF -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 63(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 64(_ent (_out))))
				(_port(_int RAM_addrw -2 0 65(_ent (_out))))
				(_port(_int RAM_dwin -4 0 66(_ent (_out))))
				(_port(_int RAM_d1out -4 0 67(_ent (_in))))
				(_port(_int RAM_d2out -4 0 68(_ent (_in))))
				(_port(_int DP_op1 -4 0 71(_ent (_out))))
				(_port(_int DP_op2 -4 0 72(_ent (_out))))
				(_port(_int DP_ot -5 0 73(_ent (_out))))
				(_port(_int DP_en -1 0 74(_ent (_out))))
				(_port(_int DP_res -4 0 75(_ent (_in))))
				(_port(_int DP_zf -1 0 76(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 97(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 108(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 114(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 123(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 80(_arch(_uni))))
		(_sig(_int rom_addr -2 0 81(_arch(_uni))))
		(_sig(_int rom_dout -3 0 82(_arch(_uni))))
		(_sig(_int ram_rw -1 0 83(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 84(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 86(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 87(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 88(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 89(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 90(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 91(_arch(_uni))))
		(_sig(_int dp_ot -5 0 92(_arch(_uni))))
		(_sig(_int dp_en -1 0 93(_arch(_uni))))
		(_sig(_int dp_res -4 0 94(_arch(_uni))))
		(_sig(_int dp_zf -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2008          1523299626045 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299626046 2018.04.09 21:47:06)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 29292e2c227e7c3f782a6f727c2f2b2f7d2e2b2f28)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523299626049 2018.04.09 21:47:06)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 29287e2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523299626054 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299626055 2018.04.09 21:47:06)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 29292e2c227e2b3f7e2b6f727c2f2b2f7d2e2b2f7f)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523299626058 2018.04.09 21:47:06)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 29287e2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523299626063 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299626064 2018.04.09 21:47:06)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 39393c3c656e682f32387f626c3c6f3e3d3f3b3f6f)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299626067 2018.04.09 21:47:06)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 39386e3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 4082          1523299643065 Beh_GPR
(_unit VHDL(ctrl1 0 6(beh_gpr 0 35))
	(_version vde)
	(_time 1523299643066 2018.04.09 21:47:23)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code a1f6f7f7a4f7f7b7a7a5b0fbf3a6a5a6a3a7f2a2a0)
	(_ent
		(_time 1523299612877)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 18(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 19(_ent(_out))))
		(_port(_int RAM_addrw -2 0 20(_ent(_out))))
		(_port(_int RAM_dwin -4 0 21(_ent(_out))))
		(_port(_int RAM_d1out -4 0 22(_ent(_in))))
		(_port(_int RAM_d2out -4 0 23(_ent(_in))))
		(_port(_int DP_op1 -4 0 26(_ent(_out))))
		(_port(_int DP_op2 -4 0 27(_ent(_out))))
		(_port(_int DP_ot -5 0 28(_ent(_out))))
		(_port(_int DP_en -1 0 29(_ent(_out))))
		(_port(_int DP_res -4 0 30(_ent(_in))))
		(_port(_int DP_zf -1 0 31(_ent(_in))))
		(_type(_int states 0 36(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 50(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 50(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 52(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 52(_arch(_uni))))
		(_sig(_int IC -2 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 56(_arch(_uni))))
		(_sig(_int RA_1 -2 0 58(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 60(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 62(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 64(_arch(_uni))))
		(_sig(_int RD_2 -4 0 66(_arch(_uni))))
		(_sig(_int RD_W -4 0 68(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 71(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 81(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 121(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 131(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__144(_arch 4 0 144(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 147(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 157(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 167(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 186(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 196(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 206(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__215(_arch 11 0 215(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__217(_arch 12 0 217(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__219(_arch 13 0 219(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__221(_arch 14 0 221(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 223(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2087          1523299643126 Beh_GPR
(_unit VHDL(dpath 0 7(beh_gpr 0 23))
	(_version vde)
	(_time 1523299643127 2018.04.09 21:47:23)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code df888e8c89888ac8d88bc7858ad8dfd9ded8dbd9d7)
	(_ent
		(_time 1523299612936)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int OP2 -3 0 15(_ent(_in))))
		(_port(_int RES -3 0 17(_ent(_out))))
		(_port(_int ZF -1 0 19(_ent(_out))))
		(_sig(_int res_g -3 0 24(_arch(_uni))))
		(_sig(_int res_add -3 0 25(_arch(_uni))))
		(_sig(_int res_sub -3 0 26(_arch(_uni))))
		(_sig(_int res_shift -3 0 27(_arch(_uni))))
		(_sig(_int res_copy -3 0 28(_arch(_uni))))
		(_sig(_int t_zf -1 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__32(_arch 1 0 32(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 2 0 33(_assignment(_trgt(9))(_sens(2(d_14_0))))))
			(line__34(_arch 3 0 34(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 4 0 36(_prcs(_trgt(6))(_sens(0)(1)(7)(8)(9)(10)))))
			(FLAGS(_arch 5 0 49(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(line__58(_arch 6 0 58(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__59(_arch 7 0 59(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 2577          1523299643141 Beh_GPR
(_unit VHDL(mram 0 6(beh_gpr 0 26))
	(_version vde)
	(_time 1523299643142 2018.04.09 21:47:23)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code efb8eebdbbb8baf9beecabb4bce9eee9bbe9bbe8ed)
	(_ent
		(_time 1523299612938)
	)
	(_object
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 12(_ent(_in))))
		(_port(_int ADDR2 -2 0 14(_ent(_in))))
		(_port(_int ADDRW -2 0 16(_ent(_in))))
		(_port(_int D1OUT -3 0 18(_ent(_out))))
		(_port(_int D2OUT -3 0 20(_ent(_out))))
		(_port(_int DWIN -3 0 22(_ent(_in))))
		(_type(_int tRAM 0 27(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 28(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 56(_arch(_uni))))
		(_sig(_int data_1out -3 0 57(_arch(_uni))))
		(_sig(_int data_2out -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 62(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__71(_arch 2 0 71(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__72(_arch 3 0 72(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 74(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 3308          1523299643147 Beh_GPR
(_unit VHDL(mrom 0 6(beh_gpr 0 14))
	(_version vde)
	(_time 1523299643148 2018.04.09 21:47:23)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code efb8eebdbbb8edf9b8e1abb4bce9b9e9bbe9bbe8ed)
	(_ent
		(_time 1523299612952)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 18(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 19(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 20(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 21(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 25(_arch(_string \"10110"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"00100"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 49(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(50528770 33686274 50463235 33686019 33686018 50463491 33751554 50529026 33751554 50528770 33686274 33751555 33686274 50463490 33686274 33751554 50528771 33686018 50528770 50463234 33751555 33686275 50463490 33686275 33686019 50463234 33751554 50528771 33751554 33686019 33686019 50463234 33686274 33751554 50528770 33751810 33686019 33686274 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 4692          1523299643296 Beh_GPR
(_unit VHDL(onehot 0 6(beh_gpr 0 13))
	(_version vde)
	(_time 1523299643297 2018.04.09 21:47:23)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 8bdc8b858cdcda9d8a8ccdd0de8ddd8dde8d8e8d83)
	(_ent
		(_time 1523299612954)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 24(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int ADDR1 -2 0 26(_ent (_in))))
				(_port(_int ADDR2 -2 0 27(_ent (_in))))
				(_port(_int ADDRW -2 0 28(_ent (_in))))
				(_port(_int DWIN -4 0 29(_ent (_in))))
				(_port(_int D1OUT -4 0 30(_ent (_out))))
				(_port(_int D2OUT -4 0 31(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP1 -4 0 41(_ent (_in))))
				(_port(_int OP2 -4 0 43(_ent (_in))))
				(_port(_int RES -4 0 45(_ent (_out))))
				(_port(_int ZF -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 63(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 64(_ent (_out))))
				(_port(_int RAM_addrw -2 0 65(_ent (_out))))
				(_port(_int RAM_dwin -4 0 66(_ent (_out))))
				(_port(_int RAM_d1out -4 0 67(_ent (_in))))
				(_port(_int RAM_d2out -4 0 68(_ent (_in))))
				(_port(_int DP_op1 -4 0 71(_ent (_out))))
				(_port(_int DP_op2 -4 0 72(_ent (_out))))
				(_port(_int DP_ot -5 0 73(_ent (_out))))
				(_port(_int DP_en -1 0 74(_ent (_out))))
				(_port(_int DP_res -4 0 75(_ent (_in))))
				(_port(_int DP_zf -1 0 76(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 97(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 108(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 114(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 123(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 80(_arch(_uni))))
		(_sig(_int rom_addr -2 0 81(_arch(_uni))))
		(_sig(_int rom_dout -3 0 82(_arch(_uni))))
		(_sig(_int ram_rw -1 0 83(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 84(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 86(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 87(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 88(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 89(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 90(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 91(_arch(_uni))))
		(_sig(_int dp_ot -5 0 92(_arch(_uni))))
		(_sig(_int dp_en -1 0 93(_arch(_uni))))
		(_sig(_int dp_res -4 0 94(_arch(_uni))))
		(_sig(_int dp_zf -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2008          1523299643302 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299643303 2018.04.09 21:47:23)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 8bdc8984dbdcde9dda88cdd0de8d898ddf8c898d8a)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523299643306 2018.04.09 21:47:23)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 8bddd985dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523299643313 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299643314 2018.04.09 21:47:23)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 9bcc9995cbcc998dcc99ddc0ce9d999dcf9c999dcd)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523299643317 2018.04.09 21:47:23)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 9bcdc994cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523299643326 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299643327 2018.04.09 21:47:23)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code aafdaafdaefdfbbca1abecf1ffaffcadaeaca8acfc)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299643330 2018.04.09 21:47:23)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code aafcf8fdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 4082          1523299663800 Beh_GPR
(_unit VHDL(ctrl1 0 6(beh_gpr 0 35))
	(_version vde)
	(_time 1523299663801 2018.04.09 21:47:43)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 9fcfca91cdc9c989999b8ec5cd989b989d99cc9c9e)
	(_ent
		(_time 1523299612877)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 18(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 19(_ent(_out))))
		(_port(_int RAM_addrw -2 0 20(_ent(_out))))
		(_port(_int RAM_dwin -4 0 21(_ent(_out))))
		(_port(_int RAM_d1out -4 0 22(_ent(_in))))
		(_port(_int RAM_d2out -4 0 23(_ent(_in))))
		(_port(_int DP_op1 -4 0 26(_ent(_out))))
		(_port(_int DP_op2 -4 0 27(_ent(_out))))
		(_port(_int DP_ot -5 0 28(_ent(_out))))
		(_port(_int DP_en -1 0 29(_ent(_out))))
		(_port(_int DP_res -4 0 30(_ent(_in))))
		(_port(_int DP_zf -1 0 31(_ent(_in))))
		(_type(_int states 0 36(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 50(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 50(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 52(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 52(_arch(_uni))))
		(_sig(_int IC -2 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 56(_arch(_uni))))
		(_sig(_int RA_1 -2 0 58(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 60(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 62(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 64(_arch(_uni))))
		(_sig(_int RD_2 -4 0 66(_arch(_uni))))
		(_sig(_int RD_W -4 0 68(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 71(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 81(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 121(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 131(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__144(_arch 4 0 144(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 147(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 157(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 167(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 186(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 196(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 206(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__215(_arch 11 0 215(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__217(_arch 12 0 217(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__219(_arch 13 0 219(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__221(_arch 14 0 221(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 223(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2087          1523299663813 Beh_GPR
(_unit VHDL(dpath 0 7(beh_gpr 0 23))
	(_version vde)
	(_time 1523299663814 2018.04.09 21:47:43)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code affffdf9f9f8fab8a8fbb7f5faa8afa9aea8aba9a7)
	(_ent
		(_time 1523299612936)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int OP2 -3 0 15(_ent(_in))))
		(_port(_int RES -3 0 17(_ent(_out))))
		(_port(_int ZF -1 0 19(_ent(_out))))
		(_sig(_int res_g -3 0 24(_arch(_uni))))
		(_sig(_int res_add -3 0 25(_arch(_uni))))
		(_sig(_int res_sub -3 0 26(_arch(_uni))))
		(_sig(_int res_shift -3 0 27(_arch(_uni))))
		(_sig(_int res_copy -3 0 28(_arch(_uni))))
		(_sig(_int t_zf -1 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__32(_arch 1 0 32(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 2 0 33(_assignment(_trgt(9))(_sens(2(d_14_0))))))
			(line__34(_arch 3 0 34(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 4 0 36(_prcs(_trgt(6))(_sens(0)(1)(7)(8)(9)(10)))))
			(FLAGS(_arch 5 0 49(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(line__58(_arch 6 0 58(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__59(_arch 7 0 59(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 2577          1523299663826 Beh_GPR
(_unit VHDL(mram 0 6(beh_gpr 0 26))
	(_version vde)
	(_time 1523299663827 2018.04.09 21:47:43)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code beeebcebe9e9eba8efbdfae5edb8bfb8eab8eab9bc)
	(_ent
		(_time 1523299612938)
	)
	(_object
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 12(_ent(_in))))
		(_port(_int ADDR2 -2 0 14(_ent(_in))))
		(_port(_int ADDRW -2 0 16(_ent(_in))))
		(_port(_int D1OUT -3 0 18(_ent(_out))))
		(_port(_int D2OUT -3 0 20(_ent(_out))))
		(_port(_int DWIN -3 0 22(_ent(_in))))
		(_type(_int tRAM 0 27(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 28(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 56(_arch(_uni))))
		(_sig(_int data_1out -3 0 57(_arch(_uni))))
		(_sig(_int data_2out -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 62(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__71(_arch 2 0 71(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__72(_arch 3 0 72(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 74(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 3308          1523299663970 Beh_GPR
(_unit VHDL(mrom 0 6(beh_gpr 0 14))
	(_version vde)
	(_time 1523299663971 2018.04.09 21:47:43)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 4b4d1f481b1c495d1c450f10184d1d4d1f4d1f4c49)
	(_ent
		(_time 1523299612952)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 18(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 19(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 20(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 21(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 25(_arch(_string \"10110"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"00100"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 49(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(50528770 33686274 50463235 33686019 33686018 50463491 33751554 50529026 33751554 50528770 33686274 33751555 33686274 50463490 33686274 33751554 50528771 33686018 50528770 50463234 33751555 33686275 50463490 33686275 33686019 50463234 33751554 50528771 33751554 33686019 33686019 50463234 33686274 33751554 50528770 33751810 33686019 33686274 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 4692          1523299663976 Beh_GPR
(_unit VHDL(onehot 0 6(beh_gpr 0 13))
	(_version vde)
	(_time 1523299663977 2018.04.09 21:47:43)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 4b4d1d494c1c1a5d4a4c0d101e4d1d4d1e4d4e4d43)
	(_ent
		(_time 1523299612954)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 24(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int ADDR1 -2 0 26(_ent (_in))))
				(_port(_int ADDR2 -2 0 27(_ent (_in))))
				(_port(_int ADDRW -2 0 28(_ent (_in))))
				(_port(_int DWIN -4 0 29(_ent (_in))))
				(_port(_int D1OUT -4 0 30(_ent (_out))))
				(_port(_int D2OUT -4 0 31(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP1 -4 0 41(_ent (_in))))
				(_port(_int OP2 -4 0 43(_ent (_in))))
				(_port(_int RES -4 0 45(_ent (_out))))
				(_port(_int ZF -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 63(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 64(_ent (_out))))
				(_port(_int RAM_addrw -2 0 65(_ent (_out))))
				(_port(_int RAM_dwin -4 0 66(_ent (_out))))
				(_port(_int RAM_d1out -4 0 67(_ent (_in))))
				(_port(_int RAM_d2out -4 0 68(_ent (_in))))
				(_port(_int DP_op1 -4 0 71(_ent (_out))))
				(_port(_int DP_op2 -4 0 72(_ent (_out))))
				(_port(_int DP_ot -5 0 73(_ent (_out))))
				(_port(_int DP_en -1 0 74(_ent (_out))))
				(_port(_int DP_res -4 0 75(_ent (_in))))
				(_port(_int DP_zf -1 0 76(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 97(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 108(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 114(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 123(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 80(_arch(_uni))))
		(_sig(_int rom_addr -2 0 81(_arch(_uni))))
		(_sig(_int rom_dout -3 0 82(_arch(_uni))))
		(_sig(_int ram_rw -1 0 83(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 84(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 86(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 87(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 88(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 89(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 90(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 91(_arch(_uni))))
		(_sig(_int dp_ot -5 0 92(_arch(_uni))))
		(_sig(_int dp_en -1 0 93(_arch(_uni))))
		(_sig(_int dp_res -4 0 94(_arch(_uni))))
		(_sig(_int dp_zf -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2008          1523299663985 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299663986 2018.04.09 21:47:43)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 5a5c0e58090d0f4c0b591c010f5c585c0e5d585c5b)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523299663989 2018.04.09 21:47:43)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 5a5d5e590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523299663994 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299663995 2018.04.09 21:47:43)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 5a5c0e58090d584c0d581c010f5c585c0e5d585c0c)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523299663998 2018.04.09 21:47:43)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 5a5d5e590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523299664003 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299664004 2018.04.09 21:47:43)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 6a6c3c6a6e3d3b7c616b2c313f6f3c6d6e6c686c3c)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299664139 2018.04.09 21:47:44)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code f7f0f3a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 4082          1523299670753 Beh_GPR
(_unit VHDL(ctrl1 0 6(beh_gpr 0 35))
	(_version vde)
	(_time 1523299670754 2018.04.09 21:47:50)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code c8cf9a9cc49e9edececcd9929acfcccfcace9bcbc9)
	(_ent
		(_time 1523299612877)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 18(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 19(_ent(_out))))
		(_port(_int RAM_addrw -2 0 20(_ent(_out))))
		(_port(_int RAM_dwin -4 0 21(_ent(_out))))
		(_port(_int RAM_d1out -4 0 22(_ent(_in))))
		(_port(_int RAM_d2out -4 0 23(_ent(_in))))
		(_port(_int DP_op1 -4 0 26(_ent(_out))))
		(_port(_int DP_op2 -4 0 27(_ent(_out))))
		(_port(_int DP_ot -5 0 28(_ent(_out))))
		(_port(_int DP_en -1 0 29(_ent(_out))))
		(_port(_int DP_res -4 0 30(_ent(_in))))
		(_port(_int DP_zf -1 0 31(_ent(_in))))
		(_type(_int states 0 36(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 50(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 50(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 52(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 52(_arch(_uni))))
		(_sig(_int IC -2 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 56(_arch(_uni))))
		(_sig(_int RA_1 -2 0 58(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 60(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 62(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 64(_arch(_uni))))
		(_sig(_int RD_2 -4 0 66(_arch(_uni))))
		(_sig(_int RD_W -4 0 68(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 71(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 81(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 121(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 131(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__144(_arch 4 0 144(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 147(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 157(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 167(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 186(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 196(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 206(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__215(_arch 11 0 215(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__217(_arch 12 0 217(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__219(_arch 13 0 219(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__221(_arch 14 0 221(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 223(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2087          1523299670766 Beh_GPR
(_unit VHDL(dpath 0 7(beh_gpr 0 23))
	(_version vde)
	(_time 1523299670767 2018.04.09 21:47:50)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code d8df8d8bd08f8dcfdf8cc0828ddfd8ded9dfdcded0)
	(_ent
		(_time 1523299612936)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int OP2 -3 0 15(_ent(_in))))
		(_port(_int RES -3 0 17(_ent(_out))))
		(_port(_int ZF -1 0 19(_ent(_out))))
		(_sig(_int res_g -3 0 24(_arch(_uni))))
		(_sig(_int res_add -3 0 25(_arch(_uni))))
		(_sig(_int res_sub -3 0 26(_arch(_uni))))
		(_sig(_int res_shift -3 0 27(_arch(_uni))))
		(_sig(_int res_copy -3 0 28(_arch(_uni))))
		(_sig(_int t_zf -1 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__32(_arch 1 0 32(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 2 0 33(_assignment(_trgt(9))(_sens(2(d_14_0))))))
			(line__34(_arch 3 0 34(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 4 0 36(_prcs(_trgt(6))(_sens(0)(1)(7)(8)(9)(10)))))
			(FLAGS(_arch 5 0 49(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(line__58(_arch 6 0 58(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__59(_arch 7 0 59(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 2577          1523299670829 Beh_GPR
(_unit VHDL(mram 0 6(beh_gpr 0 26))
	(_version vde)
	(_time 1523299670830 2018.04.09 21:47:50)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 16111010124143004715524d451017104210421114)
	(_ent
		(_time 1523299612938)
	)
	(_object
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 12(_ent(_in))))
		(_port(_int ADDR2 -2 0 14(_ent(_in))))
		(_port(_int ADDRW -2 0 16(_ent(_in))))
		(_port(_int D1OUT -3 0 18(_ent(_out))))
		(_port(_int D2OUT -3 0 20(_ent(_out))))
		(_port(_int DWIN -3 0 22(_ent(_in))))
		(_type(_int tRAM 0 27(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 28(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 56(_arch(_uni))))
		(_sig(_int data_1out -3 0 57(_arch(_uni))))
		(_sig(_int data_2out -3 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 62(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__71(_arch 2 0 71(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__72(_arch 3 0 72(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 74(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 3308          1523299670842 Beh_GPR
(_unit VHDL(mrom 0 6(beh_gpr 0 14))
	(_version vde)
	(_time 1523299670843 2018.04.09 21:47:50)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 26212023227124307128627d752070207220722124)
	(_ent
		(_time 1523299612952)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 18(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 19(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 20(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 21(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 25(_arch(_string \"10110"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"00100"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 49(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(50528770 33686274 50463235 33686019 33686018 50463491 33751554 50529026 33751554 50528770 33686274 33751555 33686274 50463490 33686274 33751554 50528771 33686018 50528770 50463234 33751555 33686275 50463490 33686275 33686019 50463234 33751554 50528771 33751554 33686019 33686019 50463234 33686274 33751554 50528770 33751810 33686019 33686274 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 4692          1523299670848 Beh_GPR
(_unit VHDL(onehot 0 6(beh_gpr 0 13))
	(_version vde)
	(_time 1523299670849 2018.04.09 21:47:50)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 26212222757177302721607d73207020732023202e)
	(_ent
		(_time 1523299612954)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 24(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int ADDR1 -2 0 26(_ent (_in))))
				(_port(_int ADDR2 -2 0 27(_ent (_in))))
				(_port(_int ADDRW -2 0 28(_ent (_in))))
				(_port(_int DWIN -4 0 29(_ent (_in))))
				(_port(_int D1OUT -4 0 30(_ent (_out))))
				(_port(_int D2OUT -4 0 31(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP1 -4 0 41(_ent (_in))))
				(_port(_int OP2 -4 0 43(_ent (_in))))
				(_port(_int RES -4 0 45(_ent (_out))))
				(_port(_int ZF -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 63(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 64(_ent (_out))))
				(_port(_int RAM_addrw -2 0 65(_ent (_out))))
				(_port(_int RAM_dwin -4 0 66(_ent (_out))))
				(_port(_int RAM_d1out -4 0 67(_ent (_in))))
				(_port(_int RAM_d2out -4 0 68(_ent (_in))))
				(_port(_int DP_op1 -4 0 71(_ent (_out))))
				(_port(_int DP_op2 -4 0 72(_ent (_out))))
				(_port(_int DP_ot -5 0 73(_ent (_out))))
				(_port(_int DP_en -1 0 74(_ent (_out))))
				(_port(_int DP_res -4 0 75(_ent (_in))))
				(_port(_int DP_zf -1 0 76(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 97(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 108(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 114(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 123(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 80(_arch(_uni))))
		(_sig(_int rom_addr -2 0 81(_arch(_uni))))
		(_sig(_int rom_dout -3 0 82(_arch(_uni))))
		(_sig(_int ram_rw -1 0 83(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 84(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 86(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 87(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 88(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 89(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 90(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 91(_arch(_uni))))
		(_sig(_int dp_ot -5 0 92(_arch(_uni))))
		(_sig(_int dp_en -1 0 93(_arch(_uni))))
		(_sig(_int dp_res -4 0 94(_arch(_uni))))
		(_sig(_int dp_zf -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1830          1523299670854 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523299670855 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 262170232071733127243e7f212122202420222126)
	(_ent
		(_time 1523299663979)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int OP2 -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((OP2)(OP2))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 26(_arch(_uni))))
		(_sig(_int OT -2 0 27(_arch(_uni))))
		(_sig(_int OP1 -3 0 28(_arch(_uni))))
		(_sig(_int OP2 -3 0 29(_arch(_uni))))
		(_sig(_int RES -3 0 31(_arch(_uni))))
		(_sig(_int ZF -1 0 32(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 35(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 50463234 33751554)
		(33686018 33686018 50463490 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 433 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 87 (dpath_tb))
	(_version vde)
	(_time 1523299670858 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 26207022257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2008          1523299670863 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299670864 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 35323331326260236436736e603337336132373334)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523299670867 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 35336330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523299670872 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523299670873 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 35323331326237236237736e603337336132373363)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523299670876 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 35336330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523299670881 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523299670882 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 35323130656264233e34736e603063323133373363)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523299670885 2018.04.09 21:47:50)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 35336330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 4082          1523300240697 Beh_GPR
(_unit VHDL(ctrl1 0 6(beh_gpr 0 36))
	(_version vde)
	(_time 1523300240698 2018.04.09 21:57:20)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 297c7e2c247f7f3f2f2d38737b2e2d2e2b2f7a2a28)
	(_ent
		(_time 1523299612877)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 18(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 19(_ent(_out))))
		(_port(_int RAM_addrw -2 0 20(_ent(_out))))
		(_port(_int RAM_dwin -4 0 21(_ent(_out))))
		(_port(_int RAM_d1out -4 0 22(_ent(_in))))
		(_port(_int RAM_d2out -4 0 23(_ent(_in))))
		(_port(_int DP_op1 -4 0 26(_ent(_out))))
		(_port(_int DP_op2 -4 0 27(_ent(_out))))
		(_port(_int DP_ot -5 0 28(_ent(_out))))
		(_port(_int DP_en -1 0 29(_ent(_out))))
		(_port(_int DP_res -4 0 30(_ent(_in))))
		(_port(_int DP_zf -1 0 31(_ent(_in))))
		(_type(_int states 0 37(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 51(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 51(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 53(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 53(_arch(_uni))))
		(_sig(_int IC -2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 57(_arch(_uni))))
		(_sig(_int RA_1 -2 0 59(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 61(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 63(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 65(_arch(_uni))))
		(_sig(_int RD_2 -4 0 67(_arch(_uni))))
		(_sig(_int RD_W -4 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 72(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 82(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 122(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 132(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__145(_arch 4 0 145(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 148(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 158(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 168(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 187(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 197(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 207(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__216(_arch 11 0 216(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__218(_arch 12 0 218(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__220(_arch 13 0 220(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__222(_arch 14 0 222(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 224(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2088          1523300240715 Beh_GPR
(_unit VHDL(dpath 0 8(beh_gpr 0 24))
	(_version vde)
	(_time 1523300240716 2018.04.09 21:57:20)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 396c693d306e6c2e3e6c21636c3e393f383e3d3f31)
	(_ent
		(_time 1523300240713)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int OP2 -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_sig(_int res_g -3 0 25(_arch(_uni))))
		(_sig(_int res_add -3 0 26(_arch(_uni))))
		(_sig(_int res_sub -3 0 27(_arch(_uni))))
		(_sig(_int res_shift -3 0 28(_arch(_uni))))
		(_sig(_int res_copy -3 0 29(_arch(_uni))))
		(_sig(_int t_zf -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(9))(_sens(2(d_14_0))))))
			(line__35(_arch 3 0 35(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 4 0 37(_prcs(_trgt(6))(_sens(0)(1)(7)(8)(9)(10)))))
			(FLAGS(_arch 5 0 50(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(line__59(_arch 6 0 59(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__60(_arch 7 0 60(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 2578          1523300240730 Beh_GPR
(_unit VHDL(mram 0 7(beh_gpr 0 27))
	(_version vde)
	(_time 1523300240731 2018.04.09 21:57:20)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 481d484b421f1d5e19480c131b4e494e1c4e1c4f4a)
	(_ent
		(_time 1523300240728)
	)
	(_object
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 11(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 13(_ent(_in))))
		(_port(_int ADDR2 -2 0 15(_ent(_in))))
		(_port(_int ADDRW -2 0 17(_ent(_in))))
		(_port(_int D1OUT -3 0 19(_ent(_out))))
		(_port(_int D2OUT -3 0 21(_ent(_out))))
		(_port(_int DWIN -3 0 23(_ent(_in))))
		(_type(_int tRAM 0 28(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 29(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 57(_arch(_uni))))
		(_sig(_int data_1out -3 0 58(_arch(_uni))))
		(_sig(_int data_2out -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 63(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__72(_arch 2 0 72(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__73(_arch 3 0 73(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 75(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 3309          1523300240793 Beh_GPR
(_unit VHDL(mrom 0 7(beh_gpr 0 15))
	(_version vde)
	(_time 1523300240794 2018.04.09 21:57:20)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 87d2878882d08591d088c3dcd481d181d381d38085)
	(_ent
		(_time 1523300240791)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOOP_ADDR -2 0 28(_arch(_string \"00100"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 50(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(50528770 33686274 50463235 33686019 33686018 50463491 33751554 50529026 33751554 50528770 33686274 33751555 33686274 50463490 33686274 33751554 50528771 33686018 50528770 50463234 33751555 33686275 50463490 33686275 33686019 50463234 33751554 50528771 33751554 33686019 33686019 50463234 33686274 33751554 50528770 33751810 33686019 33686274 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 4693          1523300240808 Beh_GPR
(_unit VHDL(onehot 0 7(beh_gpr 0 14))
	(_version vde)
	(_time 1523300240809 2018.04.09 21:57:20)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 97c29598c5c0c6819693d1ccc291c191c29192919f)
	(_ent
		(_time 1523300240806)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int ADDR1 -2 0 27(_ent (_in))))
				(_port(_int ADDR2 -2 0 28(_ent (_in))))
				(_port(_int ADDRW -2 0 29(_ent (_in))))
				(_port(_int DWIN -4 0 30(_ent (_in))))
				(_port(_int D1OUT -4 0 31(_ent (_out))))
				(_port(_int D2OUT -4 0 32(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 38(_ent (_in))))
				(_port(_int OT -5 0 40(_ent (_in))))
				(_port(_int OP1 -4 0 42(_ent (_in))))
				(_port(_int OP2 -4 0 44(_ent (_in))))
				(_port(_int RES -4 0 46(_ent (_out))))
				(_port(_int ZF -1 0 48(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int RST -1 0 54(_ent (_in))))
				(_port(_int Start -1 0 54(_ent (_in))))
				(_port(_int Stop -1 0 55(_ent (_out))))
				(_port(_int ROM_re -1 0 58(_ent (_out))))
				(_port(_int ROM_addr -2 0 59(_ent (_out))))
				(_port(_int ROM_dout -3 0 60(_ent (_in))))
				(_port(_int RAM_rw -1 0 63(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 64(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 65(_ent (_out))))
				(_port(_int RAM_addrw -2 0 66(_ent (_out))))
				(_port(_int RAM_dwin -4 0 67(_ent (_out))))
				(_port(_int RAM_d1out -4 0 68(_ent (_in))))
				(_port(_int RAM_d2out -4 0 69(_ent (_in))))
				(_port(_int DP_op1 -4 0 72(_ent (_out))))
				(_port(_int DP_op2 -4 0 73(_ent (_out))))
				(_port(_int DP_ot -5 0 74(_ent (_out))))
				(_port(_int DP_en -1 0 75(_ent (_out))))
				(_port(_int DP_res -4 0 76(_ent (_in))))
				(_port(_int DP_zf -1 0 77(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 98(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 109(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 115(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 124(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 81(_arch(_uni))))
		(_sig(_int rom_addr -2 0 82(_arch(_uni))))
		(_sig(_int rom_dout -3 0 83(_arch(_uni))))
		(_sig(_int ram_rw -1 0 84(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 86(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 87(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 88(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 89(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 90(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 91(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 92(_arch(_uni))))
		(_sig(_int dp_ot -5 0 93(_arch(_uni))))
		(_sig(_int dp_en -1 0 94(_arch(_uni))))
		(_sig(_int dp_res -4 0 95(_arch(_uni))))
		(_sig(_int dp_zf -1 0 96(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1830          1523300240814 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523300240815 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 97c2c79990c0c28096958fce909093919591939097)
	(_ent
		(_time 1523299663979)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int OP2 -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((OP2)(OP2))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 26(_arch(_uni))))
		(_sig(_int OT -2 0 27(_arch(_uni))))
		(_sig(_int OP1 -3 0 28(_arch(_uni))))
		(_sig(_int OP2 -3 0 29(_arch(_uni))))
		(_sig(_int RES -3 0 31(_arch(_uni))))
		(_sig(_int ZF -1 0 32(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 35(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 50463234 33751554)
		(33686018 33686018 50463490 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 433 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 87 (dpath_tb))
	(_version vde)
	(_time 1523300240822 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code a6f2f6f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2008          1523300240827 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523300240828 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code a6f3a6f0a2f1f3b0f7a5e0fdf3a0a4a0f2a1a4a0a7)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523300240831 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code a6f2f6f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1242          1523300240840 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523300240841 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code b6e3b6e3b2e1b4a0e1b4f0ede3b0b4b0e2b1b4b0e0)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523300240844 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code b6e2e6e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523300240849 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523300240850 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code b6e3b4e2e5e1e7a0bdb7f0ede3b3e0b1b2b0b4b0e0)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523300240853 2018.04.09 21:57:20)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code b6e2e6e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000048 55 4083          1523300253514 Beh_GPR
(_unit VHDL(ctrl1 0 7(beh_gpr 0 36))
	(_version vde)
	(_time 1523300253515 2018.04.09 21:57:33)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 3666633234606020303d276c643132313430653537)
	(_ent
		(_time 1523300253512)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr1 -2 0 19(_ent(_out))))
		(_port(_int RAM_addr2 -2 0 20(_ent(_out))))
		(_port(_int RAM_addrw -2 0 21(_ent(_out))))
		(_port(_int RAM_dwin -4 0 22(_ent(_out))))
		(_port(_int RAM_d1out -4 0 23(_ent(_in))))
		(_port(_int RAM_d2out -4 0 24(_ent(_in))))
		(_port(_int DP_op1 -4 0 27(_ent(_out))))
		(_port(_int DP_op2 -4 0 28(_ent(_out))))
		(_port(_int DP_ot -5 0 29(_ent(_out))))
		(_port(_int DP_en -1 0 30(_ent(_out))))
		(_port(_int DP_res -4 0 31(_ent(_in))))
		(_port(_int DP_zf -1 0 32(_ent(_in))))
		(_type(_int states 0 37(_enum1 i f d r w a sb sh h m cp cpr jnotz (_to i 0 i 12))))
		(_sig(_int nxt_state 0 0 51(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 51(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 53(_array -1((_dto i 17 i 0)))))
		(_sig(_int RI 1 0 53(_arch(_uni))))
		(_sig(_int IC -2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array -1((_dto i 2 i 0)))))
		(_sig(_int RO 2 0 57(_arch(_uni))))
		(_sig(_int RA_1 -2 0 59(_arch(_uni)(_event))))
		(_sig(_int RA_2 -2 0 61(_arch(_uni)(_event))))
		(_sig(_int RA_W -2 0 63(_arch(_uni)(_event))))
		(_sig(_int RD_1 -4 0 65(_arch(_uni))))
		(_sig(_int RD_2 -4 0 67(_arch(_uni))))
		(_sig(_int RD_W -4 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 72(_prcs(_trgt(21))(_sens(20)(0)(1)))))
			(COMB(_arch 1 0 82(_prcs(_simple)(_trgt(20))(_sens(21)(24)(2)))))
			(PSTOP(_arch 2 0 122(_prcs(_simple)(_trgt(3))(_sens(21)))))
			(PMC(_arch 3 0 132(_prcs(_trgt(23))(_sens(21)(0)(1)(23)(25)(19))(_dssslsensitivity 3))))
			(line__145(_arch 4 0 145(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(23)))))
			(PROMREAD(_arch 5 0 148(_prcs(_simple)(_trgt(4))(_sens(20)(21)))))
			(PROMDAT(_arch 6 0 158(_prcs(_simple)(_trgt(22))(_sens(21)(1)(6)))))
			(PRORA(_arch 7 0 168(_prcs(_simple)(_trgt(24)(25)(26)(27))(_sens(20)(22)(1))(_read(26)(29(d_4_0))))))
			(PRAMST(_arch 8 0 187(_prcs(_trgt(8)(9)(10))(_sens(25)(26)(27))(_read(21)))))
			(PRAMREAD(_arch 9 0 197(_prcs(_simple)(_trgt(7))(_sens(21)))))
			(PRAMDAR(_arch 10 0 207(_prcs(_trgt(28)(29))(_sens(21)(12)(13))(_dssslsensitivity 1))))
			(line__216(_arch 11 0 216(_assignment(_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__218(_arch 12 0 218(_assignment(_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(28)))))
			(line__220(_arch 13 0 220(_assignment(_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(29)))))
			(line__222(_arch 14 0 222(_assignment(_alias((DP_ot)(RO)))(_trgt(16))(_sens(24)))))
			(paddsuben(_arch 15 0 224(_prcs(_simple)(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 514)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Beh_GPR 16 -1)
)
I 000048 55 2088          1523300253543 Beh_GPR
(_unit VHDL(dpath 0 8(beh_gpr 0 24))
	(_version vde)
	(_time 1523300253544 2018.04.09 21:57:33)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 550507575002004252004d0f00525553545251535d)
	(_ent
		(_time 1523300240712)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int OP2 -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_sig(_int res_g -3 0 25(_arch(_uni))))
		(_sig(_int res_add -3 0 26(_arch(_uni))))
		(_sig(_int res_sub -3 0 27(_arch(_uni))))
		(_sig(_int res_shift -3 0 28(_arch(_uni))))
		(_sig(_int res_copy -3 0 29(_arch(_uni))))
		(_sig(_int t_zf -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(9))(_sens(2(d_14_0))))))
			(line__35(_arch 3 0 35(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 4 0 37(_prcs(_trgt(6))(_sens(0)(1)(7)(8)(9)(10)))))
			(FLAGS(_arch 5 0 50(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(line__59(_arch 6 0 59(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__60(_arch 7 0 60(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
V 000048 55 2578          1523300253558 Beh_GPR
(_unit VHDL(mram 0 7(beh_gpr 0 27))
	(_version vde)
	(_time 1523300253559 2018.04.09 21:57:33)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 65356764623230733465213e366364633163316267)
	(_ent
		(_time 1523300240727)
	)
	(_object
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 11(_ent(_in)(_event))))
		(_port(_int ADDR1 -2 0 13(_ent(_in))))
		(_port(_int ADDR2 -2 0 15(_ent(_in))))
		(_port(_int ADDRW -2 0 17(_ent(_in))))
		(_port(_int D1OUT -3 0 19(_ent(_out))))
		(_port(_int D2OUT -3 0 21(_ent(_out))))
		(_port(_int DWIN -3 0 23(_ent(_in))))
		(_type(_int tRAM 0 28(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 29(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_win -3 0 57(_arch(_uni))))
		(_sig(_int data_1out -3 0 58(_arch(_uni))))
		(_sig(_int data_2out -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 63(_prcs(_trgt(8))(_sens(1)(0)(4)(9))(_dssslsensitivity 1)(_mon))))
			(line__72(_arch 2 0 72(_assignment(_trgt(10))(_sens(2)(8))(_mon))))
			(line__73(_arch 3 0 73(_assignment(_trgt(11))(_sens(3)(8))(_mon))))
			(READ(_arch 4 0 75(_prcs(_trgt(5)(6))(_sens(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 3309          1523300253564 Beh_GPR
(_unit VHDL(mrom 0 7(beh_gpr 0 15))
	(_version vde)
	(_time 1523300253565 2018.04.09 21:57:33)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 6535676462326773326a213e366333633163316267)
	(_ent
		(_time 1523300240790)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOOP_ADDR -2 0 28(_arch(_string \"00100"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 50(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(50528770 33686274 50463235 33686019 33686018 50463491 33751554 50529026 33751554 50528770 33686274 33751555 33686274 50463490 33686274 33751554 50528771 33686018 50528770 50463234 33751555 33686275 50463490 33686275 33686019 50463234 33751554 50528771 33751554 33686019 33686019 50463234 33686274 33751554 50528770 33751810 33686019 33686274 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 4693          1523300253574 Beh_GPR
(_unit VHDL(onehot 0 7(beh_gpr 0 14))
	(_version vde)
	(_time 1523300253575 2018.04.09 21:57:33)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 74247475252325627570322f21722272217271727c)
	(_ent
		(_time 1523300240805)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int ADDR1 -2 0 27(_ent (_in))))
				(_port(_int ADDR2 -2 0 28(_ent (_in))))
				(_port(_int ADDRW -2 0 29(_ent (_in))))
				(_port(_int DWIN -4 0 30(_ent (_in))))
				(_port(_int D1OUT -4 0 31(_ent (_out))))
				(_port(_int D2OUT -4 0 32(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 38(_ent (_in))))
				(_port(_int OT -5 0 40(_ent (_in))))
				(_port(_int OP1 -4 0 42(_ent (_in))))
				(_port(_int OP2 -4 0 44(_ent (_in))))
				(_port(_int RES -4 0 46(_ent (_out))))
				(_port(_int ZF -1 0 48(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int RST -1 0 54(_ent (_in))))
				(_port(_int Start -1 0 54(_ent (_in))))
				(_port(_int Stop -1 0 55(_ent (_out))))
				(_port(_int ROM_re -1 0 58(_ent (_out))))
				(_port(_int ROM_addr -2 0 59(_ent (_out))))
				(_port(_int ROM_dout -3 0 60(_ent (_in))))
				(_port(_int RAM_rw -1 0 63(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 64(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 65(_ent (_out))))
				(_port(_int RAM_addrw -2 0 66(_ent (_out))))
				(_port(_int RAM_dwin -4 0 67(_ent (_out))))
				(_port(_int RAM_d1out -4 0 68(_ent (_in))))
				(_port(_int RAM_d2out -4 0 69(_ent (_in))))
				(_port(_int DP_op1 -4 0 72(_ent (_out))))
				(_port(_int DP_op2 -4 0 73(_ent (_out))))
				(_port(_int DP_ot -5 0 74(_ent (_out))))
				(_port(_int DP_en -1 0 75(_ent (_out))))
				(_port(_int DP_res -4 0 76(_ent (_in))))
				(_port(_int DP_zf -1 0 77(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 98(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 109(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 115(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 124(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 81(_arch(_uni))))
		(_sig(_int rom_addr -2 0 82(_arch(_uni))))
		(_sig(_int rom_dout -3 0 83(_arch(_uni))))
		(_sig(_int ram_rw -1 0 84(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 86(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 87(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 88(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 89(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 90(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 91(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 92(_arch(_uni))))
		(_sig(_int dp_ot -5 0 93(_arch(_uni))))
		(_sig(_int dp_en -1 0 94(_arch(_uni))))
		(_sig(_int dp_res -4 0 95(_arch(_uni))))
		(_sig(_int dp_zf -1 0 96(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000056 55 1830          1523300253580 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523300253581 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 742426747023216375766c2d737370727672707374)
	(_ent
		(_time 1523299663979)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int OP2 -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((OP2)(OP2))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 26(_arch(_uni))))
		(_sig(_int OT -2 0 27(_arch(_uni))))
		(_sig(_int OP1 -3 0 28(_arch(_uni))))
		(_sig(_int OP2 -3 0 29(_arch(_uni))))
		(_sig(_int RES -3 0 31(_arch(_uni))))
		(_sig(_int ZF -1 0 32(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 35(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 50463234 33751554)
		(33686018 33686018 50463490 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000038 55 433 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 87 (dpath_tb))
	(_version vde)
	(_time 1523300253584 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 74252675752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 2008          1523300253590 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523300253591 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 84d4868b82d3d192d587c2dfd1828682d083868285)
	(_ent
		(_time 1523299613077)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 16(_ent (_in))))
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int ADDR1 -2 0 18(_ent (_in))))
				(_port(_int ADDR2 -2 0 19(_ent (_in))))
				(_port(_int ADDRW -2 0 20(_ent (_in))))
				(_port(_int D1OUT -3 0 21(_ent (_out))))
				(_port(_int D2OUT -3 0 22(_ent (_out))))
				(_port(_int DWIN -3 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp MRAM)
		(_port
			((RW)(RW))
			((CLK)(CLK))
			((ADDR1)(ADDR1))
			((ADDR2)(ADDR2))
			((ADDRW)(ADDRW))
			((D1OUT)(D1OUT))
			((D2OUT)(D2OUT))
			((DWIN)(DWIN))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int RW -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int ADDR1 -2 0 29(_arch(_uni))))
		(_sig(_int ADDR2 -2 0 30(_arch(_uni))))
		(_sig(_int ADDRW -2 0 31(_arch(_uni))))
		(_sig(_int DWIN -3 0 32(_arch(_uni))))
		(_sig(_int D1OUT -3 0 34(_arch(_uni))))
		(_sig(_int D2OUT -3 0 35(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs(_wait_for)(_trgt(1)))))
			(main(_arch 1 0 62(_prcs(_wait_for)(_trgt(0)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 406 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 89 (mram_tb))
	(_version vde)
	(_time 1523300253594 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 84d5d68a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1242          1523300253599 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523300253600 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 84d4868b82d38692d386c2dfd1828682d0838682d2)
	(_ent
		(_time 1523299613086)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000037 55 406 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523300253603 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 84d5d68a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_gpr
			)
		)
	)
	(_use(std(standard))(.(OneHotGPR))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523300253608 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523300253609 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 93c3939cc5c4c2859892d5c8c696c59497959195c5)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523300253612 2018.04.09 21:57:33)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 93c2c19c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 4693          1523365454734 Beh_GPR
(_unit VHDL(onehot 0 7(beh_gpr 0 14))
	(_version vde)
	(_time 1523365454735 2018.04.10 16:04:14)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 17174810454046011613514c42114111421112111f)
	(_ent
		(_time 1523300240805)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int ADDR1 -2 0 27(_ent (_in))))
				(_port(_int ADDR2 -2 0 28(_ent (_in))))
				(_port(_int ADDRW -2 0 29(_ent (_in))))
				(_port(_int DWIN -4 0 30(_ent (_in))))
				(_port(_int D1OUT -4 0 31(_ent (_out))))
				(_port(_int D2OUT -4 0 32(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 38(_ent (_in))))
				(_port(_int OT -5 0 40(_ent (_in))))
				(_port(_int OP1 -4 0 42(_ent (_in))))
				(_port(_int OP2 -4 0 44(_ent (_in))))
				(_port(_int RES -4 0 46(_ent (_out))))
				(_port(_int ZF -1 0 48(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int RST -1 0 54(_ent (_in))))
				(_port(_int Start -1 0 54(_ent (_in))))
				(_port(_int Stop -1 0 55(_ent (_out))))
				(_port(_int ROM_re -1 0 58(_ent (_out))))
				(_port(_int ROM_addr -2 0 59(_ent (_out))))
				(_port(_int ROM_dout -3 0 60(_ent (_in))))
				(_port(_int RAM_rw -1 0 63(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 64(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 65(_ent (_out))))
				(_port(_int RAM_addrw -2 0 66(_ent (_out))))
				(_port(_int RAM_dwin -4 0 67(_ent (_out))))
				(_port(_int RAM_d1out -4 0 68(_ent (_in))))
				(_port(_int RAM_d2out -4 0 69(_ent (_in))))
				(_port(_int DP_op1 -4 0 72(_ent (_out))))
				(_port(_int DP_op2 -4 0 73(_ent (_out))))
				(_port(_int DP_ot -5 0 74(_ent (_out))))
				(_port(_int DP_en -1 0 75(_ent (_out))))
				(_port(_int DP_res -4 0 76(_ent (_in))))
				(_port(_int DP_zf -1 0 77(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 98(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 109(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 115(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 124(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 81(_arch(_uni))))
		(_sig(_int rom_addr -2 0 82(_arch(_uni))))
		(_sig(_int rom_dout -3 0 83(_arch(_uni))))
		(_sig(_int ram_rw -1 0 84(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 86(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 87(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 88(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 89(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 90(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 91(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 92(_arch(_uni))))
		(_sig(_int dp_ot -5 0 93(_arch(_uni))))
		(_sig(_int dp_en -1 0 94(_arch(_uni))))
		(_sig(_int dp_res -4 0 95(_arch(_uni))))
		(_sig(_int dp_zf -1 0 96(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523365454861 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523365454862 2018.04.10 16:04:14)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 9494cb9bc5c3c5829f95d2cfc191c29390929692c2)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523365454865 2018.04.10 16:04:14)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 9495999b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000048 55 3309          1523365456504 Beh_GPR
(_unit VHDL(mrom 0 7(beh_gpr 0 15))
	(_version vde)
	(_time 1523365456505 2018.04.10 16:04:16)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code fdfdffacabaaffebaaf2b9a6aefbabfba9fba9faff)
	(_ent
		(_time 1523300240790)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOOP_ADDR -2 0 28(_arch(_string \"00100"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 50(_prcs(_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
		(_var(_ext gpr.OneHotGPR.JNZ(1 JNZ)))
		(_var(_ext gpr.OneHotGPR.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(50528770 33686274 33751555 33686018 33686018 50463491 33751554 50463235 33751554 50528770 33686274 33751555 33686274 50463490 33686274 33751554 50528771 33686018 50528770 50463234 33751555 33686275 50463490 33686275 33686274 50463234 33751554 50528771 33751554 33686019 33686019 50463234 33686274 33751554 50528770 33751810 33686019 33686274 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018 33751811 33686018 33686018 33686018 50528770 33686019 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
V 000048 55 4693          1523365496736 Beh_GPR
(_unit VHDL(onehot 0 7(beh_gpr 0 14))
	(_version vde)
	(_time 1523365496749 2018.04.10 16:04:56)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 37313532656066213633716c62316131623132313f)
	(_ent
		(_time 1523300240805)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int ADDR1 -2 0 27(_ent (_in))))
				(_port(_int ADDR2 -2 0 28(_ent (_in))))
				(_port(_int ADDRW -2 0 29(_ent (_in))))
				(_port(_int DWIN -4 0 30(_ent (_in))))
				(_port(_int D1OUT -4 0 31(_ent (_out))))
				(_port(_int D2OUT -4 0 32(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 38(_ent (_in))))
				(_port(_int OT -5 0 40(_ent (_in))))
				(_port(_int OP1 -4 0 42(_ent (_in))))
				(_port(_int OP2 -4 0 44(_ent (_in))))
				(_port(_int RES -4 0 46(_ent (_out))))
				(_port(_int ZF -1 0 48(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int RST -1 0 54(_ent (_in))))
				(_port(_int Start -1 0 54(_ent (_in))))
				(_port(_int Stop -1 0 55(_ent (_out))))
				(_port(_int ROM_re -1 0 58(_ent (_out))))
				(_port(_int ROM_addr -2 0 59(_ent (_out))))
				(_port(_int ROM_dout -3 0 60(_ent (_in))))
				(_port(_int RAM_rw -1 0 63(_ent (_out))))
				(_port(_int RAM_addr1 -2 0 64(_ent (_out))))
				(_port(_int RAM_addr2 -2 0 65(_ent (_out))))
				(_port(_int RAM_addrw -2 0 66(_ent (_out))))
				(_port(_int RAM_dwin -4 0 67(_ent (_out))))
				(_port(_int RAM_d1out -4 0 68(_ent (_in))))
				(_port(_int RAM_d2out -4 0 69(_ent (_in))))
				(_port(_int DP_op1 -4 0 72(_ent (_out))))
				(_port(_int DP_op2 -4 0 73(_ent (_out))))
				(_port(_int DP_ot -5 0 74(_ent (_out))))
				(_port(_int DP_en -1 0 75(_ent (_out))))
				(_port(_int DP_res -4 0 76(_ent (_in))))
				(_port(_int DP_zf -1 0 77(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 98(_comp MRAM)
		(_port
			((RW)(ram_rw))
			((CLK)(CLK))
			((ADDR1)(ram_addr1))
			((ADDR2)(ram_addr2))
			((ADDRW)(ram_addrw))
			((DWIN)(ram_dWin))
			((D1OUT)(ram_d1out))
			((D2OUT)(ram_d2out))
		)
		(_use(_ent . MRAM)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_inst UMROM 0 109(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 115(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((OP2)(dp_op2))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 124(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr1)(ram_addr1))
			((RAM_addr2)(ram_addr2))
			((RAM_addrw)(ram_addrw))
			((RAM_dwin)(ram_dwin))
			((RAM_d1out)(ram_d1out))
			((RAM_d2out)(ram_d2out))
			((DP_op1)(dp_op1))
			((DP_op2)(dp_op2))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 81(_arch(_uni))))
		(_sig(_int rom_addr -2 0 82(_arch(_uni))))
		(_sig(_int rom_dout -3 0 83(_arch(_uni))))
		(_sig(_int ram_rw -1 0 84(_arch(_uni))))
		(_sig(_int ram_addr1 -2 0 85(_arch(_uni))))
		(_sig(_int ram_addr2 -2 0 86(_arch(_uni))))
		(_sig(_int ram_addrw -2 0 87(_arch(_uni))))
		(_sig(_int ram_dwin -4 0 88(_arch(_uni))))
		(_sig(_int ram_d1out -4 0 89(_arch(_uni))))
		(_sig(_int ram_d2out -4 0 90(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 91(_arch(_uni))))
		(_sig(_int dp_op2 -4 0 92(_arch(_uni))))
		(_sig(_int dp_ot -5 0 93(_arch(_uni))))
		(_sig(_int dp_en -1 0 94(_arch(_uni))))
		(_sig(_int dp_res -4 0 95(_arch(_uni))))
		(_sig(_int dp_zf -1 0 96(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.mem_addr(1 mem_addr)))
		(_type(_ext ~extgpr.OneHotGPR.command(1 command)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000056 55 1307          1523365496969 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523365496970 2018.04.10 16:04:56)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 121411154545430419135449471744151614101444)
	(_ent
		(_time 1523299306603)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 400 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523365496973 2018.04.10 16:04:56)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 1215431515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh_gpr
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000048 55 2195          1523365499018 Beh_GPR
(_unit VHDL(dpath 0 8(beh_gpr 0 24))
	(_version vde)
	(_time 1523365499046 2018.04.10 16:04:59)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 30373234306765273035286a653730363137343638)
	(_ent
		(_time 1523300240712)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int OP2 -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_sig(_int res_g -3 0 25(_arch(_uni))))
		(_sig(_int res_add -3 0 26(_arch(_uni))))
		(_sig(_int res_sub -3 0 27(_arch(_uni))))
		(_sig(_int res_shift -3 0 28(_arch(_uni))))
		(_sig(_int res_copy -3 0 29(_arch(_uni))))
		(_sig(_int t_zf -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(7))(_sens(2)(3))(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(8))(_sens(2)(3))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_alias((res_copy)(OP1)))(_trgt(10))(_sens(2)))))
			(REGA(_arch 3 0 36(_prcs(_trgt(6))(_sens(7)(8)(9)(10)(0)(1)))))
			(FLAGS(_arch 4 0 49(_prcs(_simple)(_trgt(11))(_sens(6)))))
			(GRAY(_arch 5 0 58(_prcs(_simple)(_trgt(9(15))(9))(_sens(2)))))
			(line__66(_arch 6 0 66(_assignment(_alias((RES)(res_g)))(_trgt(4))(_sens(6)))))
			(line__67(_arch 7 0 67(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extgpr.OneHotGPR.operation(1 operation)))
		(_type(_ext ~extgpr.OneHotGPR.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext gpr.OneHotGPR.ADD(1 ADD)))
		(_var(_ext gpr.OneHotGPR.SUBT(1 SUBT)))
		(_var(_ext gpr.OneHotGPR.SHIFT(1 SHIFT)))
		(_var(_ext gpr.OneHotGPR.COPY(1 COPY)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))
	)
	(_use(ieee(std_logic_1164))(.(OneHotGPR))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
