pr_debug	,	F_7
DMA_BUS_MODE_PBL_SHIFT	,	V_11
DMA_INTR_ENA	,	V_13
data	,	V_27
__iomem	,	T_1
dwmac100_dma_diagnostic_fr	,	F_8
DMA_CONTROL_TTC_32	,	V_20
u32	,	T_2
stats	,	V_31
rx_over_errors	,	V_35
limit	,	V_7
miss_f	,	V_42
DMA_CONTROL	,	V_19
DMA_MISSED_FRAME_OVE	,	V_34
net_device_stats	,	V_30
unlikely	,	F_9
dwmac100_dma_init	,	F_1
DMA_INTR_DEFAULT_MASK	,	V_12
DMA_BUS_MODE	,	V_6
DMA_CONTROL_TTC_64	,	V_21
rx_missed_cntr	,	V_41
DMA_BUS_MODE_DEFAULT	,	V_10
pbl	,	V_2
DMA_CUR_RX_BUF_ADDR	,	V_26
dma_rx	,	V_4
rxmode	,	V_17
CHIP_DBG	,	F_6
DMA_MISSED_FRAME_CTR	,	V_33
rx_overflow_cntr	,	V_36
dwmac100_dump_dma_regs	,	F_5
DMA_TX_BASE_ADDR	,	V_14
DMA_MISSED_FRAME_OVE_M	,	V_39
"\t CSR%d (offset 0x%x): 0x%08x\n"	,	L_2
DMA_MISSED_FRAME_M_CNTR	,	V_43
EBUSY	,	V_9
DMA_CONTROL_TTC_128	,	V_22
"DWMAC 100 DMA CSR\n"	,	L_1
csr8	,	V_32
csr6	,	V_18
value	,	V_5
DMA_BUS_MODE_SFT_RESET	,	V_8
ioaddr	,	V_1
"\t CSR21 (offset 0x%x): 0x%08x\n"	,	L_4
rx_missed_errors	,	V_40
readl	,	F_2
writel	,	F_3
DMA_RCV_BASE_ADDR	,	V_15
txmode	,	V_16
DMA_CUR_TX_BUF_ADDR	,	V_25
i	,	V_23
stmmac_extra_stats	,	V_28
"\t CSR20 (offset 0x%x): 0x%08x\n"	,	L_3
ove_cntr	,	V_37
DMA_MISSED_FRAME_OVE_CNTR	,	V_38
dwmac100_dma_operation_mode	,	F_4
x	,	V_29
dma_tx	,	V_3
KERN_DEBUG	,	V_24
