{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657679529940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657679529945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 11:32:09 2022 " "Processing started: Wed Jul 13 11:32:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657679529945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679529945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_helloworld -c proj_qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_helloworld -c proj_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679529945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657679530498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657679530498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/proj_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/proj_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys " "Found entity 1: proj_qsys" {  } { { "proj_qsys/synthesis/proj_qsys.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: proj_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537093 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537103 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_003 " "Found entity 2: proj_qsys_mm_interconnect_0_router_003" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537104 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537106 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657679537108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537108 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router " "Found entity 2: proj_qsys_mm_interconnect_0_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_onchip_memory2_0 " "Found entity 1: proj_qsys_onchip_memory2_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0 " "Found entity 1: proj_qsys_nios2_gen2_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: proj_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: proj_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: proj_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: proj_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: proj_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: proj_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: proj_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: proj_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_nios2_gen2_0_cpu " "Found entity 21: proj_qsys_nios2_gen2_0_cpu" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: proj_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: proj_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537140 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_uart_0_scfifo_w " "Found entity 2: proj_qsys_jtag_uart_0_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537140 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537140 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_uart_0_scfifo_r " "Found entity 4: proj_qsys_jtag_uart_0_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537140 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag_uart_0 " "Found entity 5: proj_qsys_jtag_uart_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_qsys " "Elaborating entity \"proj_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657679537204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_uart_0 proj_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"proj_qsys_jtag_uart_0\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "jtag_uart_0" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_uart_0_scfifo_w proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"proj_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "the_proj_qsys_jtag_uart_0_scfifo_w" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "wfifo" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537392 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679537392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679537562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679537562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_uart_0_scfifo_r proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_r:the_proj_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"proj_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_r:the_proj_qsys_jtag_uart_0_scfifo_r\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "the_proj_qsys_jtag_uart_0_scfifo_r" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "proj_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679537819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679537819 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679537819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0 proj_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"proj_qsys_nios2_gen2_0\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios2_gen2_0" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "cpu" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_test_bench proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_test_bench:the_proj_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_test_bench:the_proj_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_test_bench" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_register_bank_a_module proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "proj_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538335 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679538335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679538373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679538373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_a_module:proj_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_register_bank_b_module proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_b_module:proj_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_register_bank_b_module:proj_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "proj_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538446 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679538446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_break proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:proj_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:proj_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_oci_im proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_nios2_ocimem proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538669 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679538669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679538707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679538707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_proj_qsys_nios2_gen2_0_cpu_nios2_ocimem\|proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" "the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_debug_slave_tck proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_proj_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_proj_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "proj_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679538807 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679538807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_cpu:cpu\|proj_qsys_nios2_gen2_0_cpu_nios2_oci:the_proj_qsys_nios2_gen2_0_cpu_nios2_oci\|proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679538994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_onchip_memory2_0 proj_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"proj_qsys_onchip_memory2_0\" for hierarchy \"proj_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "onchip_memory2_0" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"proj_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657679539041 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657679539041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgj1 " "Found entity 1: altsyncram_qgj1" {  } { { "db/altsyncram_qgj1.tdf" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/altsyncram_qgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679539079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679539079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgj1 proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated " "Elaborating entity \"altsyncram_qgj1\" for hierarchy \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0 proj_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proj_qsys_mm_interconnect_0\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "mm_interconnect_0" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router " "Elaborating entity \"proj_qsys_mm_interconnect_0_router\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router\|proj_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router\|proj_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router_001" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_001_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001\|proj_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001\|proj_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_002 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_002\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router_002" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_002_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002\|proj_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002\|proj_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_003 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_003\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router_003" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_003_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_003:router_003\|proj_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_003:router_003\|proj_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_demux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_demux_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_mux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_mux_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_demux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_mux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_mux_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_avalon_st_adapter proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"proj_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|proj_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_irq_mapper proj_qsys_irq_mapper:irq_mapper " "Elaborating entity \"proj_qsys_irq_mapper\" for hierarchy \"proj_qsys_irq_mapper:irq_mapper\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "irq_mapper" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "rst_controller" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/proj_qsys.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/JS/CNN-on-FPGA/Lab1-1/proj_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679539580 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1657679540107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.07.13.11:32:22 Progress: Loading sld84b3a435/alt_sld_fab_wrapper_hw.tcl " "2022.07.13.11:32:22 Progress: Loading sld84b3a435/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679542714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679544378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679544490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679545690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679545771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679545855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679545948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679545951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679545951 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1657679546633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld84b3a435/alt_sld_fab.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679546806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679546806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679546882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679546882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679546884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679546884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679546936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679546936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679547010 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679547010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679547010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/JS/CNN-on-FPGA/Lab1-1/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657679547067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679547067 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1657679548766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679549440 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657679549992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/JS/CNN-on-FPGA/Lab1-1/output_files/proj_qsys.map.smsg " "Generated suppressed messages file C:/JS/CNN-on-FPGA/Lab1-1/output_files/proj_qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679550300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657679552054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657679552054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1551 " "Implemented 1551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657679552210 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657679552210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1401 " "Implemented 1401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657679552210 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1657679552210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657679552210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5163 " "Peak virtual memory: 5163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657679552251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 11:32:32 2022 " "Processing ended: Wed Jul 13 11:32:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657679552251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657679552251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657679552251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657679552251 ""}
