Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Jun  5 09:06:55 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopCronometro_control_sets_placed.rpt
| Design       : TopCronometro
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               |                          |                1 |              2 |         2.00 |
|  aux_BUFG      |               |                          |                1 |              3 |         3.00 |
|  aux_BUFG      |               | reset_IBUF               |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG |               | u0/cuenta[3]_i_1__4_n_0  |                1 |              4 |         4.00 |
|  aux_BUFG      | u1/E[0]       | reset_IBUF               |                2 |              4 |         2.00 |
|  aux_BUFG      | u3/E[0]       | reset_IBUF               |                1 |              4 |         4.00 |
|  aux_BUFG      | u2/E[0]       | reset_IBUF               |                2 |              6 |         3.00 |
|  aux_BUFG      |               | u4/cuenta[13]_i_1__1_n_0 |                5 |             14 |         2.80 |
|  aux_BUFG      | u3/ce[0]      | reset_IBUF               |               20 |             71 |         3.55 |
+----------------+---------------+--------------------------+------------------+----------------+--------------+


