// Seed: 3146695227
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_4;
  assign id_4 = 1 - 1;
  assign id_1 = id_4;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    input tri id_6,
    output wire id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri1 id_11
);
  id_13 :
  assert property (@(posedge 1) 1)
  else $display(1);
  wire id_14;
  tri1 id_15 = id_0;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_13
  );
  assign modCall_1.type_5 = 0;
  wire id_16;
  id_17(
      1'b0, id_2
  );
endmodule
