<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='350' type='ArrayRef&lt;llvm::SlotIndex&gt; llvm::LiveIntervals::getRegMaskSlots() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='356' u='c' c='_ZNK4llvm13LiveIntervals22getRegMaskSlotsInBlockEj'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='287' u='c' c='_ZN4llvm14VirtRegAuxInfo16weightCalcHelperERNS_12LiveIntervalEPNS_9SlotIndexES4_'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='337'>// Register mask functions.
    //
    // Machine instructions may use a register mask operand to indicate that a
    // large number of registers are clobbered by the instruction.  This is
    // typically used for calls.
    //
    // For compile time performance reasons, these clobbers are not recorded in
    // the live intervals for individual physical registers.  Instead,
    // LiveIntervalAnalysis maintains a sorted list of instructions with
    // register mask operands.

    /// Returns a sorted array of slot indices of all instructions with
    /// register mask operands.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='897' u='c' c='_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE'/>
