Analysis & Synthesis report for bus
Sun Sep 05 03:44:54 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state
  9. State Machine - |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state
 10. State Machine - |top2|increment_module:INCREMENT|button_event1:BUTTON_EVENT1|state
 11. State Machine - |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 12. State Machine - |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 13. State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|burst_state
 14. State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|state
 15. State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 16. State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 17. State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state
 18. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state
 19. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 20. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 21. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state
 22. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state
 23. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 24. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 25. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state
 26. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state
 27. State Machine - |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state
 28. State Machine - |top2|bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state
 29. State Machine - |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 30. State Machine - |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 31. State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state
 32. State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state
 33. State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 34. State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 35. State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state
 36. State Machine - |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state
 37. State Machine - |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state
 38. Registers Removed During Synthesis
 39. Removed Registers Triggering Further Register Optimizations
 40. General Register Statistics
 41. Inverted Register Statistics
 42. Multiplexer Restructuring Statistics (Restructuring Performed)
 43. Parameter Settings for User Entity Instance: Top-level Entity: |top2
 44. Parameter Settings for User Entity Instance: scaledclock:CLK_DIV
 45. Parameter Settings for User Entity Instance: command_processor:COMMAND
 46. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE
 47. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT
 48. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX
 49. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX
 50. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT
 51. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
 52. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 53. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT
 54. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 55. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 56. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|bridge:BRIDGE
 57. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE
 58. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT
 59. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX
 60. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX
 61. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT
 62. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
 63. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 64. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT
 65. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 66. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 67. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE
 68. Parameter Settings for User Entity Instance: increment_module:INCREMENT
 69. Parameter Settings for User Entity Instance: increment_module:INCREMENT|slave_port:SLAVE_PORT
 70. Parameter Settings for User Entity Instance: increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
 71. Parameter Settings for User Entity Instance: increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 72. Parameter Settings for User Entity Instance: increment_module:INCREMENT|master_port:MASTER_PORT
 73. Parameter Settings for User Entity Instance: increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 74. Parameter Settings for User Entity Instance: increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 75. Parameter Settings for User Entity Instance: increment_module:INCREMENT|button_event1:BUTTON_EVENT1
 76. Parameter Settings for User Entity Instance: Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1
 77. Port Connectivity Checks: "Bus_interconnect:BUS"
 78. Port Connectivity Checks: "increment_module:INCREMENT|slave_port:SLAVE_PORT"
 79. Port Connectivity Checks: "increment_module:INCREMENT"
 80. Port Connectivity Checks: "bridge_module:OUTPUT_BRIDGE"
 81. Port Connectivity Checks: "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"
 82. Port Connectivity Checks: "bridge_module:INPUT_BRIDGE"
 83. Port Connectivity Checks: "command_processor:COMMAND|bin27:DISPLAY4"
 84. Port Connectivity Checks: "command_processor:COMMAND"
 85. Post-Synthesis Netlist Statistics for Top Partition
 86. Elapsed Time Per Partition
 87. Analysis & Synthesis Messages
 88. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 05 03:44:54 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; bus                                         ;
; Top-level Entity Name              ; top2                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,912                                       ;
;     Total combinational functions  ; 1,857                                       ;
;     Dedicated logic registers      ; 1,029                                       ;
; Total registers                    ; 1029                                        ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top2               ; bus                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------+---------+
; uart_tx.v                        ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v           ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v           ;         ;
; master_port.v                    ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v       ;         ;
; master_out_port.v                ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v   ;         ;
; master_in_port.v                 ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v    ;         ;
; Bus_mux.v                        ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v           ;         ;
; Bus_interconnect.v               ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v  ;         ;
; Bus_Arbiter.v                    ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v       ;         ;
; slave_out_port.v                 ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v    ;         ;
; slave_in_port.v                  ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v     ;         ;
; scaledclock.v                    ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v       ;         ;
; bin27.v                          ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v             ;         ;
; slave_port.v                     ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v        ;         ;
; button_event1.v                  ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v     ;         ;
; command_processor.v              ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v ;         ;
; uart_port.v                      ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v         ;         ;
; bridge.v                         ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v            ;         ;
; bridge_module.v                  ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v     ;         ;
; top2.v                           ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v              ;         ;
; increment_module.v               ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/increment_module.v  ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,912     ;
;                                             ;           ;
; Total combinational functions               ; 1857      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 795       ;
;     -- 3 input functions                    ; 208       ;
;     -- <=2 input functions                  ; 854       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1134      ;
;     -- arithmetic mode                      ; 723       ;
;                                             ;           ;
; Total registers                             ; 1029      ;
;     -- Dedicated logic registers            ; 1029      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 80        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 957       ;
; Total fan-out                               ; 10094     ;
; Average fan-out                             ; 3.31      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Entity Name       ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+-------------------+--------------+
; |top2                                      ; 1857 (2)            ; 1029 (0)                  ; 0           ; 0            ; 0       ; 0         ; 80   ; 0            ; |top2                                                                                    ; top2              ; work         ;
;    |Bus_interconnect:BUS|                  ; 47 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|Bus_interconnect:BUS                                                               ; Bus_interconnect  ; work         ;
;       |Bus_Arbiter:Bus_Arbiter1|           ; 37 (37)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1                                      ; Bus_Arbiter       ; work         ;
;       |Bus_mux:Bus_mux1|                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|Bus_interconnect:BUS|Bus_mux:Bus_mux1                                              ; Bus_mux           ; work         ;
;    |bridge_module:INPUT_BRIDGE|            ; 502 (0)             ; 323 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE                                                         ; bridge_module     ; work         ;
;       |bridge:BRIDGE|                      ; 106 (106)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE|bridge:BRIDGE                                           ; bridge            ; work         ;
;       |master_port:MASTER_PORT|            ; 183 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT                                 ; master_port       ; work         ;
;          |master_out_port:MASTER_OUT_PORT| ; 183 (183)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ; master_out_port   ; work         ;
;       |uart_port:UART_PORT|                ; 213 (0)             ; 151 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT                                     ; uart_port         ; work         ;
;          |uart_rx:UART_RX|                 ; 116 (116)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX                     ; uart_rx           ; work         ;
;          |uart_tx:UART_TX|                 ; 97 (97)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX                     ; uart_tx           ; work         ;
;    |bridge_module:OUTPUT_BRIDGE|           ; 508 (0)             ; 308 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE                                                        ; bridge_module     ; work         ;
;       |bridge:BRIDGE|                      ; 118 (118)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE                                          ; bridge            ; work         ;
;       |slave_port:SLAVE_PORT|              ; 172 (72)            ; 72 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT                                  ; slave_port        ; work         ;
;          |slave_in_port:SLAVE_IN_PORT|     ; 88 (88)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT      ; slave_in_port     ; work         ;
;          |slave_out_port:SLAVE_OUT_PORT|   ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT    ; slave_out_port    ; work         ;
;       |uart_port:UART_PORT|                ; 218 (0)             ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT                                    ; uart_port         ; work         ;
;          |uart_rx:UART_RX|                 ; 116 (116)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX                    ; uart_rx           ; work         ;
;          |uart_tx:UART_TX|                 ; 102 (102)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX                    ; uart_tx           ; work         ;
;    |command_processor:COMMAND|             ; 156 (94)            ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND                                                          ; command_processor ; work         ;
;       |bin27:DISPLAY1|                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY1                                           ; bin27             ; work         ;
;          |decoder:display|                 ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY1|decoder:display                           ; decoder           ; work         ;
;       |bin27:DISPLAY2|                     ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY2                                           ; bin27             ; work         ;
;          |decoder:display|                 ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY2|decoder:display                           ; decoder           ; work         ;
;       |bin27:DISPLAY3|                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY3                                           ; bin27             ; work         ;
;          |decoder:display|                 ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY3|decoder:display                           ; decoder           ; work         ;
;       |bin27:DISPLAY4|                     ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY4                                           ; bin27             ; work         ;
;          |decoder:display|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|command_processor:COMMAND|bin27:DISPLAY4|decoder:display                           ; decoder           ; work         ;
;    |increment_module:INCREMENT|            ; 599 (0)             ; 292 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT                                                         ; increment_module  ; work         ;
;       |button_event1:BUTTON_EVENT1|        ; 9 (9)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|button_event1:BUTTON_EVENT1                             ; button_event1     ; work         ;
;       |master_port:MASTER_PORT|            ; 434 (1)             ; 200 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT                                 ; master_port       ; work         ;
;          |master_in_port:MASTER_IN_PORT|   ; 112 (112)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT   ; master_in_port    ; work         ;
;          |master_out_port:MASTER_OUT_PORT| ; 321 (321)           ; 131 (131)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ; master_out_port   ; work         ;
;       |slave_port:SLAVE_PORT|              ; 156 (72)            ; 64 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT                                   ; slave_port        ; work         ;
;          |slave_in_port:SLAVE_IN_PORT|     ; 72 (72)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT       ; slave_in_port     ; work         ;
;          |slave_out_port:SLAVE_OUT_PORT|   ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT     ; slave_out_port    ; work         ;
;    |scaledclock:CLK_DIV|                   ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|scaledclock:CLK_DIV                                                                ; scaledclock       ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state                                                                                                                                                                                                                                     ;
+-------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-------------------------------------+-------------------------------------+--------------------------+
; Name                                ; arbiter_state.SPLIT_BUSY_STATE ; arbiter_state.SPLIT_M2_GRANT_STATE ; arbiter_state.SPLIT_M1_GRANT_STATE ; arbiter_state.SPLIT_IDLE_STATE ; arbiter_state.BUS_BUSY_STATE ; arbiter_state.MASTER2_REQUEST_STATE ; arbiter_state.MASTER1_REQUEST_STATE ; arbiter_state.IDLE_STATE ;
+-------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-------------------------------------+-------------------------------------+--------------------------+
; arbiter_state.IDLE_STATE            ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                                   ; 0                                   ; 0                        ;
; arbiter_state.MASTER1_REQUEST_STATE ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                                   ; 1                                   ; 1                        ;
; arbiter_state.MASTER2_REQUEST_STATE ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 1                                   ; 0                                   ; 1                        ;
; arbiter_state.BUS_BUSY_STATE        ; 0                              ; 0                                  ; 0                                  ; 0                              ; 1                            ; 0                                   ; 0                                   ; 1                        ;
; arbiter_state.SPLIT_IDLE_STATE      ; 0                              ; 0                                  ; 0                                  ; 1                              ; 0                            ; 0                                   ; 0                                   ; 1                        ;
; arbiter_state.SPLIT_M1_GRANT_STATE  ; 0                              ; 0                                  ; 1                                  ; 0                              ; 0                            ; 0                                   ; 0                                   ; 1                        ;
; arbiter_state.SPLIT_M2_GRANT_STATE  ; 0                              ; 1                                  ; 0                                  ; 0                              ; 0                            ; 0                                   ; 0                                   ; 1                        ;
; arbiter_state.SPLIT_BUSY_STATE      ; 1                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                                   ; 0                                   ; 1                        ;
+-------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-------------------------------------+-------------------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state           ;
+------------------------+---------------------+------------------------+------------------------+
; Name                   ; slave_addr_state.00 ; slave_addr_state.addr2 ; slave_addr_state.addr1 ;
+------------------------+---------------------+------------------------+------------------------+
; slave_addr_state.00    ; 0                   ; 0                      ; 0                      ;
; slave_addr_state.addr1 ; 1                   ; 0                      ; 1                      ;
; slave_addr_state.addr2 ; 1                   ; 1                      ; 0                      ;
+------------------------+---------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|button_event1:BUTTON_EVENT1|state ;
+-------------------+----------+------------------+----------------------------------+
; Name              ; state.00 ; state.READ_EVENT ; state.WRITE_EVENT                ;
+-------------------+----------+------------------+----------------------------------+
; state.00          ; 0        ; 0                ; 0                                ;
; state.WRITE_EVENT ; 1        ; 0                ; 1                                ;
; state.READ_EVENT  ; 1        ; 1                ; 0                                ;
+-------------------+----------+------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; Name                           ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.FIRST_BIT_BURST ; state.WAIT_BUS ; state.TRANSMIT_ADDR ; state.TRANSMIT_DATA ; state.TRANSMIT_BURST_FIRST_BIT ; state.TRANSMIT_BURST_DATA ; state.TRANSMIT_BURST_ADDR ; state.TRANSMIT_ADDR_DATA ; state.TRANSMIT_BURST_ADDR_DATA ; state.WAIT_HANDSHAKE ; state.WAIT_APPROVAL ; state.TRANSMIT_SELECT ; state.WAIT_ARBITOR ; state.00000 ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; state.00000                    ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 0           ;
; state.WAIT_ARBITOR             ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 1                  ; 1           ;
; state.TRANSMIT_SELECT          ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 1                     ; 0                  ; 1           ;
; state.WAIT_APPROVAL            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 1                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE           ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 1                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR_DATA ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 1                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR_DATA       ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 1                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 1                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_DATA      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 1                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_FIRST_BIT ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 1                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 1                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 1                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_BUS                 ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 1              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FIRST_BIT_BURST          ; 0               ; 0            ; 0                         ; 0                          ; 1                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE_BURST     ; 0               ; 0            ; 0                         ; 1                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA_BURST      ; 0               ; 0            ; 1                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FINISH                   ; 0               ; 1            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.READ_WAIT                ; 1               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                 ;
+----------------------+-----------+--------------------+------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                    ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                    ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                    ;
+----------------------+-----------+--------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|burst_state ;
+-------------------------------+----------------------------------------------------+
; Name                          ; burst_state.BURST_BIT_RECIEVE                      ;
+-------------------------------+----------------------------------------------------+
; burst_state.000               ; 0                                                  ;
; burst_state.BURST_BIT_RECIEVE ; 1                                                  ;
+-------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|state ;
+-----------------+-------------+-------------+-----------+--------------------+
; Name            ; state.VALID ; state.SPLIT ; state.001 ; state.BURST_END    ;
+-----------------+-------------+-------------+-----------+--------------------+
; state.001       ; 0           ; 0           ; 0         ; 0                  ;
; state.SPLIT     ; 0           ; 1           ; 1         ; 0                  ;
; state.VALID     ; 1           ; 0           ; 1         ; 0                  ;
; state.BURST_END ; 0           ; 0           ; 1         ; 1                  ;
+-----------------+-------------+-------------+-----------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------------+--------------------------+-----------------+-----------------------------------------+
; Name                     ; data_state.DATA_TRANSMIT ; data_state.IDLE ; data_state.0000                         ;
+--------------------------+--------------------------+-----------------+-----------------------------------------+
; data_state.IDLE          ; 0                        ; 0               ; 0                                       ;
; data_state.DATA_TRANSMIT ; 1                        ; 1               ; 0                                       ;
; data_state.0000          ; 0                        ; 1               ; 1                                       ;
+--------------------------+--------------------------+-----------------+-----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+-------------------------+---------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RECIEVE ; data_state.DATA_BURST_GAP             ;
+---------------------------+-----------------+-------------------------+---------------------------------------+
; data_state.1101           ; 0               ; 0                       ; 0                                     ;
; data_state.DATA_BURST_GAP ; 1               ; 0                       ; 1                                     ;
; data_state.DATA_RECIEVE   ; 1               ; 1                       ; 0                                     ;
+---------------------------+-----------------+-------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state                           ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; Name                           ; addr_state.ADDR_RECIEVE ; addr_state.ADDR_WAIT_HANDSHAKE ; addr_state.ADDR_INC_BURST ; addr_state.1101 ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; addr_state.1101                ; 0                       ; 0                              ; 0                         ; 0               ;
; addr_state.ADDR_INC_BURST      ; 0                       ; 0                              ; 1                         ; 1               ;
; addr_state.ADDR_WAIT_HANDSHAKE ; 0                       ; 1                              ; 0                         ; 1               ;
; addr_state.ADDR_RECIEVE        ; 1                       ; 0                              ; 0                         ; 1               ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state                                                   ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; Name                  ; u_state.UART_ACK_IN ; u_state.UART_ACK_OUT ; u_state.UART_DATA_OUT ; u_state.000 ; u_state.U_WAIT ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; u_state.000           ; 0                   ; 0                    ; 0                     ; 0           ; 0              ;
; u_state.UART_DATA_OUT ; 0                   ; 0                    ; 1                     ; 1           ; 0              ;
; u_state.UART_ACK_OUT  ; 0                   ; 1                    ; 0                     ; 1           ; 0              ;
; u_state.UART_ACK_IN   ; 1                   ; 0                    ; 0                     ; 1           ; 0              ;
; u_state.U_WAIT        ; 0                   ; 0                    ; 0                     ; 1           ; 1              ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; Name                           ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.FIRST_BIT_BURST ; state.WAIT_BUS ; state.TRANSMIT_ADDR ; state.TRANSMIT_DATA ; state.TRANSMIT_BURST_FIRST_BIT ; state.TRANSMIT_BURST_DATA ; state.TRANSMIT_BURST_ADDR ; state.TRANSMIT_ADDR_DATA ; state.TRANSMIT_BURST_ADDR_DATA ; state.WAIT_HANDSHAKE ; state.WAIT_APPROVAL ; state.TRANSMIT_SELECT ; state.WAIT_ARBITOR ; state.00000 ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; state.00000                    ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 0           ;
; state.WAIT_ARBITOR             ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 1                  ; 1           ;
; state.TRANSMIT_SELECT          ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 1                     ; 0                  ; 1           ;
; state.WAIT_APPROVAL            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 1                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE           ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 1                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR_DATA ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 1                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR_DATA       ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 1                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 1                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_DATA      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 1                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_FIRST_BIT ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 1                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 1                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 1                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_BUS                 ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 1              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FIRST_BIT_BURST          ; 0               ; 0            ; 0                         ; 0                          ; 1                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE_BURST     ; 0               ; 0            ; 0                         ; 1                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA_BURST      ; 0               ; 0            ; 1                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FINISH                   ; 0               ; 1            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.READ_WAIT                ; 1               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+-------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                  ;
+----------------------+-----------+--------------------+-------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                     ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                     ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                     ;
+----------------------+-----------+--------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; burst_state.BURST_BIT_RECIEVE                       ;
+-------------------------------+-----------------------------------------------------+
; burst_state.000               ; 0                                                   ;
; burst_state.BURST_BIT_RECIEVE ; 1                                                   ;
+-------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state ;
+-----------------+-------------+-------------+-----------+---------------------+
; Name            ; state.VALID ; state.SPLIT ; state.001 ; state.BURST_END     ;
+-----------------+-------------+-------------+-----------+---------------------+
; state.001       ; 0           ; 0           ; 0         ; 0                   ;
; state.SPLIT     ; 0           ; 1           ; 1         ; 0                   ;
; state.VALID     ; 1           ; 0           ; 1         ; 0                   ;
; state.BURST_END ; 0           ; 0           ; 1         ; 1                   ;
+-----------------+-------------+-------------+-----------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------------+--------------------------+-----------------+------------------------------------------+
; Name                     ; data_state.DATA_TRANSMIT ; data_state.IDLE ; data_state.0000                          ;
+--------------------------+--------------------------+-----------------+------------------------------------------+
; data_state.IDLE          ; 0                        ; 0               ; 0                                        ;
; data_state.DATA_TRANSMIT ; 1                        ; 1               ; 0                                        ;
; data_state.0000          ; 0                        ; 1               ; 1                                        ;
+--------------------------+--------------------------+-----------------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+-------------------------+----------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RECIEVE ; data_state.DATA_BURST_GAP              ;
+---------------------------+-----------------+-------------------------+----------------------------------------+
; data_state.1101           ; 0               ; 0                       ; 0                                      ;
; data_state.DATA_BURST_GAP ; 1               ; 0                       ; 1                                      ;
; data_state.DATA_RECIEVE   ; 1               ; 1                       ; 0                                      ;
+---------------------------+-----------------+-------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state                          ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; Name                           ; addr_state.ADDR_RECIEVE ; addr_state.ADDR_WAIT_HANDSHAKE ; addr_state.ADDR_INC_BURST ; addr_state.1101 ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; addr_state.1101                ; 0                       ; 0                              ; 0                         ; 0               ;
; addr_state.ADDR_INC_BURST      ; 0                       ; 0                              ; 1                         ; 1               ;
; addr_state.ADDR_WAIT_HANDSHAKE ; 0                       ; 1                              ; 0                         ; 1               ;
; addr_state.ADDR_RECIEVE        ; 1                       ; 0                              ; 0                         ; 1               ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state      ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0            ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0            ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0            ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0            ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1            ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state      ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0            ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0            ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0            ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0            ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1            ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state                                                    ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; Name                  ; u_state.UART_ACK_IN ; u_state.UART_ACK_OUT ; u_state.UART_DATA_OUT ; u_state.000 ; u_state.U_WAIT ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; u_state.000           ; 0                   ; 0                    ; 0                     ; 0           ; 0              ;
; u_state.UART_DATA_OUT ; 0                   ; 0                    ; 1                     ; 1           ; 0              ;
; u_state.UART_ACK_OUT  ; 0                   ; 1                    ; 0                     ; 1           ; 0              ;
; u_state.UART_ACK_IN   ; 1                   ; 0                    ; 0                     ; 1           ; 0              ;
; u_state.U_WAIT        ; 0                   ; 0                    ; 0                     ; 1           ; 1              ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; Name                           ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.FIRST_BIT_BURST ; state.WAIT_BUS ; state.TRANSMIT_ADDR ; state.TRANSMIT_DATA ; state.TRANSMIT_BURST_FIRST_BIT ; state.TRANSMIT_BURST_DATA ; state.TRANSMIT_BURST_ADDR ; state.TRANSMIT_ADDR_DATA ; state.TRANSMIT_BURST_ADDR_DATA ; state.WAIT_HANDSHAKE ; state.WAIT_APPROVAL ; state.TRANSMIT_SELECT ; state.WAIT_ARBITOR ; state.00000 ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; state.00000                    ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 0           ;
; state.WAIT_ARBITOR             ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 1                  ; 1           ;
; state.TRANSMIT_SELECT          ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 1                     ; 0                  ; 1           ;
; state.WAIT_APPROVAL            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 1                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE           ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 1                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR_DATA ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 1                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR_DATA       ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 1                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 1                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_DATA      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 1                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_FIRST_BIT ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 1                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 1                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 1                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_BUS                 ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 1              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FIRST_BIT_BURST          ; 0               ; 0            ; 0                         ; 0                          ; 1                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE_BURST     ; 0               ; 0            ; 0                         ; 1                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA_BURST      ; 0               ; 0            ; 1                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FINISH                   ; 0               ; 1            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.READ_WAIT                ; 1               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                 ;
+----------------------+-----------+--------------------+------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                    ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                    ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                    ;
+----------------------+-----------+--------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state ;
+-------------------------------+----------------------------------------------------+
; Name                          ; burst_state.BURST_BIT_RECIEVE                      ;
+-------------------------------+----------------------------------------------------+
; burst_state.000               ; 0                                                  ;
; burst_state.BURST_BIT_RECIEVE ; 1                                                  ;
+-------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state ;
+-----------------+-------------+-------------+-----------+--------------------+
; Name            ; state.VALID ; state.SPLIT ; state.001 ; state.BURST_END    ;
+-----------------+-------------+-------------+-----------+--------------------+
; state.001       ; 0           ; 0           ; 0         ; 0                  ;
; state.SPLIT     ; 0           ; 1           ; 1         ; 0                  ;
; state.VALID     ; 1           ; 0           ; 1         ; 0                  ;
; state.BURST_END ; 0           ; 0           ; 1         ; 1                  ;
+-----------------+-------------+-------------+-----------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------------+--------------------------+-----------------+-----------------------------------------+
; Name                     ; data_state.DATA_TRANSMIT ; data_state.IDLE ; data_state.0000                         ;
+--------------------------+--------------------------+-----------------+-----------------------------------------+
; data_state.IDLE          ; 0                        ; 0               ; 0                                       ;
; data_state.DATA_TRANSMIT ; 1                        ; 1               ; 0                                       ;
; data_state.0000          ; 0                        ; 1               ; 1                                       ;
+--------------------------+--------------------------+-----------------+-----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+-------------------------+---------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RECIEVE ; data_state.DATA_BURST_GAP             ;
+---------------------------+-----------------+-------------------------+---------------------------------------+
; data_state.1101           ; 0               ; 0                       ; 0                                     ;
; data_state.DATA_BURST_GAP ; 1               ; 0                       ; 1                                     ;
; data_state.DATA_RECIEVE   ; 1               ; 1                       ; 0                                     ;
+---------------------------+-----------------+-------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state                           ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; Name                           ; addr_state.ADDR_RECIEVE ; addr_state.ADDR_WAIT_HANDSHAKE ; addr_state.ADDR_INC_BURST ; addr_state.1101 ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; addr_state.1101                ; 0                       ; 0                              ; 0                         ; 0               ;
; addr_state.ADDR_INC_BURST      ; 0                       ; 0                              ; 1                         ; 1               ;
; addr_state.ADDR_WAIT_HANDSHAKE ; 0                       ; 1                              ; 0                         ; 1               ;
; addr_state.ADDR_RECIEVE        ; 1                       ; 0                              ; 0                         ; 1               ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state       ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0            ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0            ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0            ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0            ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1            ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state       ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0            ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0            ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0            ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0            ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1            ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                   ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                     ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                           ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                          ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                               ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                           ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0..7]                            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_burst_num[0..11]                                                       ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_slave_select[1]                                                         ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_slave_select[0]                                                         ; Stuck at VCC due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_burst_num[0..11]                                                        ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[0,1,4,5]                                                       ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst[0..12]                                                      ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[0,1,4,5]                                  ; Stuck at GND due to stuck port data_in                                                                          ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_grant[1]                                                    ; Merged with Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_grant[0]                                     ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_m1_grant                                                    ; Merged with Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_grant[0]                                     ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_m2_grant                                                    ; Merged with Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_grant[0]                                     ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_slave_sel[0,1]                                              ; Merged with Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_grant[0]                                     ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[3,6,7]                                    ; Merged with bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                         ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[3,6,7]                                                         ; Merged with bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                              ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|previous_grant[0]                                                    ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_instruction[0]                                                         ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[0]                                                          ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|tx_data                             ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|tx_data                            ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[7]                           ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[7]                                                   ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0..31]               ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0..31]                ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|counterReg[0..3]                                                  ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]             ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[0..3]                                                 ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]              ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[0..3]                                                  ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                     ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                       ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE               ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FIRST_BIT_BURST          ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                     ; Lost fanout                                                                                                     ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state~4                                                      ; Lost fanout                                                                                                     ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state~5                                                      ; Lost fanout                                                                                                     ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state~6                                                      ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                         ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                         ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                         ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                         ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                         ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                           ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|burst_state~5                                                     ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|burst_state~6                                                     ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|state~2                                                           ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|state~3                                                           ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                        ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                        ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                          ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~6                          ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~7                          ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~8                          ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state~4                                                                ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state~5                                                                ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                        ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                        ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                        ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                        ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                        ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                          ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~5                                                    ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                                    ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state~2                                                          ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state~3                                                          ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                       ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                       ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                         ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~6                         ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~7                         ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~8                         ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~4                                            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~5                                            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~4                                            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~5                                            ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state~4                                                                 ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state~5                                                                 ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                         ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                         ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                         ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                         ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                         ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                           ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~5                                                     ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                                     ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state~2                                                           ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state~3                                                           ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                        ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                        ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                          ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~6                          ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~7                          ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~8                          ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~4                                             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~5                                             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~4                                             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~5                                             ; Lost fanout                                                                                                     ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                     ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                    ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                            ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FIRST_BIT_BURST           ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                          ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0..31]                   ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[0..31]                  ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                     ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2..4]                                           ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0..3]                    ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..11]                  ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_valid                                                       ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                       ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]                  ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]                    ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                        ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_state                                                                  ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[0,1]                                            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                    ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_SELECT          ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_FIRST_BIT ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR            ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST     ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST      ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                   ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT                ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE             ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA               ; Lost fanout                                                                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                        ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RECIEVE                                     ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.BURST_END                                                   ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                         ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.SPLIT                                                       ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.VALID                                                       ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT            ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                       ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR_INC_BURST             ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE        ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR_RECIEVE               ; Lost fanout                                                                                                     ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.FINISH                                        ; Merged with bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|receive_sig                          ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.FINISH                                       ; Merged with bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|receive_sig                         ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT                 ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_FIRST_BIT  ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE              ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA                ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                      ; Stuck at VCC due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                      ; Stuck at GND due to stuck port clock_enable                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                           ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                         ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST      ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST       ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[0..6]                   ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[0..6]                        ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[0..6]                                                ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num                    ; Stuck at GND due to stuck port data_in                                                                          ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                         ; Stuck at GND due to stuck port data_in                                                                          ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                      ; Merged with increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA ;
; Total Number of Removed Registers = 522                                                                            ;                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                              ;
+----------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[0]                                                ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                         ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[29],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[28],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[27],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[26],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[25],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[24],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[23],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[22],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[21],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[20],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[19],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[18],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[17],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[16],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[15],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[14],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[13],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[12],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[11],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[10],                         ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[9],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[8],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[7],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[6],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[5],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[4],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[3],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[2],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[1],                          ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0]                           ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|tx_data                   ; Stuck at GND              ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[7],                           ;
;                                                                                                          ; due to stuck port data_in ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[7],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[0],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[1],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[3],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[2],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[6],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[5],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|temp_data[4],                      ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[0],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[1],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[3],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[2],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[6],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[5],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|data[4],                           ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[0],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[1],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[3],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[2],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[6],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[5],                                                   ;
;                                                                                                          ;                           ; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|rx_val[4]                                                    ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0],                               ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1],                               ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[5],                                                             ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[4],                                                             ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[1],                                                             ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[0],                                                             ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[5],                                        ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[4],                                        ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[1],                                        ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[0],                                        ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                        ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4              ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                          ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                        ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                        ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[29],                        ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[28],                        ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[27],                        ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_FIRST_BIT, ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST,      ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT,                ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE,             ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA                ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst[0]                                                ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[4],                                              ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[3],                                              ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2],                                              ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done,                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[1],                                              ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[0]                                               ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[3]                                           ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[2],                                                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[1],                                                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[0],                                                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1],                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                        ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR   ; Stuck at GND              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000,                    ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA,      ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA,            ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR,            ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                    ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                 ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done,                               ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[3],                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2],                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                        ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[31]      ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[31],                     ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL,            ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE,           ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE           ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1],                     ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT             ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5              ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31],                      ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA,       ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR,      ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST      ;
; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_burst_num[11]                                                ; Stuck at GND              ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_instruction[1],                                                         ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done,                        ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|m_state                                                                   ;
; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_burst_num[11]                                                 ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                           ;
;                                                                                                          ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num,                    ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                          ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|counterReg[3]                                           ; Lost Fanouts              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|counterReg[2],                                                     ;
;                                                                                                          ;                           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|counterReg[1],                                                     ;
;                                                                                                          ;                           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|counterReg[0]                                                      ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[3]                                          ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[2],                                                    ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[1],                                                    ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|counterReg[0]                                                     ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6              ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30],                      ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29],                      ;
;                                                                                                          ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[30]                      ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state~2                                                 ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.BURST_END,                                                   ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                          ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state~3                                                 ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.SPLIT,                                                       ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|state.VALID                                                        ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~6                ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR_INC_BURST,             ;
;                                                                                                          ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE         ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                   ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                        ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst[12]                                               ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_valid                                                        ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101             ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP              ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                           ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RECIEVE                                      ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~8                ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR_RECIEVE                ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FIRST_BIT_BURST ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST       ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE    ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                       ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                     ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA      ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                          ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1029  ;
; Number of registers using Synchronous Clear  ; 681   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 938   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 809   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; command_processor:COMMAND|master[0]                                                             ; 4       ;
; command_processor:COMMAND|slave[0]                                                              ; 5       ;
; command_processor:COMMAND|burst_num2[0]                                                         ; 1       ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle          ; 7       ;
; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle          ; 7       ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle         ; 6       ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle         ; 6       ;
; command_processor:COMMAND|burst_num[0]                                                          ; 2       ;
; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready ; 2       ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready ; 2       ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_2                        ; 14      ;
; increment_module:INCREMENT|button_event1:BUTTON_EVENT1|slave_select[0]                          ; 1       ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_1                        ; 1       ;
; command_processor:COMMAND|slave2[0]                                                             ; 1       ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_2                       ; 14      ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_1                       ; 1       ;
; Total number of inverted registers = 16                                                         ;         ;
+-------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[0]                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[4]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[19]        ;
; 9:1                ; 20 bits   ; 120 LEs       ; 20 LEs               ; 100 LEs                ; Yes        ; |top2|command_processor:COMMAND|burst_num2[10]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top2|increment_module:INCREMENT|button_event1:BUTTON_EVENT1|instruction[0]                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[2]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[15]         ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |top2|command_processor:COMMAND|data[1]                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[16]                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[1]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[23]                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[10]                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[23]                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[30]                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[30] ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[8]          ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8]      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[2]     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[6]                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[16]                       ;
; 12:1               ; 11 bits   ; 88 LEs        ; 33 LEs               ; 55 LEs                 ; Yes        ; |top2|command_processor:COMMAND|burst_num[4]                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[17]                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[3]      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[5]                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[19]                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]                                            ;
; 9:1                ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[20]     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|bus_grant[1]                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel[0]                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en        ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[24]      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[17]      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top2|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|m2_grant                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[4]    ;
; 26:1               ; 32 bits   ; 544 LEs       ; 32 LEs               ; 512 LEs                ; Yes        ; |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14]      ;
; 30:1               ; 32 bits   ; 640 LEs       ; 32 LEs               ; 608 LEs                ; Yes        ; |top2|increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]        ;
; 30:1               ; 32 bits   ; 640 LEs       ; 32 LEs               ; 608 LEs                ; Yes        ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21]       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |top2|command_processor:COMMAND|burst_num2[0]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top2|Bus_interconnect:BUS|Bus_mux:Bus_mux1|m2_slave_valid                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top2|Bus_interconnect:BUS|Bus_mux:Bus_mux1|s2_read_en                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top2|Bus_interconnect:BUS|Bus_mux:Bus_mux1|s1_master_valid                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top2|Bus_interconnect:BUS|Bus_mux:Bus_mux1|m1_slave_ready                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top2|command_processor:COMMAND|display_val2[2]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top2|command_processor:COMMAND|display_val3[2]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top2|command_processor:COMMAND|display_val1[0]                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top2|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top2|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                              ;
; ADDR_LEN       ; 12    ; Signed Integer                              ;
; DATA_LEN       ; 8     ; Signed Integer                              ;
; BURST_LEN      ; 12    ; Signed Integer                              ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                              ;
; MAX_COUNT      ; 50000 ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scaledclock:CLK_DIV ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; maxcount       ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: command_processor:COMMAND ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                ;
; ADDR_LEN       ; 12    ; Signed Integer                                ;
; DATA_LEN       ; 8     ; Signed Integer                                ;
; BURST_LEN      ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                 ;
; ADDR_LEN       ; 12    ; Signed Integer                                 ;
; DATA_LEN       ; 8     ; Signed Integer                                 ;
; BURST_LEN      ; 12    ; Signed Integer                                 ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                 ;
; MAX_COUNT      ; 50000 ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT ;
+-------------------+-------+-------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                              ;
+-------------------+-------+-------------------------------------------------------------------+
; IDLE              ; 0     ; Signed Integer                                                    ;
; NORMAL            ; 1     ; Signed Integer                                                    ;
; SPLIT             ; 2     ; Signed Integer                                                    ;
; VALID             ; 3     ; Signed Integer                                                    ;
; BURST_END         ; 4     ; Signed Integer                                                    ;
; BURST_BIT_RECIEVE ; 5     ; Signed Integer                                                    ;
+-------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; IDLE                ; 13    ; Signed Integer                                                                              ;
; ADDR_RECIEVE        ; 1     ; Signed Integer                                                                              ;
; ADDR_INC_BURST      ; 2     ; Signed Integer                                                                              ;
; DATA_RECIEVE        ; 3     ; Signed Integer                                                                              ;
; DATA_BURST_GAP      ; 4     ; Signed Integer                                                                              ;
; DATA_RECIEVE_BURST  ; 5     ; Signed Integer                                                                              ;
; ADDR_WAIT_HANDSHAKE ; 6     ; Signed Integer                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+---------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------+
; IDLE                ; 1101  ; Unsigned Binary                                                                               ;
; DATA_TRANSMIT       ; 0001  ; Unsigned Binary                                                                               ;
; DATA_TRANSMIT_BURST ; 0010  ; Unsigned Binary                                                                               ;
+---------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                         ;
; ADDR_LEN       ; 12    ; Signed Integer                                                         ;
; DATA_LEN       ; 8     ; Signed Integer                                                         ;
; BURST_LEN      ; 12    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                                       ;
; BURST_LEN      ; 12    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                         ;
; ADDR_LEN       ; 12    ; Signed Integer                                                                                         ;
; DATA_LEN       ; 8     ; Signed Integer                                                                                         ;
; BURST_LEN      ; 12    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|bridge:BRIDGE ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                               ;
; ADDR_LEN       ; 12    ; Signed Integer                                               ;
; DATA_LEN       ; 8     ; Signed Integer                                               ;
; BURST_LEN      ; 12    ; Signed Integer                                               ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                               ;
; MAX_COUNT      ; 50000 ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                  ;
; ADDR_LEN       ; 12    ; Signed Integer                                  ;
; DATA_LEN       ; 8     ; Signed Integer                                  ;
; BURST_LEN      ; 12    ; Signed Integer                                  ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                  ;
; MAX_COUNT      ; 50000 ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                      ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                      ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                      ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT ;
+-------------------+-------+--------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                               ;
+-------------------+-------+--------------------------------------------------------------------+
; IDLE              ; 0     ; Signed Integer                                                     ;
; NORMAL            ; 1     ; Signed Integer                                                     ;
; SPLIT             ; 2     ; Signed Integer                                                     ;
; VALID             ; 3     ; Signed Integer                                                     ;
; BURST_END         ; 4     ; Signed Integer                                                     ;
; BURST_BIT_RECIEVE ; 5     ; Signed Integer                                                     ;
+-------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
; IDLE                ; 13    ; Signed Integer                                                                               ;
; ADDR_RECIEVE        ; 1     ; Signed Integer                                                                               ;
; ADDR_INC_BURST      ; 2     ; Signed Integer                                                                               ;
; DATA_RECIEVE        ; 3     ; Signed Integer                                                                               ;
; DATA_BURST_GAP      ; 4     ; Signed Integer                                                                               ;
; DATA_RECIEVE_BURST  ; 5     ; Signed Integer                                                                               ;
; ADDR_WAIT_HANDSHAKE ; 6     ; Signed Integer                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; IDLE                ; 1101  ; Unsigned Binary                                                                                ;
; DATA_TRANSMIT       ; 0001  ; Unsigned Binary                                                                                ;
; DATA_TRANSMIT_BURST ; 0010  ; Unsigned Binary                                                                                ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                          ;
; ADDR_LEN       ; 12    ; Signed Integer                                                          ;
; DATA_LEN       ; 8     ; Signed Integer                                                          ;
; BURST_LEN      ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                                        ;
; BURST_LEN      ; 12    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                          ;
; ADDR_LEN       ; 12    ; Signed Integer                                                                                          ;
; DATA_LEN       ; 8     ; Signed Integer                                                                                          ;
; BURST_LEN      ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                ;
; ADDR_LEN       ; 12    ; Signed Integer                                                ;
; DATA_LEN       ; 8     ; Signed Integer                                                ;
; BURST_LEN      ; 12    ; Signed Integer                                                ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                ;
; MAX_COUNT      ; 50000 ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                 ;
; ADDR_LEN       ; 12    ; Signed Integer                                 ;
; DATA_LEN       ; 8     ; Signed Integer                                 ;
; BURST_LEN      ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|slave_port:SLAVE_PORT ;
+-------------------+-------+-------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                              ;
+-------------------+-------+-------------------------------------------------------------------+
; IDLE              ; 0     ; Signed Integer                                                    ;
; NORMAL            ; 1     ; Signed Integer                                                    ;
; SPLIT             ; 2     ; Signed Integer                                                    ;
; VALID             ; 3     ; Signed Integer                                                    ;
; BURST_END         ; 4     ; Signed Integer                                                    ;
; BURST_BIT_RECIEVE ; 5     ; Signed Integer                                                    ;
+-------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; IDLE                ; 13    ; Signed Integer                                                                              ;
; ADDR_RECIEVE        ; 1     ; Signed Integer                                                                              ;
; ADDR_INC_BURST      ; 2     ; Signed Integer                                                                              ;
; DATA_RECIEVE        ; 3     ; Signed Integer                                                                              ;
; DATA_BURST_GAP      ; 4     ; Signed Integer                                                                              ;
; DATA_RECIEVE_BURST  ; 5     ; Signed Integer                                                                              ;
; ADDR_WAIT_HANDSHAKE ; 6     ; Signed Integer                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+---------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------+
; IDLE                ; 1101  ; Unsigned Binary                                                                               ;
; DATA_TRANSMIT       ; 0001  ; Unsigned Binary                                                                               ;
; DATA_TRANSMIT_BURST ; 0010  ; Unsigned Binary                                                                               ;
+---------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|master_port:MASTER_PORT ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                         ;
; ADDR_LEN       ; 12    ; Signed Integer                                                         ;
; DATA_LEN       ; 8     ; Signed Integer                                                         ;
; BURST_LEN      ; 12    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                                       ;
; BURST_LEN      ; 12    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                         ;
; ADDR_LEN       ; 12    ; Signed Integer                                                                                         ;
; DATA_LEN       ; 8     ; Signed Integer                                                                                         ;
; BURST_LEN      ; 12    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_module:INCREMENT|button_event1:BUTTON_EVENT1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                             ;
; ADDR_LEN       ; 12    ; Signed Integer                                                             ;
; DATA_LEN       ; 8     ; Signed Integer                                                             ;
; BURST_LEN      ; 12    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1 ;
+-----------------------+-------+------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                       ;
+-----------------------+-------+------------------------------------------------------------+
; IDLE_STATE            ; 000   ; Unsigned Binary                                            ;
; MASTER1_REQUEST_STATE ; 001   ; Unsigned Binary                                            ;
; MASTER2_REQUEST_STATE ; 010   ; Unsigned Binary                                            ;
; BUS_BUSY_STATE        ; 011   ; Unsigned Binary                                            ;
; SPLIT_IDLE_STATE      ; 100   ; Unsigned Binary                                            ;
; SPLIT_M1_GRANT_STATE  ; 101   ; Unsigned Binary                                            ;
; SPLIT_M2_GRANT_STATE  ; 110   ; Unsigned Binary                                            ;
; SPLIT_BUSY_STATE      ; 111   ; Unsigned Binary                                            ;
; idle                  ; 0     ; Signed Integer                                             ;
; addr1                 ; 1     ; Signed Integer                                             ;
; addr2                 ; 2     ; Signed Integer                                             ;
+-----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus_interconnect:BUS"                                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; s1_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_rst          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_rst          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rst          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_master_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_master_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rx_address   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rx_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_write_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_read_en      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rx_burst_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "increment_module:INCREMENT|slave_port:SLAVE_PORT"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; address     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_en_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_en_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "increment_module:INCREMENT"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; s_slave_delay ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_split_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bridge_module:OUTPUT_BRIDGE"                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_slave_delay      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s_split_en         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; m_arbitor_busy     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_bus_busy         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_approval_grant   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_approval_request ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_tx_slave_select  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_trans_done       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_rx_data          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_tx_address       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_tx_data          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_tx_burst_num     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_slave_valid      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_slave_ready      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_master_valid     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_master_ready     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_write_en         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_read_en          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; write_en_in1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bridge_module:INPUT_BRIDGE"                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_slave_delay  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_read_en      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_write_en     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_master_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_master_valid ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_slave_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; s_slave_ready  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; s_rx_address   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_rx_data      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_rx_burst     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_tx_data      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; s_split_en     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "command_processor:COMMAND|bin27:DISPLAY4" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; io_bin[3] ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "command_processor:COMMAND"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; display_val4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; address1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; burst_num1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 1029                        ;
;     CLR               ; 160                         ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 121                         ;
;     ENA CLR SCLR      ; 634                         ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 1                           ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 1862                        ;
;     arith             ; 723                         ;
;         2 data inputs ; 675                         ;
;         3 data inputs ; 48                          ;
;     normal            ; 1139                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 160                         ;
;         4 data inputs ; 795                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Sep 05 03:44:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file uart_tb.v
    Info (12023): Found entity 1: UART_TB File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/UART_TB.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcdlab3.v
    Info (12023): Found entity 1: lcdlab3 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 40
    Info (12023): Found entity 2: LCD_display_string File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 367
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_slow.v
    Info (12023): Found entity 1: slave_port_slow File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_slow.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_slow.v
    Info (12023): Found entity 1: slave_4k_slow File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_slow.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file tester.v
    Info (12023): Found entity 1: tester File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/tester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_port_tb.v
    Info (12023): Found entity 1: master_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_port.v
    Info (12023): Found entity 1: master_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port_tb.v
    Info (12023): Found entity 1: master_out_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port.v
    Info (12023): Found entity 1: master_out_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file master_module_tb.v
    Info (12023): Found entity 1: master_4k_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_module.v
    Info (12023): Found entity 1: master_module File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port_tb.v
    Info (12023): Found entity 1: master_in_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port.v
    Info (12023): Found entity 1: master_in_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux_tb.v
    Info (12023): Found entity 1: Bus_mux_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: Bus_mux File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v
    Info (12023): Found entity 1: Bus_interconnect_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect.v
    Info (12023): Found entity 1: Bus_interconnect File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v
    Info (12023): Found entity 1: Bus_Arbiter_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter.v
    Info (12023): Found entity 1: Bus_Arbiter File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_tb.v
    Info (12023): Found entity 1: slave_4k_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k.v
    Info (12023): Found entity 1: slave_4k File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port_tb.v
    Info (12023): Found entity 1: slave_out_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port.v
    Info (12023): Found entity 1: slave_out_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port_tb.v
    Info (12023): Found entity 1: slave_in_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port.v
    Info (12023): Found entity 1: slave_in_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scaledclock.v
    Info (12023): Found entity 1: scaledclock File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file bin27.v
    Info (12023): Found entity 1: decoder File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 1
    Info (12023): Found entity 2: bin27 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file slave_port.v
    Info (12023): Found entity 1: slave_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_tb.v
    Info (12023): Found entity 1: slave_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: BRAM File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bram_test.v
    Info (12023): Found entity 1: BRAM_test File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_event1.v
    Info (12023): Found entity 1: button_event1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.v
    Info (12023): Found entity 1: top_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcd_in.v
    Info (12023): Found entity 1: LCD_in File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file command_processor.v
    Info (12023): Found entity 1: command_processor File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_port.v
    Info (12023): Found entity 1: uart_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file bridge.v
    Info (12023): Found entity 1: bridge File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bridge_module.v
    Info (12023): Found entity 1: bridge_module File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top2.v
    Info (12023): Found entity 1: top2 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file increment_module.v
    Info (12023): Found entity 1: increment_module File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/increment_module.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top2_tb.v
    Info (12023): Found entity 1: top2_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for "bus_busy" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for "s1_split_enabled" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for "s2_split_enabled" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for "s3_split_enabled" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at top.v(354): created implicit net for "s1_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 354
Warning (10236): Verilog HDL Implicit Net warning at top.v(355): created implicit net for "s2_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 355
Warning (10236): Verilog HDL Implicit Net warning at top.v(356): created implicit net for "s3_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 356
Warning (10236): Verilog HDL Implicit Net warning at top2.v(308): created implicit net for "s2_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 308
Warning (10236): Verilog HDL Implicit Net warning at top2.v(309): created implicit net for "s2_split_en" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 309
Warning (10236): Verilog HDL Implicit Net warning at top2.v(358): created implicit net for "s1_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 358
Warning (10236): Verilog HDL Implicit Net warning at top2.v(359): created implicit net for "s1_split_en" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 359
Warning (10236): Verilog HDL Implicit Net warning at top2.v(445): created implicit net for "s3_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 445
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(22): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.v(34): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(47): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(49): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at button_event1.v(40): Parameter Declaration in module "button_event1" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at command_processor.v(50): Parameter Declaration in module "command_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at command_processor.v(51): Parameter Declaration in module "command_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at command_processor.v(55): Parameter Declaration in module "command_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 55
Warning (10222): Verilog HDL Parameter Declaration warning at bridge.v(52): Parameter Declaration in module "bridge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 52
Warning (10222): Verilog HDL Parameter Declaration warning at bridge.v(55): Parameter Declaration in module "bridge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 55
Info (12127): Elaborating entity "top2" for the top level hierarchy
Warning (10034): Output port "display5_pin" at top2.v(32) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
Warning (10034): Output port "display6_pin" at top2.v(33) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
Warning (10034): Output port "m1_busy" at top2.v(26) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 26
Info (12128): Elaborating entity "scaledclock" for hierarchy "scaledclock:CLK_DIV" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 171
Info (12128): Elaborating entity "command_processor" for hierarchy "command_processor:COMMAND" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 216
Warning (10230): Verilog HDL assignment warning at command_processor.v(62): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 62
Warning (10230): Verilog HDL assignment warning at command_processor.v(69): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 69
Warning (10230): Verilog HDL assignment warning at command_processor.v(74): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 74
Warning (10230): Verilog HDL assignment warning at command_processor.v(78): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 78
Warning (10230): Verilog HDL assignment warning at command_processor.v(81): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 81
Warning (10230): Verilog HDL assignment warning at command_processor.v(82): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 82
Warning (10230): Verilog HDL assignment warning at command_processor.v(84): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 84
Warning (10230): Verilog HDL assignment warning at command_processor.v(85): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 85
Warning (10230): Verilog HDL assignment warning at command_processor.v(96): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 96
Warning (10230): Verilog HDL assignment warning at command_processor.v(116): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 116
Warning (10230): Verilog HDL assignment warning at command_processor.v(132): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 132
Warning (10230): Verilog HDL assignment warning at command_processor.v(136): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 136
Warning (10230): Verilog HDL assignment warning at command_processor.v(157): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 157
Warning (10230): Verilog HDL assignment warning at command_processor.v(162): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 162
Warning (10230): Verilog HDL assignment warning at command_processor.v(200): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 200
Warning (10230): Verilog HDL assignment warning at command_processor.v(205): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 205
Warning (10230): Verilog HDL assignment warning at command_processor.v(211): truncated value with size 32 to match size of target (2) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 211
Warning (10230): Verilog HDL assignment warning at command_processor.v(216): truncated value with size 32 to match size of target (2) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 216
Warning (10230): Verilog HDL assignment warning at command_processor.v(218): truncated value with size 32 to match size of target (2) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 218
Warning (10230): Verilog HDL assignment warning at command_processor.v(243): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 243
Warning (10230): Verilog HDL assignment warning at command_processor.v(248): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 248
Warning (10230): Verilog HDL assignment warning at command_processor.v(269): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 269
Warning (10230): Verilog HDL assignment warning at command_processor.v(274): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 274
Warning (10230): Verilog HDL assignment warning at command_processor.v(295): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 295
Warning (10230): Verilog HDL assignment warning at command_processor.v(303): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 303
Warning (10230): Verilog HDL assignment warning at command_processor.v(324): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 324
Warning (10230): Verilog HDL assignment warning at command_processor.v(355): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 355
Warning (10230): Verilog HDL assignment warning at command_processor.v(374): truncated value with size 32 to match size of target (3) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 374
Info (12128): Elaborating entity "bin27" for hierarchy "command_processor:COMMAND|bin27:DISPLAY1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 87
Info (12128): Elaborating entity "decoder" for hierarchy "command_processor:COMMAND|bin27:DISPLAY1|decoder:display" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 50
Info (12128): Elaborating entity "bridge_module" for hierarchy "bridge_module:INPUT_BRIDGE" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 248
Info (12128): Elaborating entity "uart_port" for hierarchy "bridge_module:INPUT_BRIDGE|uart_port:UART_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 107
Info (12128): Elaborating entity "uart_tx" for hierarchy "bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v Line: 40
Info (12128): Elaborating entity "uart_rx" for hierarchy "bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v Line: 47
Info (12128): Elaborating entity "slave_port" for hierarchy "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 130
Warning (10230): Verilog HDL assignment warning at slave_port.v(224): truncated value with size 32 to match size of target (5) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 224
Warning (10230): Verilog HDL assignment warning at slave_port.v(237): truncated value with size 32 to match size of target (5) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 237
Info (12128): Elaborating entity "slave_in_port" for hierarchy "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 92
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(118): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 118
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(126): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 126
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(151): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 151
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(152): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 152
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(160): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 160
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(161): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 161
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(230): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 230
Info (12128): Elaborating entity "slave_out_port" for hierarchy "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 102
Info (10264): Verilog HDL Case Statement information at slave_out_port.v(48): all case item expressions in this case statement are onehot File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 48
Info (12128): Elaborating entity "master_port" for hierarchy "bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 165
Warning (10230): Verilog HDL assignment warning at master_port.v(61): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 61
Info (12128): Elaborating entity "master_in_port" for hierarchy "bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 76
Info (12128): Elaborating entity "master_out_port" for hierarchy "bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 103
Warning (10230): Verilog HDL assignment warning at master_out_port.v(399): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 399
Warning (10230): Verilog HDL assignment warning at master_out_port.v(532): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 532
Warning (10230): Verilog HDL assignment warning at master_out_port.v(547): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 547
Warning (10230): Verilog HDL assignment warning at master_out_port.v(599): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 599
Warning (10230): Verilog HDL assignment warning at master_out_port.v(696): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 696
Warning (10230): Verilog HDL assignment warning at master_out_port.v(753): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 753
Warning (10230): Verilog HDL assignment warning at master_out_port.v(768): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 768
Warning (10230): Verilog HDL assignment warning at master_out_port.v(821): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 821
Warning (10230): Verilog HDL assignment warning at master_out_port.v(858): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 858
Warning (10230): Verilog HDL assignment warning at master_out_port.v(943): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 943
Warning (10230): Verilog HDL assignment warning at master_out_port.v(1002): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 1002
Warning (10230): Verilog HDL assignment warning at master_out_port.v(1175): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 1175
Info (12128): Elaborating entity "bridge" for hierarchy "bridge_module:INPUT_BRIDGE|bridge:BRIDGE" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 201
Warning (10230): Verilog HDL assignment warning at bridge.v(64): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 64
Warning (10230): Verilog HDL assignment warning at bridge.v(86): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 86
Warning (10230): Verilog HDL assignment warning at bridge.v(95): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 95
Warning (10230): Verilog HDL assignment warning at bridge.v(108): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 108
Warning (10230): Verilog HDL assignment warning at bridge.v(113): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 113
Warning (10230): Verilog HDL assignment warning at bridge.v(124): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 124
Warning (10034): Output port "s_datain" at bridge.v(40) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 40
Info (12128): Elaborating entity "increment_module" for hierarchy "increment_module:INCREMENT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 360
Info (12128): Elaborating entity "button_event1" for hierarchy "increment_module:INCREMENT|button_event1:BUTTON_EVENT1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/increment_module.v Line: 171
Warning (10230): Verilog HDL assignment warning at button_event1.v(71): truncated value with size 13 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 71
Warning (10230): Verilog HDL assignment warning at button_event1.v(73): truncated value with size 13 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 73
Warning (10230): Verilog HDL assignment warning at button_event1.v(82): truncated value with size 13 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 82
Warning (10230): Verilog HDL assignment warning at button_event1.v(84): truncated value with size 13 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 84
Info (12128): Elaborating entity "Bus_interconnect" for hierarchy "Bus_interconnect:BUS" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 445
Info (12128): Elaborating entity "Bus_Arbiter" for hierarchy "Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at Bus_Arbiter.v(46): object "split_enabled" assigned a value but never read File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v Line: 46
Info (12128): Elaborating entity "Bus_mux" for hierarchy "Bus_interconnect:BUS|Bus_mux:Bus_mux1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 190
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 114
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "m1_busy" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 26
    Warning (13410): Pin "display5_pin[0]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display5_pin[1]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display5_pin[2]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display5_pin[3]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display5_pin[4]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display5_pin[5]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display5_pin[6]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 32
    Warning (13410): Pin "display6_pin[0]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display6_pin[1]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display6_pin[2]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display6_pin[3]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display6_pin[4]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display6_pin[5]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display6_pin[6]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 33
    Warning (13410): Pin "display7_pin[0]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display7_pin[1]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display7_pin[2]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display7_pin[3]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display7_pin[4]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display7_pin[5]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display7_pin[6]" is stuck at VCC File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 34
    Warning (13410): Pin "display8_pin[0]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
    Warning (13410): Pin "display8_pin[1]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
    Warning (13410): Pin "display8_pin[2]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
    Warning (13410): Pin "display8_pin[3]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
    Warning (13410): Pin "display8_pin[4]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
    Warning (13410): Pin "display8_pin[5]" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
    Warning (13410): Pin "display8_pin[6]" is stuck at VCC File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (17049): 383 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rw_switch1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v Line: 23
Info (21057): Implemented 2011 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 1931 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Sun Sep 05 03:44:54 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg.


