# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: DHANUSHA.K
RegisterNumber:  23001980

![image](https://github.com/Dhanusha17/Experiment--02-Implementation-of-combinational-logic-/assets/151549957/794bc65f-c9e2-44a0-bab1-86229c67d2b7)
/*
##Truth table
![Exp2 truthtable](https://github.com/Dhanusha17/Experiment--02-Implementation-of-combinational-logic-/assets/151549957/b22e1ba9-a14d-40e2-a2b8-8e98ea6872e3)
*/
## RTL realization
![image](https://github.com/Dhanusha17/Experiment--02-Implementation-of-combinational-logic-/assets/151549957/23647ddc-db02-478b-8fd1-0e832c1b6a29)
*/
## output
![image](https://github.com/Dhanusha17/Experiment--02-Implementation-of-combinational-logic-/assets/151549957/03588923-5365-4285-b513-86c79950de89)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
