/*
 * Copyright (C) 2015, Syntacore Ltd.
 * All Rights Reserved.
 */

/// Syntacore SCR* framework
///
/// @copyright Copyright (C) 2015-2020, Syntacore Ltd. All Rights Reserved.
/// @author mn-sc
///
/// @brief platform specific configurations

#ifndef PLATFORM_NEXYS_SCR3_RV32_CONFIG_H
#define PLATFORM_NEXYS_SCR3_RV32_CONFIG_H

// RTC timebase: 1 MHz
#define PLF_RTC_TIMEBASE 1000000


#define PLF_CORE_VARIANT_SCR3 1
#define PLF_IMPL_STR "Syntacore FPGA"

#define PLF_LEDS_SUPPORT  1

//----------------------
// memory configuration
//----------------------
#define PLF_MEM_BASE    EXPAND32ADDR(0)
#define PLF_MEM_SIZE    (128*1024*1024)
#define PLF_MEM_ATTR    (SCR_MPU_CTRL_MT_WEAKLY | SCR_MPU_CTRL_ALL)
#define PLF_MEM_NAME    "DDR"

#define PLF_TCM_BASE    EXPAND32ADDR(0xf0000000)
#define PLF_TCM_SIZE    (128*1024)
#define PLF_TCM_ATTR    (SCR_MPU_CTRL_MT_WEAKLY | SCR_MPU_CTRL_ALL)
#define PLF_TCM_NAME    "TCM"

#define PLF_MMCFG_BASE  EXPAND32ADDR(0xf0040000)
#define PLF_MMCFG_SIZE  (8*1024)
#define PLF_MMCFG_ATTR  (SCR_MPU_CTRL_MT_CFG | \
                         SCR_MPU_CTRL_MR |     \
                         SCR_MPU_CTRL_MW)
#define PLF_MMCFG_NAME  "MMCFG"

#define PLF_MTIMER_BASE (PLF_MMCFG_BASE)

#define PLF_MMIO_BASE   EXPAND32ADDR(0xff000000)
#define PLF_MMIO_SIZE   (8*1024*1024)
#define PLF_MMIO_ATTR   (SCR_MPU_CTRL_MT_STRONG | \
                         SCR_MPU_CTRL_MR |        \
                         SCR_MPU_CTRL_MW |        \
                         SCR_MPU_CTRL_SR |        \
                         SCR_MPU_CTRL_SW)
#define PLF_MMIO_NAME   "MMIO"

#define PLF_OCRAM_BASE  EXPAND32ADDR(0xffff0000)
#define PLF_OCRAM_SIZE  (64*1024)
#define PLF_OCRAM_ATTR  (SCR_MPU_CTRL_MT_WEAKLY | \
                         SCR_MPU_CTRL_MA |        \
                         SCR_MPU_CTRL_SR)
#define PLF_OCRAM_NAME  "On-Chip RAM"

#define PLF_MEM_MAP                                                     \
    {PLF_MEM_BASE, PLF_MEM_SIZE, PLF_MEM_ATTR, PLF_MEM_NAME},           \
    {PLF_TCM_BASE, PLF_TCM_SIZE, PLF_TCM_ATTR, PLF_TCM_NAME},           \
    {PLF_MMCFG_BASE, PLF_MMCFG_SIZE, PLF_MMCFG_ATTR, PLF_MMCFG_NAME},   \
    {PLF_MMIO_BASE, PLF_MMIO_SIZE, PLF_MMIO_ATTR, PLF_MMIO_NAME},       \
    {PLF_OCRAM_BASE, PLF_OCRAM_SIZE, PLF_OCRAM_ATTR, PLF_OCRAM_NAME}

//----------------------
// MMIO configuration
//----------------------

// FPGA system ID
#define PLF_SYS_ID_ADDR  (PLF_MMIO_BASE + 0)
// FPGA build ID
#define PLF_BLD_ID_ADDR  (PLF_MMIO_BASE + 0x1000)
// FPGA sysclk, MHz
#define PLF_SYSCLK_MHZ_ADDR (PLF_MMIO_BASE + 0x2000)
#define PLF_SYS_CLK (*(const uint32_t*)(PLF_SYSCLK_MHZ_ADDR) * 1000000)
// FPGA cpuclk, MHz
#define PLF_CPUCLK_MHZ_ADDR PLF_SYSCLK_MHZ_ADDR
// FPGA UART port
#define PLF_UART0_BASE   (PLF_MMIO_BASE + 0x10000)
#define PLF_UART0_16550

#define PLF_PINLED_ADDR  (PLF_MMIO_BASE + 0x20008)
#define PLF_PINLED_PORT_WIDTH 4
#define PLF_HEXLED_ADDR  (PLF_MMIO_BASE + 0x22000)
#define PLF_HEXLED_PORT_WIDTH 4
#define PLF_PINLED_INV   0
#define PLF_PINLED_NUM   14

#define PLF_HEXLED_ADDR_MAP                     \
    {(PLF_HEXLED_ADDR + 0x8), 24},              \
    {(PLF_HEXLED_ADDR + 0x8), 16},              \
    {(PLF_HEXLED_ADDR + 0x8), 8},               \
    {(PLF_HEXLED_ADDR + 0x8), 0},               \
    {(PLF_HEXLED_ADDR + 0x0), 24},              \
    {(PLF_HEXLED_ADDR + 0x0), 16},              \
    {(PLF_HEXLED_ADDR + 0x0), 8},               \
    {(PLF_HEXLED_ADDR + 0x0), 0}

#define PLF_HEXLED_INV 0xff

#define HEXLED_SEG_A 0x01
#define HEXLED_SEG_B 0x02
#define HEXLED_SEG_C 0x04
#define HEXLED_SEG_D 0x08
#define HEXLED_SEG_E 0x10
#define HEXLED_SEG_F 0x20
#define HEXLED_SEG_G 0x40
#define HEXLED_SEG_P 0x80

// buttons
#define PLF_BTN_ADDR     (PLF_MMIO_BASE + 0x28000)
#define PLF_BTN_NUM      5
// DIP switches
#define PLF_DIP_ADDR     (PLF_MMIO_BASE + 0x29000)
#define PLF_DIP_NUM      16

//----------------------
// misc configuration
//----------------------

#define PLF_MEM_TEST_ENABLED 1
#define PLF_XMODEM_ENABLED 1

// external interrupt lines
#define PLF_INTLINE_ALT_UART 0

#define PLF_IPIC_IRQ_MAP                 \
        [0 ... 31] = ~0,                 \
        [12] = PLF_INTLINE_ALT_UART

#endif // PLATFORM_NEXYS_SCR3_RV32_CONFIG_H
