// Seed: 1252387625
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    output wire  id_2
);
  logic id_4;
  assign id_4 = id_4;
  always @(posedge -1 || id_4);
  bit id_5;
  ;
  localparam id_6 = 1;
  wire id_7;
  assign module_1.id_7 = 0;
  for (id_8 = -1; 1; id_5 = id_8) begin : LABEL_0
    wire id_9;
  end
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    output wand id_8
);
  assign id_8 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign id_4 = -1'd0;
  logic id_10, id_11, id_12, id_13, id_14;
endmodule
