# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:36:06 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:36:06 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:36:06 on Jan 29,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:43:49 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:43:49 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:43:51 on Jan 29,2026, Elapsed time: 0:07:45
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:43:51 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:44:38 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:44:38 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:44:39 on Jan 29,2026, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:44:39 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:48:20 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:48:20 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:48:21 on Jan 29,2026, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:48:21 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:54:32 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:54:33 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:54:36 on Jan 29,2026, Elapsed time: 0:06:15
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:54:36 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(25)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:55:14 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:55:14 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:55:15 on Jan 29,2026, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:55:15 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(25)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:57:02 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:57:02 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:57:05 on Jan 29,2026, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:57:05 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(25)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:59:21 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:59:21 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:59:24 on Jan 29,2026, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:59:24 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:01:54 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:01:54 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:01:58 on Jan 29,2026, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:01:58 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:03:40 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:03:41 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:03:42 on Jan 29,2026, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:03:42 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 45 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:05:04 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:05:04 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:06 on Jan 29,2026, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:05:06 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:05:35 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:05:35 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:37 on Jan 29,2026, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:05:37 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 50 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 60 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 70 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 80 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 90 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 100 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 110 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 120 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 130 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 140 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 150 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 160 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 170 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 180 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# ** Note: implicit $finish from program    : fifo_sb.sv(32)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:12 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:06:12 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:14 on Jan 29,2026, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:06:14 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:41 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:06:41 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:42 on Jan 29,2026, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:06:42 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 45 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:07:14 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:07:14 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:16 on Jan 29,2026, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:07:16 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:07:51 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:07:51 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:53 on Jan 29,2026, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:07:53 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:19:26 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:19:26 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:19:29 on Jan 29,2026, Elapsed time: 0:11:36
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:19:29 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
