<!doctype html>
<head>
<meta charset="utf-8">
<title>riscv-plic</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_class_riscv-clint.html">riscv-clint</a>
<a href="__rm_class_riscv-rv32.html">riscv-rv32</a>
</div>
<div class="path">
<a href="index.html">RISC-V CPU Reference Manual</a>
&nbsp;/&nbsp;
<a href="classes.html">4 Classes</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_riscv-plic">riscv-plic</a></h1>
<p>

<a name="riscv-plic"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a>
</dd>
<dt class="jdocu_descitem"><b>Aliases</b></dt><dd class="jdocu_descitem">riscv_plic</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">RISC-V Platform Interrupt Controller
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="undocumented-interfaces.html#__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_log_object">log_object</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.regs</b> (bank_instrumentation_subscribe, instrumentation_order, io_memory, register_view, register_view_read_only)<br><b>port.CLOCK_DISABLE</b> (signal)<br><b>port.HRESET</b> (signal)<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..1023]</b> (signal) : interrupt request input signals</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:enable_clr"><b><i>enable_clr</i></b></dt><p><a name="__rm_attribute_riscv-plic_enable_clr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[i*]*]</code>.
Enable bits for each context that are hardwired as 0. Value is a list of list of integers. The outer list  corresponds to each connected context, the inner list corresponds to the 'enable' registers. For each enable register, bits set in this attribute will be hardwired as 0</dd></dl><p></p><dl><dt id="dt:enable_set"><b><i>enable_set</i></b></dt><p><a name="__rm_attribute_riscv-plic_enable_set"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[i*]*]</code>.
Enable bits for each context that are hardwired as 1. Value is a list of list of integers. The outer list  corresponds to each connected context, the inner list corresponds to the 'enable' registers. For each enable register, bits set in this attribute will be hardwired as 1</dd></dl><p></p><dl><dt id="dt:hart"><b><i>hart</i></b></dt><p><a name="__rm_attribute_riscv-plic_hart"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[o*]</code>.
Connected HARTs. This attribute will connect irq_dev[2*x:2*x+1] = [HART[x]:MEIP, HART[x]:SEIP]</dd></dl><p></p><dl><dt id="dt:highest_pending"><b><i>highest_pending</i></b></dt><p><a name="__rm_attribute_riscv-plic_highest_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[ii]*]</code>.
Currently highest pending interrupt and priority on each connected context</dd></dl><p></p><dl><dt id="dt:irq_dev"><b><i>irq_dev</i></b></dt><p><a name="__rm_attribute_riscv-plic_irq_dev"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:128}]</code>.
Interrupt request target for each connected context
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p></p><dl><dt id="dt:max_interrupt"><b><i>max_interrupt</i></b></dt><p><a name="__rm_attribute_riscv-plic_max_interrupt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Maximum interrupt id supported, default is 1023</dd></dl><p></p><dl><dt id="dt:max_priority"><b><i>max_priority</i></b></dt><p><a name="__rm_attribute_riscv-plic_max_priority"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Maximum priority supported, must equal 2^x - 1 for some x greater than 0. Default is 0xffffffff</dd></dl><p></p><dl><dt id="dt:max_threshold"><b><i>max_threshold</i></b></dt><p><a name="__rm_attribute_riscv-plic_max_threshold"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i*]</code>.
Maximum threshold for each context, must equal 2^x - 1 for some x greater than 0. Default is max_priority</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_riscv-plic_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_riscv-plic_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p>
<div class="chain">
<a href="__rm_class_riscv-clint.html">riscv-clint</a>
<a href="__rm_class_riscv-rv32.html">riscv-rv32</a>
</div>