

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Dec 30 15:01:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1541|     1541|        12|          6|          6|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     31|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    348|    711|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    109|    -|
|Register         |        -|   -|    179|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|    527|    851|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_126_p2                |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_120_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          21|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |bus_A_blk_n_R            |   9|          2|    1|          2|
    |bus_B_blk_n_R            |   9|          2|    1|          2|
    |i_fu_58                  |   9|          2|    9|         18|
    |tmp1_fu_54               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 109|         23|   56|        117|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bus_A_addr_read_reg_198      |  32|   0|   32|          0|
    |bus_B_addr_read_reg_203      |  32|   0|   32|          0|
    |i_fu_58                      |   9|   0|    9|          0|
    |icmp_ln14_reg_194            |   1|   0|    1|          0|
    |tmp1_1_reg_228               |  32|   0|   32|          0|
    |tmp1_fu_54                   |  32|   0|   32|          0|
    |tmp2_reg_218                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 179|   0|  179|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_bus_B_AWVALID   |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWREADY   |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWADDR    |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWID      |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWLEN     |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWSIZE    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWBURST   |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWLOCK    |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWCACHE   |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWPROT    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWQOS     |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWREGION  |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWUSER    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WVALID    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WREADY    |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WDATA     |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WSTRB     |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WLAST     |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WID       |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WUSER     |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARVALID   |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARREADY   |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARADDR    |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARID      |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARLEN     |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARSIZE    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARBURST   |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARLOCK    |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARCACHE   |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARPROT    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARQOS     |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARREGION  |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARUSER    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RVALID    |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RREADY    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RDATA     |   in|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RLAST     |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RID       |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RUSER     |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RRESP     |   in|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BVALID    |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BREADY    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BRESP     |   in|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BID       |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BUSER     |   in|    1|       m_axi|                                   bus_B|       pointer|
|sext_ln14_1           |   in|   30|     ap_none|                             sext_ln14_1|        scalar|
|m_axi_bus_A_AWVALID   |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWREADY   |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWADDR    |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWID      |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWLEN     |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWSIZE    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWBURST   |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWLOCK    |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWCACHE   |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWPROT    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWQOS     |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWREGION  |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWUSER    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WVALID    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WREADY    |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WDATA     |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WSTRB     |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WLAST     |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WID       |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WUSER     |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARVALID   |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARREADY   |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARADDR    |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARID      |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARLEN     |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARSIZE    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARBURST   |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARLOCK    |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARCACHE   |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARPROT    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARQOS     |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARREGION  |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARUSER    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RVALID    |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RREADY    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RDATA     |   in|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RLAST     |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RID       |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RUSER     |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RRESP     |   in|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BVALID    |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BREADY    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BRESP     |   in|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BID       |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BUSER     |   in|    1|       m_axi|                                   bus_A|       pointer|
|sext_ln14             |   in|   30|     ap_none|                               sext_ln14|        scalar|
|tmp1_out              |  out|   32|      ap_vld|                                tmp1_out|       pointer|
|tmp1_out_ap_vld       |  out|    1|      ap_vld|                                tmp1_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

