vendor_name = ModelSim
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/ALU.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/control.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/DRAM.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/mux2to1.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/PC_ALU.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/regfile.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/REGISTER.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/Top_Level_Module.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/Program_Counter.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/Single_Core/db/Single_Core.cbx.xml
design_name = Top_Level_Module
instance = comp, \clk~input , clk~input, Top_Level_Module, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
