
*** Running vivado
    with args -log design_1_adau_controller_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adau_controller_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_adau_controller_0_1.tcl -notrace
Command: synth_design -top design_1_adau_controller_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.684 ; gain = 80.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_adau_controller_0_1' [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_adau_controller_0_1/synth/design_1_adau_controller_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'adau_controller_v1_0' [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/hdl/adau_controller_v1_0.v:4]
	Parameter SPI_CLOCK_PERIOD bound to: 100 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adau_controller_v1_0_S00_AXI' [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/hdl/adau_controller_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/hdl/adau_controller_v1_0_S00_AXI.v:229]
INFO: [Synth 8-256] done synthesizing module 'adau_controller_v1_0_S00_AXI' (1#1) [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/hdl/adau_controller_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'adau_spi' [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/src/adau_spi.v:23]
	Parameter clk_period bound to: 100 - type: integer 
	Parameter max_bytes bound to: 8 - type: integer 
	Parameter clk_half_period bound to: 50 - type: integer 
WARNING: [Synth 8-3848] Net spi_miso in module/entity adau_spi does not have driver. [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/src/adau_spi.v:38]
INFO: [Synth 8-256] done synthesizing module 'adau_spi' (2#1) [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/src/adau_spi.v:23]
INFO: [Synth 8-256] done synthesizing module 'adau_controller_v1_0' (3#1) [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/hdl/adau_controller_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_adau_controller_0_1' (4#1) [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_adau_controller_0_1/synth/design_1_adau_controller_0_1.v:57]
WARNING: [Synth 8-3331] design adau_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design adau_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design adau_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design adau_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design adau_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design adau_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 401.762 ; gain = 120.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 401.762 ; gain = 120.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 715.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "start_rise" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_fall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_fall" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element shift_count_reg was removed.  [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/src/adau_spi.v:105]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adau_controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module adau_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     89 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/adau_spi_inst/clk_fall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/adau_spi_inst/clk_fall" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/adau_spi_inst/shift_count_reg was removed.  [c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6120/src/adau_spi.v:105]
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port adau_cout
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_adau_controller_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/adau_spi_inst/start_rise_reg )
INFO: [Synth 8-3886] merging instance 'inst/adau_controller_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/adau_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/adau_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/adau_controller_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/adau_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/adau_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/adau_controller_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_controller_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_controller_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_controller_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_spi_inst/start_shift_reg[1]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_spi_inst/start_shift_reg[0]) is unused and will be removed from module design_1_adau_controller_0_1.
INFO: [Synth 8-3332] Sequential element (inst/adau_spi_inst/start_rise_reg) is unused and will be removed from module design_1_adau_controller_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |    35|
|3     |LUT2   |    39|
|4     |LUT3   |    91|
|5     |LUT4   |    11|
|6     |LUT5   |    29|
|7     |LUT6   |    74|
|8     |FDRE   |   367|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   658|
|2     |  inst                                |adau_controller_v1_0         |   658|
|3     |    adau_controller_v1_0_S00_AXI_inst |adau_controller_v1_0_S00_AXI |   375|
|4     |    adau_spi_inst                     |adau_spi                     |   283|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 715.180 ; gain = 120.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 715.180 ; gain = 434.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

37 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 715.180 ; gain = 435.496
INFO: [Common 17-1381] The checkpoint 'C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.runs/design_1_adau_controller_0_1_synth_1/design_1_adau_controller_0_1.dcp' has been generated.
