// Seed: 1390426336
module module_0 ();
  wand id_2;
  assign module_1.id_1 = 0;
  assign id_2 = 1;
  wire id_3;
  tri  id_4 = 1 && id_4;
  always @({!((id_4)), {1, 1} == id_4} !=? id_4, posedge 1) begin : LABEL_0
    id_1 = 1;
  end
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire  id_0,
    output wand  id_1,
    output uwire id_2
);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  assign id_2 = 1;
endmodule
