Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: TLB.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TLB.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TLB"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : TLB
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" into library work
Parsing entity <TLB>.
Parsing architecture <Behavioral> of entity <tlb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TLB> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TLB>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd".
WARNING:Xst:647 - Input <Index<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryHi<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 63-bit register for signal <tlb<14>>.
    Found 63-bit register for signal <tlb<13>>.
    Found 63-bit register for signal <tlb<12>>.
    Found 63-bit register for signal <tlb<11>>.
    Found 63-bit register for signal <tlb<10>>.
    Found 63-bit register for signal <tlb<9>>.
    Found 63-bit register for signal <tlb<8>>.
    Found 63-bit register for signal <tlb<7>>.
    Found 63-bit register for signal <tlb<6>>.
    Found 63-bit register for signal <tlb<5>>.
    Found 63-bit register for signal <tlb<4>>.
    Found 63-bit register for signal <tlb<3>>.
    Found 63-bit register for signal <tlb<2>>.
    Found 63-bit register for signal <tlb<1>>.
    Found 63-bit register for signal <tlb<0>>.
    Found 63-bit register for signal <tlb<15>>.
    Found 32-bit comparator lessequal for signal <n0000> created at line 56
    Found 32-bit comparator greater for signal <Vaddr[31]_PWR_5_o_LessThan_2_o> created at line 56
    Found 19-bit comparator equal for signal <tlb[0][62]_Vaddr[31]_equal_3_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[1][62]_Vaddr[31]_equal_4_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[2][62]_Vaddr[31]_equal_5_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[3][62]_Vaddr[31]_equal_6_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[4][62]_Vaddr[31]_equal_7_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[5][62]_Vaddr[31]_equal_8_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[6][62]_Vaddr[31]_equal_9_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[7][62]_Vaddr[31]_equal_10_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[8][62]_Vaddr[31]_equal_11_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[9][62]_Vaddr[31]_equal_12_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[10][62]_Vaddr[31]_equal_13_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[11][62]_Vaddr[31]_equal_14_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[12][62]_Vaddr[31]_equal_15_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[13][62]_Vaddr[31]_equal_16_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[14][62]_Vaddr[31]_equal_17_o> created at line 65
    Found 19-bit comparator equal for signal <tlb[15][62]_Vaddr[31]_equal_18_o> created at line 65
    Summary:
	inferred 1008 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred 726 Multiplexer(s).
Unit <TLB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 63-bit register                                       : 16
# Comparators                                          : 18
 19-bit comparator equal                               : 16
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 726
 1-bit 2-to-1 multiplexer                              : 726

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1008
 Flip-Flops                                            : 1008
# Comparators                                          : 18
 19-bit comparator equal                               : 16
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 726
 1-bit 2-to-1 multiplexer                              : 726

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TLB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TLB, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1008
 Flip-Flops                                            : 1008

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TLB.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 737
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 35
#      LUT3                        : 65
#      LUT4                        : 66
#      LUT5                        : 113
#      LUT6                        : 342
#      MUXCY                       : 112
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 1008
#      FDCE                        : 1008
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 134
#      IBUF                        : 100
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1008  out of  126576     0%  
 Number of Slice LUTs:                  622  out of  63288     0%  
    Number used as Logic:               622  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1191
   Number with an unused Flip Flop:     183  out of   1191    15%  
   Number with an unused LUT:           569  out of   1191    47%  
   Number of fully used LUT-FF pairs:   439  out of   1191    36%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                         196
 Number of bonded IOBs:                 135  out of    480    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
TLBWrite                           | BUFGP                  | 1008  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 4.645ns
   Maximum output required time after clock: 21.849ns
   Maximum combinational path delay: 23.403ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TLBWrite'
  Total number of paths / destination ports: 6048 / 3024
-------------------------------------------------------------------------
Offset:              4.645ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       tlb_14_0 (FF)
  Destination Clock: TLBWrite rising

  Data Path: rst to tlb_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O           1008   0.206   2.209  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          tlb_14_0
    ----------------------------------------
    Total                      4.645ns (1.858ns logic, 2.787ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TLBWrite'
  Total number of paths / destination ports: 128545 / 22
-------------------------------------------------------------------------
Offset:              21.849ns (Levels of Logic = 21)
  Source:            tlb_1_44 (FF)
  Destination:       Paddr<28> (PAD)
  Source Clock:      TLBWrite rising

  Data Path: tlb_1_44 to Paddr<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.944  tlb_1_44 (tlb_1_44)
     LUT6:I0->O            1   0.203   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_lut<0> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<0> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<1> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<2> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<3> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<4> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<5> (Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<5>)
     MUXCY:CI->O           3   0.213   1.015  Mcompar_tlb[1][62]_Vaddr[31]_equal_4_o_cy<6> (tlb[1][62]_Vaddr[31]_equal_4_o)
     LUT6:I0->O           43   0.203   1.449  GND_5_o_GND_5_o_OR_20_o3 (GND_5_o_GND_5_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.250  GND_5_o_GND_5_o_OR_21_o1 (Mmux_Paddr<12>6146)
     LUT5:I4->O           27   0.205   1.221  GND_5_o_GND_5_o_OR_23_o (GND_5_o_GND_5_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  GND_5_o_GND_5_o_OR_24_o1 (GND_5_o_GND_5_o_OR_24_o)
     LUT5:I4->O           22   0.205   1.238  GND_5_o_GND_5_o_OR_25_o1 (GND_5_o_GND_5_o_OR_25_o)
     LUT6:I4->O           44   0.203   1.463  GND_5_o_GND_5_o_OR_27_o2 (GND_5_o_GND_5_o_OR_27_o)
     LUT5:I4->O           29   0.205   1.250  GND_5_o_GND_5_o_OR_28_o1 (Mmux_Paddr<12>620)
     LUT5:I4->O           25   0.205   1.297  GND_5_o_GND_5_o_OR_30_o (GND_5_o_GND_5_o_OR_30_o)
     LUT3:I1->O           18   0.203   1.414  Mmux_Paddr<12>6211 (Mmux_Paddr<12>621)
     LUT6:I0->O            1   0.203   0.580  Mmux_Paddr<12>8965 (Mmux_Paddr<12>8964)
     LUT6:I5->O            1   0.205   0.827  Mmux_Paddr<12>8967 (Mmux_Paddr<12>8966)
     LUT6:I2->O            1   0.203   0.579  Mmux_Paddr<12>89622 (Paddr_24_OBUF)
     OBUF:I->O                 2.571          Paddr_24_OBUF (Paddr<24>)
    ----------------------------------------
    Total                     21.849ns (6.151ns logic, 15.698ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 122078 / 34
-------------------------------------------------------------------------
Delay:               23.403ns (Levels of Logic = 15)
  Source:            Vaddr<12> (PAD)
  Destination:       Paddr<28> (PAD)

  Data Path: Vaddr<12> to Paddr<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           170   1.222   2.255  Vaddr_12_IBUF (Vaddr_12_IBUF)
     LUT3:I0->O            2   0.205   0.961  GND_5_o_GND_5_o_OR_20_o1 (GND_5_o_GND_5_o_OR_20_o1)
     LUT6:I1->O           43   0.203   1.449  GND_5_o_GND_5_o_OR_20_o3 (GND_5_o_GND_5_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.250  GND_5_o_GND_5_o_OR_21_o1 (Mmux_Paddr<12>6146)
     LUT5:I4->O           27   0.205   1.221  GND_5_o_GND_5_o_OR_23_o (GND_5_o_GND_5_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  GND_5_o_GND_5_o_OR_24_o1 (GND_5_o_GND_5_o_OR_24_o)
     LUT5:I4->O           22   0.205   1.238  GND_5_o_GND_5_o_OR_25_o1 (GND_5_o_GND_5_o_OR_25_o)
     LUT6:I4->O           44   0.203   1.463  GND_5_o_GND_5_o_OR_27_o2 (GND_5_o_GND_5_o_OR_27_o)
     LUT5:I4->O           29   0.205   1.250  GND_5_o_GND_5_o_OR_28_o1 (Mmux_Paddr<12>620)
     LUT5:I4->O           25   0.205   1.297  GND_5_o_GND_5_o_OR_30_o (GND_5_o_GND_5_o_OR_30_o)
     LUT3:I1->O           18   0.203   1.414  Mmux_Paddr<12>6211 (Mmux_Paddr<12>621)
     LUT6:I0->O            1   0.203   0.580  Mmux_Paddr<12>8965 (Mmux_Paddr<12>8964)
     LUT6:I5->O            1   0.205   0.827  Mmux_Paddr<12>8967 (Mmux_Paddr<12>8966)
     LUT6:I2->O            1   0.203   0.579  Mmux_Paddr<12>89622 (Paddr_24_OBUF)
     OBUF:I->O                 2.571          Paddr_24_OBUF (Paddr<24>)
    ----------------------------------------
    Total                     23.403ns (6.448ns logic, 16.955ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.38 secs
 
--> 

Total memory usage is 274436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

