module syn_updown_counter_3bit (
    input wire clk,
    input wire reset,
    input wire up,          
    output reg [2:0] q
);
    always @(posedge clk ) begin
        if (reset)
            q <= 3'b000;
        else if (up)
            q <= q + 1;
        else
            q <= q - 1;
    end
endmodule

