<!DOCTYPE html> <html> <head> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title>VHDL-4--VHDL operators | Trung Canh Nguyen</title> <meta name="author" content="Trung Canh Nguyen"/> <meta name="description" content="Learn VHDL syntax"/> <meta name="keywords" content="catapult, fpga, vhdl, hdl, intel, xilinx"/> <link href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha256-DF7Zhf293AJxJNTmh5zhoYYIMs2oXitRfBjY+9L//AY=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"/> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/academicons@1.9.1/css/academicons.min.css" integrity="sha256-i1+4qU2G2860dGGIOJscdC30s9beBXjFfzjWLjBRsBg=" crossorigin="anonymous"> <link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/github.css" media="none" id="highlight_theme_light"/> <link rel="shortcut icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>⚛️</text></svg>"> <link rel="stylesheet" href="/assets/css/main.css"> <link rel="canonical" href="https://bobibo.one/blog/2023/vhdl_training_4/"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/native.css" media="none" id="highlight_theme_dark"/> <script src="/assets/js/theme.js"></script> <script src="/assets/js/dark_mode.js"></script> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script type="text/javascript">window.MathJax={tex:{tags:"ams"}};</script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js"></script> <script defer src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script> <script src="/assets/js/distillpub/template.v2.js"></script> <script src="/assets/js/distillpub/transforms.v2.js"></script> <script src="/assets/js/distillpub/overrides.js"></script> <style type="text/css">.fake-img{background:#bbb;border:1px solid rgba(0,0,0,0.1);box-shadow:0 0 4px rgba(0,0,0,0.1);margin-bottom:12px}.fake-img p{font-family:monospace;color:white;text-align:left;margin:12px 0;text-align:center;font-size:16px}</style> </head> <d-front-matter> <script async type="text/json">{
      "title": "VHDL-4--VHDL operators",
      "description": "Learn VHDL syntax",
      "published": "February 25, 2023",
      "authors": [
        {
          "author": "Nguyen Canh Trung",
          "authorURL": "https://bobibo.one",
          "affiliations": [
            {
              "name": "bobibo.one",
              "url": ""
            }
          ]
        }
        
      ],
      "katex": {
        "delimiters": [
          {
            "left": "$",
            "right": "$",
            "display": false
          },
          {
            "left": "$$",
            "right": "$$",
            "display": true
          }
        ]
      }
    }</script> </d-front-matter> <body class="fixed-top-nav"> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"><span class="font-weight-bold">Trung </span>Canh Nguyen</a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">About</a> </li> <li class="nav-item active"> <a class="nav-link" href="/blog/">Blog<span class="sr-only">(current)</span></a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects</a> </li> <li class="nav-item "> <a class="nav-link" href="/repositories/">Repositories</a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">Resume</a> </li> <li class="nav-item dropdown "> <a class="nav-link dropdown-toggle" href="#" id="navbarDropdown" role="button" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">Collections</a> <div class="dropdown-menu dropdown-menu-right" aria-labelledby="navbarDropdown"> <a class="dropdown-item" href="/blog/tag/core/">Fundamental</a> <a class="dropdown-item" href="/blog/tag/hdl/">HDL</a> <a class="dropdown-item" href="/blog/tag/hls/">HLS</a> <div class="dropdown-divider"></div> <a class="dropdown-item" href="/blog/tag/catapult/">Catapult</a> <a class="dropdown-item" href="/blog/tag/intel/">Intel</a> <a class="dropdown-item" href="/blog/tag/xilinx/">Xilinx</a> </div> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="fas fa-moon"></i> <i class="fas fa-sun"></i> </button> </li> </ul> </div> </div> </nav> </header> <div class="post distill"> <d-title> <h1>VHDL-4--VHDL operators</h1> <p>Learn VHDL syntax</p> </d-title> <d-byline></d-byline> <d-article> <d-contents> <nav class="l-text figcaption"> <h3>Contents</h3> <div><a href="#objectives-of-this-section">Objectives of this section</a></div> <div><a href="#what-is-composite-data-types">What is composite data types?</a></div> <div><a href="#1-std-logic-vector-and-signed-unsigned">1. std logic vector and signed, unsigned</a></div> <ul> <li><a href="#a-std-logic-vector">a. std logic vector</a></li> <li><a href="#b-signed-and-unsigned">b. signed and unsigned</a></li> <li><a href="#c-what-can-and-cannot-be-done-with-std-logic">c. What can and cannot be done with std_logic?</a></li> </ul> </nav> </d-contents> <h2 id="vhdl-operators">VHDL operators</h2> <h3 id="objectives-of-this-section">Objectives of this section</h3> <ul> <li>Describe what composite data types are</li> <li>Create composite data types (array and record)</li> <li>Declare one-dimensional and two-dimensional arrays</li> </ul> <h3 id="what-is-composite-data-types">What is composite data types?</h3> <p>The composite type object has a group of elements.</p> <p>Composite types are of two types:</p> <ul> <li><code class="language-plaintext highlighter-rouge">Array</code></li> <li><code class="language-plaintext highlighter-rouge">Record</code></li> </ul> <p>The differences between Array and Record are</p> <ul> <li>Array is group of only same-type elements</li> <li>Record is group of same or different-type elements</li> </ul> <p>Their usages</p> <ul> <li>Array is used to model memory</li> <li>Record is used to model packet, interface protocol</li> </ul> <p><code class="language-plaintext highlighter-rouge">bit_vector</code>, <code class="language-plaintext highlighter-rouge">std_logic_vector</code> and <code class="language-plaintext highlighter-rouge">string</code> are all pre-defined composite types (they are array type)</p> <ul> <li>bit_vector is array of scalar type ‘bit’</li> <li>std_logic_vector is array of scalar type ‘std_logic’</li> <li>string is array of scalar type ‘character`</li> </ul> <p>Example:</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>signal A_WORD: std_logic_vector (3 downto 0) := "0011";
</code></pre></div></div> <p>The A_WORD signal shown here has a composite data type.</p> <ul> <li>It’s an array of four elements, each with the <code class="language-plaintext highlighter-rouge">std_logic</code> type.</li> <li>There is <strong>no pre-defined LSB or MSB interpretation</strong> </li> <li>Therefore, the compiler does not automatically read this value as 3.</li> <li>Note that the double quotes are used for any <code class="language-plaintext highlighter-rouge">bit_vector</code>, <code class="language-plaintext highlighter-rouge">std_logic_vector</code>, or <code class="language-plaintext highlighter-rouge">string</code> object.</li> <li>In this case, VHDL does not infer that the higher index is MSB (3 in this example) but simply indexes the vector from left to right.</li> <li>Choosing and using one indexing method consistently is good design practice. The most popular is the <code class="language-plaintext highlighter-rouge">(3 downto 0)</code> method</li> </ul> <h2 id="1-std-logic-vector-and-signed-unsigned">1. std logic vector and signed, unsigned</h2> <h3 id="a-std-logic-vector">a. std logic vector</h3> <ul> <li>An array of type <code class="language-plaintext highlighter-rouge">std_logic</code>.</li> <li>Defined in the <code class="language-plaintext highlighter-rouge">std_logic_1164</code> package, which is part of the IEEE library.</li> <li>Have no positional meaning (signed bit)</li> <li>“0110” in <code class="language-plaintext highlighter-rouge">std_logic_vector</code> is always interpreted as 6.</li> </ul> <h3 id="b-signed-and-unsigned">b. signed and unsigned</h3> <ul> <li>Arrays of type <code class="language-plaintext highlighter-rouge">std_logic</code> </li> <li>Have positional meanings</li> <li>The left-most bit is the sign bit.</li> <li>Thus, signed and unsigned “1110” do not represent the same value <ul> <li>Signed “1110” is interpreted as -2</li> <li>unsigned “1110” is interpreted as 14</li> </ul> </li> <li>Use <code class="language-plaintext highlighter-rouge">unsigned</code> type when the vector needs math, like adding two BCD digits.</li> <li>Use <code class="language-plaintext highlighter-rouge">std_logic_vector</code> when only a pattern is needed, such as driving the LED segments where the value means nothing.</li> </ul> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>entity bcd_add_and_display is
    port(
        clk         : in std_logic;
        bcd_a_in    : in unsigned (3 odwnto 0);
        bcd_b_in    : in unsigned (3 downto 0);
        led_7seg_out: out std_logic_vector (6 downto 0)

    );
end entity;
</code></pre></div></div> <h3 id="c-what-can-and-cannot-be-done-with-std_logic">c. What can and cannot be done with std_logic?</h3> <p>You can use <code class="language-plaintext highlighter-rouge">std_logic</code> with:</p> <ul> <li>Logical operations: <code class="language-plaintext highlighter-rouge">NOT</code>, <code class="language-plaintext highlighter-rouge">AND</code>, <code class="language-plaintext highlighter-rouge">NAND</code>, <code class="language-plaintext highlighter-rouge">OR</code>, <code class="language-plaintext highlighter-rouge">NOR</code>, <code class="language-plaintext highlighter-rouge">XOR</code>, and <code class="language-plaintext highlighter-rouge">XNOR</code> </li> <li>Comparisons of equality (<code class="language-plaintext highlighter-rouge">=</code>) and inequalities (<code class="language-plaintext highlighter-rouge">/=</code>) but not (<code class="language-plaintext highlighter-rouge">&gt;</code>, <code class="language-plaintext highlighter-rouge">&lt;</code>, etc.) (explain (*))</li> <li>Cannot perform math operations on <code class="language-plaintext highlighter-rouge">std_logic/std_logic_vectors</code> as <code class="language-plaintext highlighter-rouge">std_logic_vectors</code> hold patterns with irrelevant positions.</li> </ul> <p>(*) Considering that <code class="language-plaintext highlighter-rouge">std_logic</code> has nine different potential values, comparing <code class="language-plaintext highlighter-rouge">std_logic</code> will compare its position of an enumerated type against the position of the other item’s enumerated type. Most likely, this expected outcome will not be realized. Therefore, it only makes sense to test for equality and inequality.</p> <p>The <code class="language-plaintext highlighter-rouge">NUMERIC_STD</code> library contains appropriate overloading functions to support various comparisons and shifting functions. It also contains special cases of the <code class="language-plaintext highlighter-rouge">std_logic</code> type like <code class="language-plaintext highlighter-rouge">signed</code> and <code class="language-plaintext highlighter-rouge">unsigned</code> types.</p> <h2 id="2-arrays">2. Arrays</h2> <h3 id="a-arrays">a. Arrays</h3> <p>Arrays are groups of elements, all of the <strong>same type</strong>. The syntax of an array declaration is shown here.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type &lt;new type name&gt; is array ( &lt;range&gt; ) of &lt;data_type&gt;
</code></pre></div></div> <p>In this:</p> <ul> <li> <code class="language-plaintext highlighter-rouge">&lt;new type name&gt;</code> is any valid identifier.</li> <li> <code class="language-plaintext highlighter-rouge">&lt;range&gt;</code> specifies the minimum and maximum values of indices via the “to” or “downto” notation. Typically, you specify arrays in an upward (to) direction, whereas you usually specify ranges for std logic vectors in a downward direction.</li> <li> <code class="language-plaintext highlighter-rouge">&lt;data type&gt;</code> may be an “intrinsic” data type, such as integer or bit. It can also be an extension provided by a library such as <code class="language-plaintext highlighter-rouge">std_logic</code>, or a user-defined type.</li> </ul> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type WORD is array (0 to 3) of std_logic;
signal B_BUS : WORD;
</code></pre></div></div> <p>In this example, <code class="language-plaintext highlighter-rouge">WORD</code> is an array of four elements of the type <code class="language-plaintext highlighter-rouge">std_logic</code>.</p> <p>If a signal B_BUS is of type WORD, then it becomes an array of std_logic. Thus, the possible values for each element are ‘U’, ‘X’, ‘0’, ‘1’, ‘Z’, ‘W, ‘U, ‘H’, or ‘-‘. Therefore, there are 9^4 (6561) possibilities versus 16 if the type were “bit”.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type DATA is array (0 to 3) of integer range 0 to 9;
signal B_BUS : DATA;
</code></pre></div></div> <p>In this example, <code class="language-plaintext highlighter-rouge">DATA</code> is an array of four elements of type integer. Here, the integer range is reduced to 0 to 9. This is important to avoid the default (minimum) 32-bit implementation. If the signal <code class="language-plaintext highlighter-rouge">B_BUS</code> is of type <code class="language-plaintext highlighter-rouge">DATA</code>, then it becomes an array of integers</p> <h3 id="b-array-assignments">b. Array assignments</h3> <p>When you want to assign one array to another?</p> <p>Make sure that the arrays are of</p> <ul> <li>The same type</li> <li>The same length</li> <li>The assignment is positional, from left to right.</li> </ul> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>signal BUS_A, BUS_B :   std_logic_vector (3 downto 0);
signal BUS_C:           std_logic_vector (0 to 3);
</code></pre></div></div> <p>Positional assignment means that the arrays are lined up as they were declared either <code class="language-plaintext highlighter-rouge">(3 downto 0)</code> or <code class="language-plaintext highlighter-rouge">(0 to 3)</code>. Positions in the array are then matched and the assignment is made.</p> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/01.blogs/230225_vhdl/1-480.webp"></source> <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/01.blogs/230225_vhdl/1-800.webp"></source> <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/01.blogs/230225_vhdl/1-1400.webp"></source> <img src="/assets/img/01.blogs/230225_vhdl/1.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> Positional assignment </div> <p>In the first example, BUS_A and BUS B are arrays of <code class="language-plaintext highlighter-rouge">std_logic_vector</code> with four elements each. The positional assignment happens as shown as the elements are arranged in a downward direction.</p> <p>In the second example, the array BUS_A is arranged in a downward direction and the array BUS_C is arranged in an upward direction. Hence, bit swapping happens as shown</p> <h3 id="c-array-assignment-notation">c. Array assignment notation</h3> <p>To simplify array assignments and enhance readability:</p> <ul> <li>you can designate a hexadecimal or octal base.</li> <li>Also, you can use underscores to further enhance readability as shown in example here.</li> </ul> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>signal DATA_WORD : std_logic_vector(11 downto 0);

DATA_WORD &lt;= X"A6F";
DATA_WORD &lt;= "101001101111";
DATA_WORD &lt;= O"5157";
DATA_WORD &lt;= B"1010_0110_1111";
</code></pre></div></div> <p>Vivado synthesis <strong>only allows underscores</strong> when the base is explicitly defined via <strong>hex, octal, or binary</strong> notation.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>signal DATA_WORD : std_logic_vector(10 downto 0);
DATA_WORD &lt;= B"100_0110_1111";
DATA_WORD &lt;= X"46F";
</code></pre></div></div> <p>Example 2 illustrates that the size of the vector must be an integer multiple of the base. That is, to use the binary base, the length of the vector must be divisible by two. This is not the case here as the length of the DATA WORD is eleven. Similarly, for hexadecimal base, the length of the vector must be divisible by sixteen, but it is twelve in this case. Hence, both the assignments show an error. [Note: I think the first assignment of binary base is correct]</p> <h3 id="d-array-slices">d. Array slices</h3> <p>You can reference any group of contiguous elements within an array as a slice.</p> <p>A slice is a sub-array of a one-dimensional array, from a single element up to a complete array.</p> <ul> <li>The prefix used for a slice is the name of the parent array</li> <li>The index of a slice must fall in the range of the indexes of the parent array.</li> </ul> <p>The example has A, B, and Z as arrays, where A and B have eight elements and Z has 16 elements.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>signal A_VEC,B_VEC  : std logic vector (7 downto 0);
signal Z_VEC        : std _logic_vector (15 downto 0);
signal A_BIT, C_BIT, D_BIT: std_logic;

Z_VEC(15 downto 8) &lt;= A VEC;
B_VEC &lt;= Z_VEC (12 downto 5);
A_VEC (1 downto 0) &lt;= C_BIT &amp; D_BIT;
Z_VEC (5 downto 1) &lt;= B_VEC(1 to 5);
</code></pre></div></div> <p>Out of the four array assignments:</p> <ul> <li>The first one assigns <code class="language-plaintext highlighter-rouge">A</code> to the last eight bits of <code class="language-plaintext highlighter-rouge">Z (15 downto 8)</code>, which is a valid assignment as both A and a slice of Z here are of 8 bits.</li> <li>The second one assigns a slice of the <code class="language-plaintext highlighter-rouge">Z</code> array (12 downto 5) to <code class="language-plaintext highlighter-rouge">B</code>, which is also a valid assignment, as the size of the 2 matches.</li> <li>The third one assigns <code class="language-plaintext highlighter-rouge">C</code> and <code class="language-plaintext highlighter-rouge">D</code>, which are 1-bit values to a slice of <code class="language-plaintext highlighter-rouge">A(1 downto 0)</code> </li> <li>The fourth assignment is invalid <ul> <li>Though it assigns a slice of the B array to a slice of Z, which are of the same length</li> <li>However, the direction (ascending or descending) of slice B is not consistent with the direction of the array B. Array B was originally declared with a downward direction (7 downto 0), but it has been used with an upward direction here (1 to 5).</li> </ul> </li> </ul> <h4 id="array-slices-example">Array slices example</h4> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>entity REG_4 is
port (
        reset   : in std logic.
        clk     : in std logic;
        d_in    : in std_logic_vector (3 downto 0);
        cntrl   : in std_logic_vector (1 downto 0);
        q       : out std_logic_vector (3 downto 0)
    );
end entity REG_4;
signal A : std_logic;
signal B : bit;
signal C : std_logic;
signal D : integer;
signal E : std_logic_vector (3 downto 0);

</code></pre></div></div> <table> <tbody> <tr> <td>A &lt;= C</td> <td>GOOD</td> </tr> <tr> <td>A &lt;= cntrl(1)</td> <td>GOOD</td> </tr> <tr> <td>E &lt;= d_in+1</td> <td>Depends</td> </tr> <tr> <td>A &lt;= B</td> <td>ERROR</td> </tr> <tr> <td>D &lt;= E</td> <td>ERROR</td> </tr> <tr> <td>B &lt;= D</td> <td>ERROR</td> </tr> <tr> <td>Q &lt;= cntrl</td> <td>ERROR</td> </tr> </tbody> </table> <p>The VHDL code here has reset and clock inputs with the <code class="language-plaintext highlighter-rouge">std_logic</code> type, and the <code class="language-plaintext highlighter-rouge">d_in</code> and <code class="language-plaintext highlighter-rouge">cntrl</code> inputs as 4-bit and 2-bit arrays, respectively. q is an output array of 4 bits. The code also defines A, B, C, D, and E as signals.</p> <ul> <li> <code class="language-plaintext highlighter-rouge">A &lt;= C</code> is avalid assignment since both A and C are of type <code class="language-plaintext highlighter-rouge">std_logic</code>.</li> <li> <code class="language-plaintext highlighter-rouge">A &lt;= cntrl(1)</code> is a valid assignement as it pulls out a single bit (second from the right) from cntrl and assigns it to A. Here, cntrl is an array of std logic types, and one element from this array is a <code class="language-plaintext highlighter-rouge">std_logic</code>.</li> <li> <code class="language-plaintext highlighter-rouge">E &lt;= d_in+1</code> is an error as d_in is a std_logic type and 1 is an integer. This is valid if the conversion function <code class="language-plaintext highlighter-rouge">E &lt;= d_in+ std_logic_vector(to_unsigned(1, 4));</code> is used.</li> <li>In <code class="language-plaintext highlighter-rouge">A &lt;= B</code>, A can represent all the information specified in B (and 7 more values on top of that). But as they are not equal, this is an invalid assignment.</li> <li>In <code class="language-plaintext highlighter-rouge">D &lt;= E</code>, although E may contain a pattern which represents an integer, it is a pattern without meaning. E must be converted to an integer in order to be assigned to an integer.</li> <li>In <code class="language-plaintext highlighter-rouge">B &lt;= D</code>, a conversion function is required to make this assignment, because an integer is being assigned to a bit.</li> <li>In <code class="language-plaintext highlighter-rouge">Q &lt;= cntrl</code>, even though Q and CNTRL are both of type std_logic_vector, Q is 4-bits wide and CNTRL is only 2-bits wide; therefore, the error is in size, and not type.</li> </ul> <h3 id="e-string">e. String</h3> <p>String is a user-defined <strong>array</strong> of characters.</p> <ul> <li>Its range is always positive and non-zero and it is less than the largest integer.</li> <li>Once you define a string, its size is fixed and cannot be changed.</li> <li>Helpful during simulation and debugging to display user-defined text, messages, warnings, or errors and are often used with the assert statement.</li> <li>Concatenate strings and characters by using the ‘&amp;’ operator.</li> </ul> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>constant WARNING1: string (1 to 27) := "Unexpected Outputs Detected";
write(output, WARNING1 &amp; '!');
</code></pre></div></div> <ul> <li>WARNING1 is a constant of the string type with a range equal to 27. It has been assigned a value equal to “Unexpected Outputs Detected”.</li> <li>You can use this string to display a warning message in VHDL code as shown here.</li> </ul> <h3 id="f-memory-as-pseudo-2d-arrays">f. Memory as Pseudo 2D arrays</h3> <p>A convenient way of modeling memory structures is to create a pseudo two-dimensional array structure; that is, create an array of arrays.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type MEM_ARRAY is array (0 to 3) of std_logic_vector (7 downto 0);
signal MY_MEM : MEM_ARRAY;
</code></pre></div></div> <p>In the example here, a <code class="language-plaintext highlighter-rouge">MEM_ARRAY</code> is an array of four elements and each element itself is an array of the <code class="language-plaintext highlighter-rouge">std_logic</code> type.</p> <p>Once this array is declared, a signal <code class="language-plaintext highlighter-rouge">MY_MEM</code> is created of the <code class="language-plaintext highlighter-rouge">MEM_ARRAY</code> type.</p> <p>Synthesis tools understand this construct as a way to represent memory.</p> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/01.blogs/230225_vhdl/4-480.webp"></source> <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/01.blogs/230225_vhdl/4-800.webp"></source> <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/01.blogs/230225_vhdl/4-1400.webp"></source> <img src="/assets/img/01.blogs/230225_vhdl/4.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> Memory modeling </div> <h3 id="g-assigning-values-to-arrays">g. Assigning values to arrays</h3> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type MEM_ARRAY is array (0 to 3) of std_logic_vector (7 downto 0);
signal MY_MEM : MEM_ARRAY;
signal R_ADDR, W_ADDR : std_logic_vector (1 downto 0);
</code></pre></div></div> <p>The <code class="language-plaintext highlighter-rouge">MEM_ARRAY</code> here is an array of arrays and MY_MEM is a signal of that type.</p> <p>R_ADDR and W_ADDR are arrays used for read addresses and write addresses.</p> <p>In order to assign a value to an array, first the read and write address vector is converted to an integer and ther references a row within an array.</p> <p>Thus, the reading of data happens through the first line of the code shown here, and the writing of data happens through the second.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>D_OUT &lt;= MY_MEM (to_integer(unsigned(R_ADDR)));
...
MY_MEM (to_integer(unsigned(W_ADDR))) &lt;= DATA_IN;
</code></pre></div></div> <h3 id="h-higher-order-arrays">h. Higher order arrays</h3> <p>You can construct true multi-dimensional arrays by creating a user-defined type of the desired size.</p> <p>The example here creates a two-dimensional array MATRIX A of the std_logic type and a three-dimensional array MATRIX_B of integers.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type MATRIX_A is array (1 to 3, 1 to 16) of std_logic;
type MATRIX_B is array (1 to 3, 1 to 3, 1 to 3) of integer range -1024 to 1023;

type MATRIX_3x16        : MATRIX_A  := (others =&gt; (others =&gt; '0'));
type MATRIX_3x3x3       : MATRIX_B  := (others =&gt; (others =&gt; (others =&gt; '0')));
</code></pre></div></div> <ul> <li> <p>Initialization is performed in the same way as records. The (others=&gt;(others=&gt;0)) notation is the “recursive” form of the aggregate assignment.</p> </li> <li> <p>The notation show here is used to access any given point.</p> </li> </ul> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>MATRIX_3x16 (3,15) &lt;= '1';
value &lt;= MATRIX_3x3x3 (2,1,3);
</code></pre></div></div> <p>The example here shows how to multiply a higher order array by an integer scalar.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>mmult: process
    type tMATRIX_3x3x3 is array(1 to 3, 1 to 3, 1 to 3) of integer range -1024 to 1023;
    variable matrix3D   : tMATRIX_3x3x3 := (others=&gt;(others=&gt;(others=&gt;0)));
    constant k          : integer := 7;
begin
    -- sparsely populate the matrix
    matrix3D(1,2,3) := 4;   matrix3D(1,3,1) := -10;
    matrix3D(2,2,2) := 100; matrix3D(2,3,4) := -50;

    -- Loop through the matrix and multiply each element by a scalar
    rowLoop: for row in 1 to 3 loop
        colLoop: for col in 1 to 3 Joop
            dthLoop: for depth in 1 to 3 Toop
                report  integer’ image (row) &amp; &amp; integer’ image(col) &amp; "," &amp;
                        integer image(depth) &amp; " * " &amp; integer’ image(k) &amp;
                matrix3D (row,col, depth) := k * matrix3D (row,col,depth);
                report " " &amp; integer'image(matrix3D (row,col,depth));
            end loop dthLoop;
        end loop colLoop;
    end loop rowLoop;
wait;
end process mult;
</code></pre></div></div> <p>In this example, a higher order array having three dimensions is shown, where each individual element inside this array is of the integer type.</p> <p>A variable matrix3D of this type is then created and initialized to zero.</p> <p>Each element of this variable matrix3D is then multiplied by a scalar constant to get the result.</p> <h2 id="3-records">3. Records</h2> <h3 id="a-what-is-record">a. What is record?</h3> <p>A record is a group of elements that may be of <strong>different types</strong>. An example of record is given here.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type PACKET is record
PARITY      : bit
ADDRESS     : std_logic_vector (0 to 3);
DATA_BYTE   : std_logic_vector (7 downto 0);
NUM_VALUE   : integer range (0 to 6);
STOP_BITS   : bit_vector (1 downto 0);
end record;
...
signal TX PACKET, RX PACKET : PACKET;
</code></pre></div></div> <p>PACKET is a record with elements like:</p> <ul> <li>PARITY element with bit type</li> <li>ADDRESS element, which is an array of four elements of the std_logic type</li> <li>DATA BYTE element, which is an array of eight elements of the std_logic type</li> <li>NUM_VALUE element with the integer type, and</li> <li>STOP_BITS element, which is an array of two elements of the bit type</li> </ul> <p>These elements are stored one after the other as shown here.</p> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/01.blogs/230225_vhdl/3-480.webp"></source> <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/01.blogs/230225_vhdl/3-800.webp"></source> <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/01.blogs/230225_vhdl/3-1400.webp"></source> <img src="/assets/img/01.blogs/230225_vhdl/3.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> PACKET record </div> <h3 id="b-arrays-of-records">b. Arrays of records</h3> <p>For packet-handling applications, an array of records can be useful. The ability to combine different data types affords great flexibility.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type PACKET is record
PARITY      : bit
ADDRESS     : std_logic_vector (0 to 3);
DATA_BYTE   : std_logic_vector (7 downto 0);
NUM_VALUE   : integer range (0 to 6);
STOP_BITS   : bit_vector (1 downto 0);
end record;
...
signal TX PACKET, RX PACKET : PACKET;
</code></pre></div></div> <p>The PACKET here is a record having five elements, out of which <code class="language-plaintext highlighter-rouge">PARITY</code> is of the <code class="language-plaintext highlighter-rouge">bit</code> type and the rest are arrays of the <code class="language-plaintext highlighter-rouge">std_logic_vector</code> type, each having a different array length.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type DATA_ARRAY is array (0 to 2) of PACKET;
signal MY_DATA : DATA_ARRAY;
</code></pre></div></div> <p>Once this <code class="language-plaintext highlighter-rouge">PACKET</code> record is declared, a new type <code class="language-plaintext highlighter-rouge">DATA_ARRAY</code>, an array of record <code class="language-plaintext highlighter-rouge">PACKET</code> having three elements, is created.</p> <p>A new signal MY_DATA is then declared which is of the DATA ARRAY type. The diagram here shows a pictorial representation of MY_DATA, showing all three elements.</p> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/01.blogs/230225_vhdl/5-480.webp"></source> <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/01.blogs/230225_vhdl/5-800.webp"></source> <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/01.blogs/230225_vhdl/5-1400.webp"></source> <img src="/assets/img/01.blogs/230225_vhdl/5.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <h2 id="4-array-aggreates-and-record-aggregates">4. Array aggreates and record aggregates</h2> <h3 id="a-array-aggregates">a. Array aggregates</h3> <p>Aggregates are a convenient means for grouping both scalar and composite data types for assignment.</p> <p>They are enclosed in parentheses and separated by commas.</p> <p>Only scalar data variables are allowed on the left-side aggregates.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>signal H_BYTE, L_BYTE   : std_logic_vector (0 to 7);
signal Q_OUT            : std_logic_vector (31 downto 0);
signal A, B, C, D       : std_logic;
signal WORD             : std_logic_vector (3 downto 0);

(A, B, C, D) &lt;= WORD;
</code></pre></div></div> <p>An aggregate of A, B,C, and D has been assigned a WORD, which is an array of <code class="language-plaintext highlighter-rouge">std_logic</code>. This is valid since both sides have the same length and the same std logic type.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>WORD &lt;= (2 =&gt; '1', 3 =&gt; D, others =&gt; '0');
</code></pre></div></div> <p>In this example, index 2 and 3 of the WORD array have been assigned specific values of ‘1’ and D, respectively, whereas the other indexes are assigned a value of ‘0’ using the <code class="language-plaintext highlighter-rouge">others</code> keyword.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>Q_OUT &lt;= (others =&gt; '0');
</code></pre></div></div> <p>You can use the “others” keyword as a default assignment, regardless of the array size as shown in the third example.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>WORD &lt;= (A,B,C,D);
</code></pre></div></div> <p>The fourth example is an exact opposite of the first one and it is valid.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>H_BYTE &lt;= (7|6|0|1 =&gt; '1', 2 to 5 =&gt; '0');
</code></pre></div></div> <p>The fifth example assigns index 7,6,0, and 1 of H_BYTE to avalue of ‘1’ and index 2, 3, 4, and 5 of H_BYTE to ‘0’.</p> <h3 id="b-record-aggregates">b. Record aggregates</h3> <p>Similar to array aggregates, record aggregates can also be used as shown here.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>type D_WORD is record
    UPPER : std_logic_vector (7 downto 0);
    LOWER : std_logic_vector (7 downto 0);
end record;

signal DATA_WORD        : D_WORD;
signal H_BYTE, L_BYTE   : std_logic_vector (0 to 7);
</code></pre></div></div> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code> DATA_WORD &lt;= (H_BYTE, L_BYTE);
 DATA_WORD &lt;= (LOWER =&gt; L_BYTE, UPPER =&gt; H_BYTE);
 DATA_WORD &lt;= (LOWER | UPPER =&gt; H_BYTE);
 DATA_WORD &lt;= (others =&gt; H_BYTE);
 
</code></pre></div></div> <p>DATA WORD here is a record having H_BYTE and L BYTE arrays of the std_logic type. Record can only accept array aggregates.</p> </d-article> <d-appendix> <d-footnote-list></d-footnote-list> <d-citation-list></d-citation-list> </d-appendix> </div> <footer class="fixed-bottom"> <div class="container mt-0"> © Copyright 2023 Trung Canh Nguyen. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="noopener noreferrer">Jekyll</a>. Hosted by <a href="https://pages.github.com/" target="_blank" rel="noopener noreferrer">GitHub Pages</a>. Last updated: November 09, 2023. </div> </footer> <d-bibliography src="/assets/bibliography/2018-12-22-distill.bib"></d-bibliography> <script src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/js/bootstrap.bundle.min.js" integrity="sha256-fgLAgv7fyCGopR/gBNq2iW3ZKIdqIcyshnUULC4vex8=" crossorigin="anonymous"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> </body> </html>