git clone --depth 1 --no-tags https://github.com/Judyhengyu/Single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707986049
git clone --depth 1 --no-tags https://github.com/EENemo/SOC_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708094475
git clone --depth 1 --no-tags https://github.com/jadenbanze/426proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710374768
git clone --depth 1 --no-tags https://github.com/LyraN66/huee_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712890407
git clone --depth 1 --no-tags https://github.com/mabrains/gf180mcu_riscv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711437559
git clone --depth 1 --no-tags https://github.com/nandish-jha/traffi_light_controller_with_pedestrian_lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708589520
git clone --depth 1 --no-tags https://github.com/AlexMerkulov71/tuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710113947
git clone --depth 1 --no-tags https://github.com/AceOfRay/RISC-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713702497
git clone --depth 1 --no-tags https://github.com/aj3944/riscv-32i-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712729117
git clone --depth 1 --no-tags https://github.com/karol5432/WdPM-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712552390
git clone --depth 1 --no-tags https://github.com/thiskappaisgrey/research-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710116703
git clone --depth 1 --no-tags https://github.com/efabless/EF_I2S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714701311
git clone --depth 1 --no-tags https://github.com/Leenkee/digits_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710118562
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712609707
git clone --depth 1 --no-tags https://github.com/Drashti268/Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708675283
git clone --depth 1 --no-tags https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708166868
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/7-Bit_Hamming_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709309095
git clone --depth 1 --no-tags https://github.com/HexSDR/uart_to_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709597098
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/LVDS_Data_Acquisition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709640717
git clone --depth 1 --no-tags https://github.com/y232578y/112-1-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709613249
git clone --depth 1 --no-tags https://github.com/indiatoryy/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708439639
git clone --depth 1 --no-tags https://github.com/tsangr212/CA_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707973713
git clone --depth 1 --no-tags https://github.com/adityasahu1203/Alarm_clock_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710473569
git clone --depth 1 --no-tags https://github.com/manjushettar/tt-183.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710544975
git clone --depth 1 --no-tags https://github.com/gfg-development/tt-size-exploration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709882164
git clone --depth 1 --no-tags https://github.com/oguzhanvtnsvr/caravel-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710432221
git clone --depth 1 --no-tags https://github.com/CowBae7777/Week5_4a9g0065.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713174064
git clone --depth 1 --no-tags https://github.com/AKV-cloud/Square-Root-Computation-Using-Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713273399
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712830363
git clone --depth 1 --no-tags https://github.com/BTFLV/tt05-btflv-8bit-fp-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713161832
git clone --depth 1 --no-tags https://github.com/shalan/MS_WDT32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711917387
git clone --depth 1 --no-tags https://github.com/uclcrypto/spook-masked-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710862013
git clone --depth 1 --no-tags https://github.com/vascoluz/caravel_analog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714357529
git clone --depth 1 --no-tags https://github.com/zhutao-a/Image_Upsampling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713905462
git clone --depth 1 --no-tags https://github.com/abhishek-kakkar/tt05-verilog-7seg-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714078124
git clone --depth 1 --no-tags https://github.com/stak2/eeic-exp2-fpga-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713955088
git clone --depth 1 --no-tags https://github.com/yvesfhsu/4-bit-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714240456
git clone --depth 1 --no-tags https://github.com/mn3040/TinyTapeout-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713746306
git clone --depth 1 --no-tags https://github.com/kkmlyle/top1106.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715231216
git clone --depth 1 --no-tags https://github.com/IslamAdam/example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714471358
git clone --depth 1 --no-tags https://github.com/Seanium/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714654865
git clone --depth 1 --no-tags https://github.com/RitterKhai/Matrix_Multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714529509
git clone --depth 1 --no-tags https://github.com/kkmlyle/top1105.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714624693
git clone --depth 1 --no-tags https://github.com/AgainTW/RTL_demosaic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714580090
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/ai_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714939867
git clone --depth 1 --no-tags https://github.com/Josephood7/SoC-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715126480
git clone --depth 1 --no-tags https://github.com/Birminness/Fourier-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711347315
git clone --depth 1 --no-tags https://github.com/yunuseryilmaz18/os_efpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712373376
git clone --depth 1 --no-tags https://github.com/klei22/tto5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714091907
git clone --depth 1 --no-tags https://github.com/mikiken/TD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710172467
git clone --depth 1 --no-tags https://github.com/GopalchettyTejaswi/FPGA-Coursera-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711609283
git clone --depth 1 --no-tags https://github.com/1oveydev/Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711858760
git clone --depth 1 --no-tags https://github.com/sebasqr22/squesada_ebarrantes_icalderon_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708908381
git clone --depth 1 --no-tags https://github.com/arjun-vegeta/T20_DDS-mini-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711937016
git clone --depth 1 --no-tags https://github.com/JMneverlose/RiscV_5stg_PPL_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710929025
git clone --depth 1 --no-tags https://github.com/juinchuen/CE361.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708641863
git clone --depth 1 --no-tags https://github.com/MForystek/CS256-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711888328
git clone --depth 1 --no-tags https://github.com/0xTJ/tilerisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715158407
git clone --depth 1 --no-tags https://github.com/khizaralishah1/risc-v-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711187501
git clone --depth 1 --no-tags https://github.com/AryanAAB/Automatic-Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711565417
git clone --depth 1 --no-tags https://github.com/HowToSaveMyLife/boom_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715155098
git clone --depth 1 --no-tags https://github.com/z-inform/fpga-courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709399874
git clone --depth 1 --no-tags https://github.com/jimmyPayan/ECE369Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709520459
git clone --depth 1 --no-tags https://github.com/chaozhuIP/IREControlBoardScreen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715605703
git clone --depth 1 --no-tags https://github.com/Ther-nullptr/fsk-hamming-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708302211
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/Computer-Architecture-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712878048
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709652240
git clone --depth 1 --no-tags https://github.com/Zixu-Geng/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710884678
git clone --depth 1 --no-tags https://github.com/MathBorgess/verilog_hardware_intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714703324
git clone --depth 1 --no-tags https://github.com/fpganow/Market.Data.Bats.Parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711514906
git clone --depth 1 --no-tags https://github.com/gunavant-s/Ling-Adder-64-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715006372
git clone --depth 1 --no-tags https://github.com/Shrivatsan2002/eyrc23_AB_3762.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711089386
git clone --depth 1 --no-tags https://github.com/AdharshAlluri/or_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715505306
git clone --depth 1 --no-tags https://github.com/efabless/sky130_ef_ip__xtal_osc_16M_DI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715047256
git clone --depth 1 --no-tags https://github.com/Sahanahn/tt05-qif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714840545
git clone --depth 1 --no-tags https://github.com/LazySheeeeep/CA_lab3-7_pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715613497
git clone --depth 1 --no-tags https://github.com/KunSheng-Liu/Jump-Ball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713535183
git clone --depth 1 --no-tags https://github.com/VishruthSKumar/S2-T20-HYDROSURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711997817
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_11_Multiplexers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708083590
git clone --depth 1 --no-tags https://github.com/PatriChou/FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708090057
git clone --depth 1 --no-tags https://github.com/KAPTAN001/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708591182
git clone --depth 1 --no-tags https://github.com/Wilye/risc-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708935212
git clone --depth 1 --no-tags https://github.com/danbaws/adder-quartus-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709399993
git clone --depth 1 --no-tags https://github.com/AeroX2/tt05-verilog-rom-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708252614
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-01-Basic-Gates-Gate-Level-Modelling-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708276633
git clone --depth 1 --no-tags https://github.com/inkwanhwang/piplined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709778380
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/ATM_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709648490
git clone --depth 1 --no-tags https://github.com/jc3310/encoder4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709611040
git clone --depth 1 --no-tags https://github.com/alexdocu1/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709618607
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/ALU_16_Operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709652524
git clone --depth 1 --no-tags https://github.com/beastbybirth2/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709991887
git clone --depth 1 --no-tags https://github.com/CodyTinker/RTLExercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715353829
git clone --depth 1 --no-tags https://github.com/bhavinpt/fifo-scan-dft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715466197
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/2nd-class-of-coal-lab-task2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715474888
git clone --depth 1 --no-tags https://github.com/MUDITBAJAJ/AES-128-ENCRYPTION--CBC-VERILOG-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712934643
