# 100daysofRTL
Every Day I will be uploading an RTL code with Synthesized Design and TB for RISC CPU Design

# Exploring the VeriRISC CPU Design


<p align="center">
  <img  src="https://user-images.githubusercontent.com/58098260/220305784-5d25b609-bffe-4b3e-8b9a-0d90bce9ca50.png">
</p>
