<stg><name>conv3_Pipeline_RELU</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:1 %sext_ln142_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln142

]]></Node>
<StgValue><ssdm name="sext_ln142_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %sext_ln119_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="sext_ln119_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %bh_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %bh

]]></Node>
<StgValue><ssdm name="bh_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:4 %sext_ln142_cast = sext i30 %sext_ln142_read

]]></Node>
<StgValue><ssdm name="sext_ln142_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="30">
<![CDATA[
newFuncRoot:5 %sext_ln119_1_cast = sext i30 %sext_ln119_1_read

]]></Node>
<StgValue><ssdm name="sext_ln119_1_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.0.i:0 %bw_2 = load i8 %bw

]]></Node>
<StgValue><ssdm name="bw_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:1 %icmp_ln139 = icmp_eq  i8 %bw_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:2 %add_ln139 = add i8 %bw_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i:3 %br_ln139 = br i1 %icmp_ln139, void %for.body8.0.i.split, void %for.end.0.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:0 %trunc_ln139 = trunc i8 %bw_2

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.body8.0.i.split:4 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %bh_read, i7 %trunc_ln139

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.body8.0.i.split:5 %zext_ln142 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:6 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:8 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.body8.0.i.split:9 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.body8.0.i.split:10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end.0.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.0.i.split:1 %specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln140"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.i.split:2 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.i.split:3 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.body8.0.i.split:9 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.body8.0.i.split:10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body8.0.i.split:11 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="32">
<![CDATA[
for.body8.0.i.split:12 %trunc_ln142 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.i.split:13 %add_ln142 = add i32 %tmp, i32 %sext_ln119_1_cast

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body8.0.i.split:14 %add_ln144 = add i31 %trunc_ln142, i31 %sext_ln142_cast

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:15 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln142, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body8.0.i.split:16 %select_ln144 = select i1 %tmp_5, i31 0, i31 %add_ln144

]]></Node>
<StgValue><ssdm name="select_ln144"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="31">
<![CDATA[
for.body8.0.i.split:17 %select_ln144_cast = zext i31 %select_ln144

]]></Node>
<StgValue><ssdm name="select_ln144_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i.split:18 %br_ln139 = br i1 %tmp_4, void %V32.i.i.i46.0.i.case.0, void %V32.i.i.i46.0.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.0:0 %store_ln144 = store i32 %select_ln144_cast, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.0:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.1:0 %store_ln144 = store i32 %select_ln144_cast, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.1:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:0 %store_ln139 = store i8 %add_ln139, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:1 %br_ln139 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="bh" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bh"/></StgValue>
</port>
<port id="57" name="sext_ln119_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln119_1"/></StgValue>
</port>
<port id="58" name="sext_ln142" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln142"/></StgValue>
</port>
<port id="59" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="bw" fromId="61" toId="5">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i30" to="sext_ln142_read" fromId="63" toId="6">
</dataflow>
<dataflow id="65" from="sext_ln142" to="sext_ln142_read" fromId="58" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i30" to="sext_ln119_1_read" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="sext_ln119_1" to="sext_ln119_1_read" fromId="57" toId="7">
</dataflow>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.i3" to="bh_read" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="bh" to="bh_read" fromId="56" toId="8">
</dataflow>
<dataflow id="71" from="sext_ln142_read" to="sext_ln142_cast" fromId="6" toId="9">
</dataflow>
<dataflow id="72" from="sext_ln119_1_read" to="sext_ln119_1_cast" fromId="7" toId="10">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1" to="specmemcore_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="83" from="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" to="specmemcore_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="store_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="bw" to="store_ln0" fromId="5" toId="13">
</dataflow>
<dataflow id="90" from="bw" to="bw_2" fromId="5" toId="15">
</dataflow>
<dataflow id="91" from="bw_2" to="icmp_ln139" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln139" fromId="92" toId="16">
</dataflow>
<dataflow id="94" from="bw_2" to="add_ln139" fromId="15" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="add_ln139" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="icmp_ln139" to="br_ln139" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="bw_2" to="trunc_ln139" fromId="15" toId="19">
</dataflow>
<dataflow id="100" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="tmp_s" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="bh_read" to="tmp_s" fromId="8" toId="20">
</dataflow>
<dataflow id="102" from="trunc_ln139" to="tmp_s" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="tmp_s" to="zext_ln142" fromId="20" toId="21">
</dataflow>
<dataflow id="104" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" fromId="59" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_105" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="zext_ln142" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" fromId="21" toId="22">
</dataflow>
<dataflow id="108" from="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" fromId="60" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_105" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" fromId="105" toId="23">
</dataflow>
<dataflow id="110" from="zext_ln142" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" fromId="21" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_4" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="bw_2" to="tmp_4" fromId="15" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_4" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269" fromId="22" toId="25">
</dataflow>
<dataflow id="117" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270" fromId="23" toId="26">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecPipeline" to="specpipeline_ln140" fromId="118" toId="27">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specpipeline_ln140" fromId="120" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specpipeline_ln140" fromId="122" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_122" to="specpipeline_ln140" fromId="122" toId="27">
</dataflow>
<dataflow id="125" from="StgValue_122" to="specpipeline_ln140" fromId="122" toId="27">
</dataflow>
<dataflow id="127" from="empty_21" to="specpipeline_ln140" fromId="126" toId="27">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln139" fromId="128" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_130" to="speclooptripcount_ln139" fromId="130" toId="28">
</dataflow>
<dataflow id="132" from="StgValue_130" to="speclooptripcount_ln139" fromId="130" toId="28">
</dataflow>
<dataflow id="133" from="StgValue_130" to="speclooptripcount_ln139" fromId="130" toId="28">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopName" to="specloopname_ln139" fromId="134" toId="29">
</dataflow>
<dataflow id="137" from="empty_30" to="specloopname_ln139" fromId="136" toId="29">
</dataflow>
<dataflow id="138" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269" fromId="22" toId="30">
</dataflow>
<dataflow id="139" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270" fromId="23" toId="31">
</dataflow>
<dataflow id="141" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp" fromId="140" toId="32">
</dataflow>
<dataflow id="142" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269" to="tmp" fromId="30" toId="32">
</dataflow>
<dataflow id="143" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270" to="tmp" fromId="31" toId="32">
</dataflow>
<dataflow id="144" from="tmp_4" to="tmp" fromId="24" toId="32">
</dataflow>
<dataflow id="145" from="tmp" to="trunc_ln142" fromId="32" toId="33">
</dataflow>
<dataflow id="146" from="tmp" to="add_ln142" fromId="32" toId="34">
</dataflow>
<dataflow id="147" from="sext_ln119_1_cast" to="add_ln142" fromId="10" toId="34">
</dataflow>
<dataflow id="148" from="trunc_ln142" to="add_ln144" fromId="33" toId="35">
</dataflow>
<dataflow id="149" from="sext_ln142_cast" to="add_ln144" fromId="9" toId="35">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_5" fromId="150" toId="36">
</dataflow>
<dataflow id="152" from="add_ln142" to="tmp_5" fromId="34" toId="36">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_5" fromId="153" toId="36">
</dataflow>
<dataflow id="155" from="tmp_5" to="select_ln144" fromId="36" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_156" to="select_ln144" fromId="156" toId="37">
</dataflow>
<dataflow id="158" from="add_ln144" to="select_ln144" fromId="35" toId="37">
</dataflow>
<dataflow id="159" from="select_ln144" to="select_ln144_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="160" from="tmp_4" to="br_ln139" fromId="24" toId="39">
</dataflow>
<dataflow id="161" from="select_ln144_cast" to="store_ln144" fromId="38" toId="40">
</dataflow>
<dataflow id="162" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" to="store_ln144" fromId="22" toId="40">
</dataflow>
<dataflow id="163" from="select_ln144_cast" to="store_ln144" fromId="38" toId="42">
</dataflow>
<dataflow id="164" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" to="store_ln144" fromId="23" toId="42">
</dataflow>
<dataflow id="165" from="add_ln139" to="store_ln139" fromId="17" toId="44">
</dataflow>
<dataflow id="166" from="bw" to="store_ln139" fromId="5" toId="44">
</dataflow>
<dataflow id="167" from="icmp_ln139" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="168" from="tmp_4" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
