//
// File created by:  ncverilog
// Do not modify this file
//
/home/caid023/Verilog_pratice/HW4/sim/testfixture.v
/home/caid023/Verilog_pratice/HW4/src/mac.v
