// Seed: 2964559250
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    output wor id_3
    , id_7,
    input wire id_4,
    output supply0 id_5
);
  assign id_3 = -1;
  assign id_2 = id_4;
  wire id_8;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output wire id_3,
    input supply1 id_4
);
  wire [1 'h0 : -1] id_6;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire  id_7;
  logic id_8;
  ;
endmodule
