{"vcs1":{"timestamp_begin":1739097104.189124550, "rt":0.24, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1739097104.501793715, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739097104.808959149, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739097103.970628392}
{"VCS_COMP_START_TIME": 1739097103.970628392}
{"VCS_COMP_END_TIME": 1739097105.017554686}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
