file_format_version 1.1;
timeset tset_SPI, tRead, tWait;
pattern debug(_3, _0, _1, _2)
{
// tset_SPI: 250.0 nS
// tRead: 100.0 nS
// tWait: 500.0 nS
//NCS	SCLK	MOSI	MISO
// write to address: 0x3a | 0x80
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
repeat(5)	tRead	0	1	0	X;
// write data: 0x5a 
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// wait_time_ms: 10.0 repeat: 20000 tWait_ns: 500.0
repeat(20000)	tWait	1	1	0	X;

// read address: 0x00
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0xf1 
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x58
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0x00 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x59
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
repeat(20)	tRead	0	1	1	X;
// read data: 0xff 
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x60
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0xff 
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x61
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
repeat(20)	tRead	0	1	1	X;
// read data: 0x01 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x62
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0x20 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x63
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
repeat(20)	tRead	0	1	1	X;
// read data: 0x03 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x64
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0xff 
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x65
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
repeat(20)	tRead	0	1	1	X;
// read data: 0x00 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x7c
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0xa5 
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x7d
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
repeat(20)	tRead	0	1	1	X;
// read data: 0x4d 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x7e
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	0	X;
repeat(20)	tRead	0	1	0	X;
// read data: 0x74 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	H;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

// read address: 0x7f
tRead	1	1	0	X;
tRead	0	1	0	X;
tset_SPI	0	0	0	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
tset_SPI	0	0	1	X;
repeat(20)	tRead	0	1	1	X;
// read data: 0x00 
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
tset_SPI	0	0	0	L;
repeat(2)	tRead	0	1	0	X;//tsclk_ncs
repeat(3)	tRead	1	1	0	X;//tsww_tswr

halt	tset_SPI	1	1	0	X;
}

