

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_s'
================================================================
* Date:           Tue Jun 24 19:14:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        6|   486607|  60.000 ns|  4.866 ms|    6|  486607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_row_axi2mat  |        0|   486600|   7 ~ 811|          -|          -|  0 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1"   --->   Operation 12 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%start = alloca i32 1"   --->   Operation 13 'alloca' 'start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 14 'read' 'p_read15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 15 'read' 'p_read_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read15"   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'axi_last_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_10_loc = alloca i64 1"   --->   Operation 18 'alloca' 'axi_data_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_loc = alloca i64 1"   --->   Operation 19 'alloca' 'last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i64 1"   --->   Operation 20 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgR_in_cols_c, i32 %p_read15"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgR_in_rows_c, i32 %p_read_21"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%cmp91 = icmp_sgt  i32 %p_read15, i32 0"   --->   Operation 23 'icmp' 'cmp91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln129 = store i1 1, i1 %start" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 24 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln129 = store i10 0, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 25 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_335 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, i1 %axi_last_loc, i8 %axi_data"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 28 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, i1 %axi_last_loc, i8 %axi_data"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgR_in_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgR_in_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, void @empty_10"   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgR_in_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_dest_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_keep_V, i8 %vid_inR_V_data_V, void @empty_82, i32 1, i32 1, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 34 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_336 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln129 = br void %loop_col_zxi2mat" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 36 'br' 'br_ln129' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.70>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%axi_last = phi i1 %axi_last_loc_load, void %entry, i1 %axi_last_4_loc_load, void %loop_last_hunt"   --->   Operation 37 'phi' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_18 = load i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 38 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%axi_data_5 = load i8 %axi_data"   --->   Operation 39 'load' 'axi_data_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i10 %i_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 40 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.55ns)   --->   "%icmp_ln129 = icmp_slt  i32 %zext_ln129, i32 %p_read_21" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 41 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 600, i64 0"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.73ns)   --->   "%i_19 = add i10 %i_18, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 43 'add' 'i_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.end34.loopexit, void %loop_col_zxi2mat.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 44 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 45 'specloopname' 'specloopname_ln129' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln133 = br i1 %cmp91, void %loop_last_hunt, void %for.body11.preheader" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 46 'br' 'br_ln133' <Predicate = (icmp_ln129)> <Delay = 1.58>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%start_load = load i1 %start"   --->   Operation 47 'load' 'start_load' <Predicate = (icmp_ln129 & cmp91)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_337 = wait i32 @_ssdm_op_Wait"   --->   Operation 48 'wait' 'empty_337' <Predicate = (icmp_ln129 & cmp91)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (4.15ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat, i1 %start_load, i8 %axi_data_5, i1 %axi_last, i10 %empty, i8 %imgR_in_data, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, i1 %last_loc, i8 %axi_data_10_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = (icmp_ln129 & cmp91)> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 51 [1/2] (3.31ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat, i1 %start_load, i8 %axi_data_5, i1 %axi_last, i10 %empty, i8 %imgR_in_data, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, i1 %last_loc, i8 %axi_data_10_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%last_loc_load = load i1 %last_loc"   --->   Operation 52 'load' 'last_loc_load' <Predicate = (cmp91)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%axi_data_10_loc_load = load i8 %axi_data_10_loc"   --->   Operation 53 'load' 'axi_data_10_loc_load' <Predicate = (cmp91)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_338 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_338' <Predicate = (cmp91)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %start"   --->   Operation 55 'store' 'store_ln0' <Predicate = (cmp91)> <Delay = 1.58>
ST_7 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop_last_hunt"   --->   Operation 56 'br' 'br_ln0' <Predicate = (cmp91)> <Delay = 1.58>
ST_7 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln129 = store i10 %i_19, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 57 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa = phi i1 %last_loc_load, void %for.body11.preheader, i1 %axi_last, void %loop_col_zxi2mat.split"   --->   Operation 58 'phi' 'axi_last_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa = phi i8 %axi_data_10_loc_load, void %for.body11.preheader, i8 %axi_data_5, void %loop_col_zxi2mat.split"   --->   Operation 59 'phi' 'axi_data_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%last_0_lcssa = phi i1 %last_loc_load, void %for.body11.preheader, i1 0, void %loop_col_zxi2mat.split"   --->   Operation 60 'phi' 'last_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_339 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (3.17ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt, i1 %axi_last_2_lcssa, i8 %axi_data_2_lcssa, i1 %last_0_lcssa, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, i1 %axi_last_4_loc, i8 %axi_data"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 63 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt, i1 %axi_last_2_lcssa, i8 %axi_data_2_lcssa, i1 %last_0_lcssa, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, i1 %axi_last_4_loc, i8 %axi_data"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%axi_last_4_loc_load = load i1 %axi_last_4_loc"   --->   Operation 64 'load' 'axi_last_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln129 = br void %loop_col_zxi2mat" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 65 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.268ns
The critical path consists of the following:
	wire read operation ('p_read15') on port 'p_read1' [16]  (3.634 ns)
	fifo write operation ('write_ln0') on port 'imgR_in_cols_c' [24]  (3.634 ns)

 <State 2>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt' [31]  (1.588 ns)

 <State 3>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt' [31]  (1.588 ns)

 <State 4>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('axi.last') with incoming values : ('axi_last_loc_load') ('axi_last_4_loc_load') [39]  (1.588 ns)

 <State 5>: 6.706ns
The critical path consists of the following:
	'phi' operation ('axi.last') with incoming values : ('axi_last_loc_load') ('axi_last_4_loc_load') [39]  (0.000 ns)
	'call' operation ('call_ln0') to 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat' [53]  (4.154 ns)
	blocking operation 2.552 ns on control path)

 <State 6>: 3.319ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat' [53]  (3.319 ns)

 <State 7>: 1.588ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'start' [57]  (1.588 ns)

 <State 8>: 3.176ns
The critical path consists of the following:
	'phi' operation ('axi.last') with incoming values : ('axi_last_loc_load') ('last_loc_load') ('axi_last_4_loc_load') [60]  (0.000 ns)
	'call' operation ('call_ln0') to 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt' [64]  (3.176 ns)

 <State 9>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt' [64]  (1.588 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
