Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 20:28:31 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_96_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[3]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No23_instance/Y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.198ns (5.505%)  route 3.399ns (94.495%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 6.667 - 4.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 1.167ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.007ns (routing 1.060ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=63067, routed)       2.327     3.278    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X83Y442        FDCE                                         r  ModCount591_instance/count_reg[3]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y442        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.357 r  ModCount591_instance/count_reg[3]_rep__10/Q
                         net (fo=102, routed)         1.955     5.312    MUX_Sum10_4_impl_1_instance/count_reg[3]_rep__10
    SLICE_X136Y397       MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     5.381 r  MUX_Sum10_4_impl_1_instance/Y_reg[12]_i_3/O
                         net (fo=1, routed)           1.396     6.777    MUX_Sum10_4_impl_1_instance/Y_reg[12]_i_3_n_0
    SLICE_X103Y430       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     6.827 r  MUX_Sum10_4_impl_1_instance/Y[12]_i_1/O
                         net (fo=1, routed)           0.048     6.875    Delay1No23_instance/count_reg[5]_rep__4[12]
    SLICE_X103Y430       FDCE                                         r  Delay1No23_instance/Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=63067, routed)       2.007     6.667    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X103Y430       FDCE                                         r  Delay1No23_instance/Y_reg[12]/C
                         clock pessimism              0.458     7.125    
                         clock uncertainty           -0.035     7.090    
    SLICE_X103Y430       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.115    Delay1No23_instance/Y_reg[12]
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  0.239    




