#!/usr/bin/env python
# How to run the script => python target_fn_zircon_stat_analysis.py python
# If this script has to be extended for other target binaries such as linux the below two data structures have to be generated using json_parser_radare2.py (stats part) and then handcrafted .
import os

#semi automatically generated
menu_dict = {"1":('dp_1src', 2), 
"2":('ldst_immpre', 4), 
"3":('condcmp_reg', 4), 
"4":('condcmp_imm', 7), 
"5":('ldst_unscaled', 7), 
"6":('addsub_ext', 10), 
"7":('ldstexcl', 12), 
"8":('testbranch', 13), 
"9":('ldst_immpost', 14), 
"10":('exception', 17), 
"11":('dp_3src', 18), 
"12":('dp_2src', 23), 
"13":('ldst_regoff', 35), 
"14":('bitfield', 38), 
"15":('condsel', 47), 
"16":('system', 50), 
"17":('compbranch', 57), 
"18":('ldstpair_pre', 64), 
"19":('ldstpair_post', 64), 
"20":('branch_imm', 69), 
"21":('log_imm', 73), 
"22":('ldstpair_off', 75), 
"23":('addsub_shift', 88), 
"24":('condbranch', 95), 
"25":('log_shift', 123), 
"26":('pcreladdr', 134), 
"27":('addsub_imm', 189), 
"28":('ldst_pos', 241), 
"29":('movewide', 262), 
"30": ('branch_reg', 488)}


loops = ["arm64_get_cache_info",
"arch_zero_page",
"periph_paddr_to_vaddr",
"arch_spin_lock",
"uart_irq",
"sched_resched_internal",
"arm64_get_secondary_sp",
"arch_clean_cache_range",
"arch_clean_invalidate_cache_range",
"arch_invalidate_cache_range",
"arch_sync_cache_range",
"arch_invalidate_cache_all",
"memmove_mexec",
"mexec_arch_clean_invalidate_cache_all",
"arm_gic_v2_init",
"PcieDevice__PcieDevice_PcieBusDriver__unsignedint_unsignedint_unsignedint_bool",
"s905_uart_pputc",
"imx_uart_pputc",
"pl011_uart_pputc",
"mp_sync_task_void",
"mp_set_curr_cpu_online",
"mp_init",
"mp_set_curr_cpu_active",
"thread_init_early",
"timer_queue_init",
"bitmap__RawBitmapBase__Set_unsignedlong_unsignedlong",
"bitmap__RawBitmapBase__Clear_unsignedlong_unsignedlong",
"bitmap__RawBitmapBase__ClearAll",
"zbi_for_each",
"Dispatcher__Dispatcher_unsignedint",
"FutexContext__FutexContext",
"record_recv_msg_sz_unsignedint",
"counters_init_unsignedint",
"hexdump8_very_ex",
"mandatory_memset",
"hypervisor__percpu_task_void",
"_vsnprintf_output",
"rand",
"strchr",
"strcmp",
"strlen",
"strncasecmp",
"memset",
"boot_reserve_range_search_unsignedlong_unsignedlong_unsignedlong_reserve_range_t",
"PmmArena__CountStates_unsignedlong__const",
"VmAddressRegionOrMapping__as_vm_mapping",
"copyrect8",
"copyrect16",
"copyrect32",
"_HASH_update",
"_HASH_final",
"qrcodegen__QrCode__drawAlignmentPattern_int_int",
"VDso__base_address_fbl__RefPtr_VmMapping_const"]




# All terminal functions in zircon, This is generated form the script json_parser_radare2.py , the stat calculation functions
fnc_inst_class_dict = {'PeeredDispatcher_EventPairDispatcher___get_lock__const': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'fbl__RefPtr_ThreadDispatcher_DownCastDispatcher_ThreadDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'PeeredDispatcher_EventPairDispatcher___get_related_koid__const': ['ldst_pos', 'branch_reg'], 'DummyIommu__Unmap_unsignedlong_unsignedlong_unsignedlong': ['log_shift', 'movewide', 'log_imm', 'condsel', 'branch_reg'], 'gicv2_read_gich_lr_unsignedint': ['log_shift', 'pcreladdr', 'ldst_pos', 'addsub_imm', 'ldst_regoff', 'branch_reg'], 'write_cntp_cval': ['system', 'branch_reg'], 'arm64_get_cache_info': ['system', 'addsub_imm', 'bitfield', 'movewide', 'ldst_pos', 'dp_2src', 'log_imm', 'condbranch', 'branch_reg', 'ldstpair_pre', 'testbranch', 'ldstpair_post', 'addsub_shift', 'log_shift', 'branch_imm', 'ldst_immpre'], 'GuestDispatcher__get_type__const': ['movewide', 'branch_reg'], 'VmObjectPaged__is_contiguous__const': ['ldst_pos', 'bitfield', 'branch_reg'], '_anonymousnamespace___PciMmioConfig__Write_PciReg16_unsignedshort_const': ['ldst_pos', 'log_imm', 'ldst_regoff', 'branch_reg'], 'isspace': ['addsub_imm', 'condbranch', 'condsel', 'branch_reg', 'movewide'], 'BusTransactionInitiatorDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'VmObjectPhysical__size__const': ['ldst_pos', 'branch_reg'], 'gic_write_gich_lr_unsignedint_unsignedlong': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'wait_queue_blocked_priority': ['addsub_imm', 'ldst_pos', 'condcmp_reg', 'condbranch', 'ldst_unscaled', 'branch_reg', 'movewide'], 'el2_hvc_psci': ['exception', 'branch_reg'], 'arm64_el2_on': ['exception', 'branch_reg'], 'gicv2_get_lr_from_vector_unsignedint': ['log_imm', 'branch_reg'], 'uart_puts': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'FutexNode__FutexNode': ['log_shift', 'ldst_pos', 'movewide', 'addsub_imm', 'ldst_immpre', 'ldstpair_off', 'branch_reg'], 'fbl__RefPtr_ResourceDispatcher_DownCastDispatcher_ResourceDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'ProfileDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'VmObject__CleanCache_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'mp_set_curr_cpu_online': ['ldst_pos', 'movewide', 'addsub_imm', 'dp_2src', 'log_shift', 'pcreladdr', 'condsel', 'ldstexcl', 'compbranch', 'branch_reg', 'log_imm', 'condbranch', 'branch_imm'], 'qrcodegen__QrCode__QrCode': ['movewide', 'ldst_pos', 'branch_reg'], 'gfx_fillrect': ['ldst_pos', 'addsub_shift', 'condbranch', 'addsub_imm', 'condcmp_imm', 'condsel', 'branch_reg'], 'EventDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'imx_uart_pputc': ['pcreladdr', 'ldst_pos', 'log_imm', 'movewide', 'compbranch', 'addsub_imm', 'testbranch', 'branch_reg'], 'fbl__RefPtr_ProcessDispatcher_DownCastDispatcher_ProcessDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'DummyIommu__IsValidBusTxnId_unsignedlong_const': ['movewide', 'branch_reg'], 'fbl__AllocChecker__AllocChecker': ['ldst_pos', 'branch_reg'], 'PeeredDispatcher_FifoDispatcher___get_lock__const': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'VmObject__Resize_unsignedlong': ['movewide', 'branch_reg'], 'PcieBridge__mmio_lo_regions': ['addsub_imm', 'branch_reg'], '_vsnprintf_output': ['compbranch', 'addsub_shift', 'ldstpair_off', 'addsub_imm', 'condbranch', 'ldst_pos', 'ldst_regoff', 'log_shift', 'branch_reg', 'movewide'], 'memset': ['log_shift', 'log_imm', 'condbranch', 'addsub_imm', 'addsub_shift', 'ldstpair_off', 'branch_reg', 'testbranch', 'ldst_immpost', 'ldst_pos', 'ldstpair_pre', 'movewide', 'system', 'dp_2src', 'condcmp_reg'], 'PcieBridge__mmio_hi_regions': ['addsub_imm', 'branch_reg'], 'VmObject__size__const': ['movewide', 'branch_reg'], 'operatornew_unsignedlong_void': ['log_shift', 'branch_reg'], 'Pci__PioCfgRead_unsignedint_unsignedint__unsignedlong': ['movewide', 'branch_reg'], 'gic_read_gich_vmcr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'parse_ccsid_arm64_cache_desc_t__unsignedlong': ['log_imm', 'movewide', 'addsub_imm', 'bitfield', 'addsub_shift', 'dp_2src', 'ldst_pos', 'ldstpair_off', 'branch_reg'], 'arm64_init_percpu_early': ['system', 'bitfield', 'pcreladdr', 'addsub_imm', 'addsub_ext', 'ldst_regoff', 'addsub_shift', 'branch_reg'], 'od.crypto__entropy._anonymousnamespace___MockCollector___MockCollector': ['branch_reg', 'pcreladdr', 'addsub_imm', 'ldst_pos', 'branch_imm'], 'arm64_el2_gicv3_read_gich_misr': ['movewide', 'exception', 'branch_reg'], 'VmAddressRegionDummy__CreateSubVmar_unsignedlong_unsignedlong_unsignedchar_unsignedint_charconst__fbl__RefPtr_VmAddressRegion': ['movewide', 'branch_reg'], 'gicv2_default_gich_vmcr': ['log_imm', 'branch_reg'], 'sys_syscall_test_6_int_int_int_int_int_int': ['addsub_shift', 'branch_reg'], 'ARGB8888_to_RGB332': ['bitfield', 'log_shift', 'log_imm', 'branch_reg'], 'arm64_get_secondary_sp': ['system', 'log_imm', 'movewide', 'pcreladdr', 'addsub_imm', 'ldst_pos', 'addsub_shift', 'condbranch', 'log_shift', 'branch_reg'], 'platform_mp_cpu_hotplug': ['movewide', 'branch_reg', 'branch_imm'], 'gicv2_read_gich_vtr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'thread_init_early': ['pcreladdr', 'addsub_imm', 'movewide', 'system', 'addsub_shift', 'ldst_regoff', 'condbranch', 'branch_reg', 'ldstpair_pre', 'ldst_pos', 'compbranch', 'branch_imm', 'ldstpair_post', 'log_shift'], 'VmAddressRegionDummy__DestroyLocked': ['movewide', 'branch_reg'], 'boot_alloc_page_phys': ['pcreladdr', 'ldst_pos', 'addsub_imm', 'log_imm', 'branch_reg'], 'arm_smccc_hvc': ['ldstpair_pre', 'exception', 'ldstpair_post', 'ldstpair_off', 'branch_reg'], 'hisi_reboot': ['pcreladdr', 'ldst_pos', 'addsub_imm', 'condsel', 'movewide', 'log_imm', 'log_shift', 'branch_reg'], 'PcieBusDriver__PcieBusDriver_PciePlatformInterface': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_imm', 'log_shift', 'ldstpair_post', 'branch_reg'], 'VmAddressRegionDispatcher__get_type__const': ['movewide', 'branch_reg'], 'EventDispatcher__get_type__const': ['movewide', 'branch_reg'], 'write_cntv_tval': ['bitfield', 'system', 'branch_reg'], 'fbl__RefPtr_SocketDispatcher_DownCastDispatcher_SocketDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'PcieRoot__pio_regions': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'gicv2_write_gich_hcr_unsignedint': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'default_handle_fiq': ['branch_reg'], 'EventPairDispatcher__get_type__const': ['movewide', 'branch_reg'], 'MBufChain__is_empty__const': ['ldst_pos', 'addsub_imm', 'condsel', 'branch_reg'], 'PortDispatcher__get_type__const': ['movewide', 'branch_reg'], 'Dispatcher__Dispatcher_unsignedint': ['pcreladdr', 'addsub_imm', 'ldst_pos', 'movewide', 'ldstexcl', 'compbranch', 'log_imm', 'ldstpair_off', 'log_shift', 'dp_3src', 'addsub_shift', 'branch_reg'], 'gic_send_ipi': ['log_imm', 'condbranch', 'pcreladdr', 'ldst_pos', 'bitfield', 'addsub_shift', 'addsub_imm', 'log_shift', 'movewide', 'branch_reg'], 'imx_uart_pgetc': ['pcreladdr', 'ldst_pos', 'compbranch', 'testbranch', 'branch_reg', 'movewide'], 'display_get_info': ['movewide', 'branch_reg'], 'hisi_power_init': ['pcreladdr', 'ldst_pos', 'system', 'branch_reg', 'ldstpair_pre', 'addsub_imm', 'log_shift', 'ldstpair_off', 'condbranch', 'compbranch', 'branch_imm', 'condcmp_imm', 'ldstpair_post', 'movewide'], 'isalpha': ['log_imm', 'addsub_imm', 'condsel', 'branch_reg'], 'LogDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'VmAddressRegion__is_mapping__const': ['movewide', 'branch_reg'], 'psci_hvc_call': ['ldstpair_pre', 'movewide', 'addsub_imm', 'branch_imm', 'ldst_pos', 'ldstpair_post', 'branch_reg'], 'arm_gicv2m_get_frame_info': ['compbranch', 'ldstpair_pre', 'movewide', 'addsub_imm', 'ldstpair_off', 'log_shift', 'branch_imm', 'pcreladdr', 'ldst_pos', 'addsub_shift', 'condbranch', 'ldst_regoff', 'log_imm', 'bitfield', 'condcmp_imm', 'condcmp_reg', 'ldstpair_post', 'branch_reg'], 'el2_hvc_sysreg': ['compbranch', 'pcreladdr', 'addsub_shift', 'branch_reg'], 'gicv2_read_gich_elrsr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'copyrect8': ['ldst_pos', 'addsub_shift', 'dp_3src', 'condbranch', 'compbranch', 'addsub_imm', 'log_shift', 'movewide', 'ldst_regoff', 'branch_reg', 'system'], 'VmAddressRegionOrMapping__as_vm_mapping': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'addsub_shift', 'condbranch', 'branch_reg', 'log_imm', 'ldstpair_post', 'ldstexcl', 'compbranch', 'pcreladdr', 'branch_imm', 'testbranch', 'bitfield', 'condsel'], 'FutexContext__FutexContext': ['addsub_imm', 'movewide', 'ldst_pos', 'ldstpair_off', 'ldst_immpost', 'addsub_shift', 'condbranch', 'branch_reg'], 'gic_shutdown_1': ['pcreladdr', 'ldst_pos', 'ldst_regoff', 'branch_reg'], 'pl011_start_panic': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'putpixel8': ['ldstpair_pre', 'log_shift', 'addsub_imm', 'ldstpair_off', 'ldst_pos', 'dp_3src', 'branch_reg', 'ldst_regoff', 'ldstpair_post'], 'arm64_el2_resume': ['exception', 'branch_reg'], 'MBufChain__is_full__const': ['ldst_pos', 'movewide', 'addsub_shift', 'condsel', 'branch_reg'], 'write_cntps_ctl': ['log_shift', 'system', 'branch_reg'], 'FifoDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'el2_hvc_mexec': ['branch_reg'], 'arm64_el2_off': ['exception', 'branch_reg'], 'platform_irq': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'VmObject__InvalidateCache_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'bitmap__RawBitmapGeneric_bitmap__FixedStorage_8ul_____RawBitmapGeneric': ['branch_reg'], 'fbl__RefPtr_LogDispatcher_DownCastDispatcher_LogDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'platform_early_console_enabled': ['movewide', 'branch_reg'], 'timer_init': ['pcreladdr', 'addsub_imm', 'ldstpair_off', 'branch_reg'], 'strlen': ['log_shift', 'ldst_pos', 'compbranch', 'movewide', 'addsub_imm', 'ldst_regoff', 'branch_reg'], 'cmpct_test': ['branch_reg'], 'VmObject__CommitRange_unsignedlong_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'gicv3_get_vector_from_lr_unsignedlong': ['branch_reg'], 'default_configure': ['movewide', 'branch_reg'], 'crypto__entropy__EarlyBootTest': ['branch_reg'], 'arch_thread_initialize': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldstpair_off', 'log_shift', 'branch_imm', 'ldst_pos', 'addsub_shift', 'log_imm', 'ldst_unscaled', 'system', 'ldstpair_post', 'branch_reg'], 'gic_get_interrupt_config': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'condbranch', 'compbranch', 'movewide', 'branch_reg'], 'cntpct_to_zx_time': ['pcreladdr', 'addsub_imm', 'ldst_pos', 'branch_imm'], 'bitmap__Bitmap__ClearOne_unsignedlong': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'default_is_valid': ['movewide', 'branch_reg'], 'sys_mmap_device_io_unsignedint_unsignedint_unsignedint': ['movewide', 'branch_reg'], 'PortObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['ldst_pos', 'addsub_shift', 'condbranch', 'movewide', 'log_shift', 'branch_reg', 'condsel'], 'mtrace_control_unsignedint_unsignedint_unsignedint_internal__user_ptr_void__internal__InOutPolicy_3__unsignedlong': ['movewide', 'branch_reg'], 'hypervisor__percpu_task_void': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'log_shift', 'ldst_pos', 'branch_reg', 'compbranch', 'movewide', 'dp_2src', 'condsel', 'ldstexcl', 'ldstpair_post'], 'page_state_to_string_unsignedint': ['addsub_imm', 'condbranch', 'pcreladdr', 'condsel', 'branch_reg', 'compbranch'], 'fbl__RefPtr_ChannelDispatcher_DownCastDispatcher_ChannelDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'non_virtualthunktoPcieBridge__pio_regions': ['addsub_imm', 'branch_reg'], 'power_reboot': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'PeeredDispatcher_SocketDispatcher___get_lock__const': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'SocketDispatcher__get_type__const': ['movewide', 'branch_reg'], 'ArmArchVmAspace__arch_table_phys__const': ['ldst_pos', 'branch_reg'], '_anonymousnamespace___validate_thread_state_input_unsignedint_unsignedlong_unsignedlong___clone.constprop.64': ['addsub_imm', 'condbranch', 'movewide', 'log_shift', 'addsub_shift', 'condsel', 'ldst_pos', 'branch_reg', 'compbranch', 'branch_imm'], 'gic_get_vector_from_lr_unsignedlong': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'remove_queue_head_thread': ['ldst_pos', 'addsub_imm', 'addsub_shift', 'condbranch', 'compbranch', 'log_shift', 'ldst_immpost', 'ldstpair_off', 'branch_reg', 'exception'], 'crypto__PRNG__is_thread_safe__const': ['ldst_pos', 'movewide', 'addsub_shift', 'condsel', 'branch_reg'], 'removal__RmOnStateChange__OnStateChange_unsignedint': ['movewide', 'branch_reg'], 'fbl__RefPtr_TimerDispatcher_DownCastDispatcher_TimerDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'arch_clean_invalidate_cache_range': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'addsub_imm', 'log_shift', 'system', 'condbranch', 'branch_reg'], 'FutexNode__AppendList_FutexNode': ['ldst_pos', 'branch_reg'], 'PortDispatcher__DefaultPortAllocator': ['pcreladdr', 'addsub_imm', 'branch_reg'], 'platform_mexec_void____unsignedlong_unsignedlong_unsignedlong_unsignedlong_memmov_ops_t__void___memmov_ops_t__unsignedlong_unsignedlong_unsignedlong': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'log_shift', 'log_imm', 'addsub_shift', 'condbranch', 'movewide', 'ldst_regoff', 'branch_imm', 'ldstpair_post', 'branch_reg', 'ldst_pos', 'pcreladdr', 'compbranch', 'condsel'], 'counters_init_unsignedint': ['pcreladdr', 'addsub_imm', 'addsub_shift', 'movewide', 'system', 'ldst_pos', 'condbranch', 'branch_reg'], 'removal__RemovableObserver__OnRemoved': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'TimerDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'DummyIommu__ClearMappingsForBusTxnId_unsignedlong': ['movewide', 'branch_reg'], 'boot_alloc_init': ['pcreladdr', 'addsub_imm', 'ldst_pos', 'branch_reg'], 'interrupt_init_percpu_early': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'mandatory_memset': ['log_imm', 'log_shift', 'addsub_shift', 'compbranch', 'ldst_immpost', 'condbranch', 'branch_reg'], 'arm_gic_v2_init': ['compbranch', 'pcreladdr', 'ldst_pos', 'branch_reg', 'ldstpair_pre', 'addsub_imm', 'log_shift', 'movewide', 'branch_imm', 'condsel', 'ldstpair_off', 'condbranch', 'addsub_shift', 'ldst_regoff', 'bitfield', 'log_imm', 'addsub_ext', 'ldstpair_post'], 'PciCapPcie___PciCapPcie': ['ldst_pos', 'pcreladdr', 'addsub_imm', 'compbranch', 'log_shift', 'branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___4____FUN_void': ['ldst_pos', 'movewide', 'log_shift', 'branch_reg'], 'gicv2_get_vector_from_lr_unsignedlong': ['log_imm', 'branch_reg'], 'arm64_get_kernel_ptable': ['pcreladdr', 'addsub_imm', 'branch_reg'], 'fbl__RefPtr_JobDispatcher_DownCastDispatcher_JobDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'pdev_register_interrupts': ['pcreladdr', 'ldst_pos', 'system', 'branch_reg'], 'hexval': ['log_imm', 'addsub_imm', 'condbranch', 'condsel', 'branch_reg', 'log_shift'], 'mp_sync_task_void': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'log_shift', 'ldst_immpost', 'branch_reg', 'movewide', 'dp_2src', 'condsel', 'ldstexcl', 'compbranch', 'system', 'ldstpair_post'], 'arm64_get_boot_el': ['pcreladdr', 'ldst_pos', 'bitfield', 'branch_reg'], 'VmObject__ResizeLocked_unsignedlong': ['movewide', 'branch_reg'], 'putpixel16': ['log_shift', 'ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'dp_3src', 'addsub_shift', 'branch_reg', 'ldst_regoff', 'ldstpair_post'], 'TimerDispatcher__get_type__const': ['movewide', 'branch_reg'], 'arch_spin_lock': ['ldst_pos', 'addsub_imm', 'system', 'ldstexcl', 'compbranch', 'branch_reg'], 'StateObserver__OnRemoved': ['branch_reg'], 'write_cntp_tval': ['bitfield', 'system', 'branch_reg'], 'alloc_checker_panic': ['movewide', 'branch_reg'], 'platform_mp_cpu_unplug': ['branch_imm'], 'mexec_arch_clean_invalidate_cache_all': ['system', 'log_imm', 'bitfield', 'compbranch', 'movewide', 'addsub_shift', 'dp_2src', 'addsub_imm', 'condbranch', 'dp_1src', 'log_shift', 'branch_reg'], 'crashlog_print_callback___print_callback__charconst__unsignedlong': ['ldstpair_pre', 'pcreladdr', 'addsub_imm', 'ldstpair_off', 'ldst_pos', 'movewide', 'addsub_shift', 'condsel', 'log_shift', 'branch_imm', 'ldstpair_post', 'branch_reg'], 'ProcessDispatcher__get_related_koid__const': ['ldst_pos', 'branch_reg'], 'f__geterrno': ['pcreladdr', 'addsub_imm', 'branch_reg'], 'mymemcpy_void__voidconst__unsignedlong': ['branch_imm'], 'PcieBridge__pf_mmio_regions': ['addsub_imm', 'branch_reg'], 'VmObject__SyncCache_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'cbuf_space_avail': ['ldstpair_off', 'movewide', 'ldst_pos', 'addsub_shift', 'dp_2src', 'log_shift', 'branch_reg'], 'qrcodegen__QrCode__getNumDataCodewords_int_qrcodegen__Eccconst': ['addsub_imm', 'dp_3src', 'bitfield', 'condbranch', 'movewide', 'addsub_shift', 'condsel', 'ldst_pos', 'pcreladdr', 'addsub_ext', 'ldst_regoff', 'branch_reg'], 's905_uart_pputc': ['pcreladdr', 'ldst_pos', 'log_imm', 'movewide', 'compbranch', 'addsub_imm', 'testbranch', 'branch_reg'], 'get_paddr_void__unsignedlong_unsignedlong_unsignedlong': ['ldst_pos', 'movewide', 'branch_reg'], 'VmObjectPaged__is_resizable__const': ['ldst_pos', 'log_imm', 'branch_reg'], 'default_pgetc': ['movewide', 'branch_reg'], 'Dispatcher__get_related_koid__const': ['movewide', 'branch_reg'], 'gicv3_get_gicv_unsignedlong': ['movewide', 'branch_reg'], 'write_cntv_ctl': ['log_shift', 'system', 'branch_reg'], 'VmEnumerator__OnVmMapping_VmMappingconst__VmAddressRegionconst__unsignedint': ['movewide', 'branch_reg'], 'ResourceDispatcher__get_cookie_jar': ['addsub_imm', 'branch_reg'], 'ProfileDispatcher__get_type__const': ['movewide', 'branch_reg'], 'LogDispatcher__get_type__const': ['movewide', 'branch_reg'], 'VmObject__GetPageLocked_unsignedlong_unsignedint_list_node__vm_page___unsignedlong': ['movewide', 'branch_reg'], 'PcieRootLUTSwizzle__Swizzle_unsignedint_unsignedint_unsignedint_unsignedint': ['addsub_imm', 'condcmp_imm', 'condsel', 'log_shift', 'compbranch', 'bitfield', 'movewide', 'addsub_ext', 'addsub_shift', 'ldst_pos', 'branch_reg'], 'PmmArena__CountStates_unsignedlong__const': ['ldst_pos', 'addsub_shift', 'condbranch', 'movewide', 'system', 'addsub_imm', 'log_imm', 'ldst_regoff', 'branch_reg'], 'VmAddressRegionDummy__EnumerateChildrenLocked_VmEnumerator__unsignedint': ['movewide', 'branch_reg'], 'remap_interrupt': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'target_early_init': ['branch_reg'], 'SoloDispatcher__get_lock__const': ['addsub_imm', 'branch_reg'], 'isupper': ['addsub_imm', 'condsel', 'branch_reg'], 'DummyIommu__aspace_size_unsignedlong': ['movewide', 'branch_reg'], 'hypervisor__cpu_of_unsignedshort': ['log_imm', 'pcreladdr', 'ldst_pos', 'addsub_imm', 'dp_2src', 'dp_3src', 'branch_reg'], 's905_uart_start_panic': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'rand': ['pcreladdr', 'addsub_imm', 'movewide', 'ldstexcl', 'dp_3src', 'addsub_shift', 'condbranch', 'compbranch', 'branch_reg'], 'gfx_putpixel.part.0': ['ldst_pos', 'branch_reg'], 'arm64_el2_gicv3_read_gich_elrsr': ['movewide', 'exception', 'branch_reg'], 'arm64_exc_shared_restore_short': ['ldstpair_off', 'system', 'ldstpair_post', 'addsub_imm', 'branch_reg'], 'platform_fiq': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'gic_shutdown': ['pcreladdr', 'ldst_pos', 'ldst_regoff', 'branch_reg'], 'boot_reserve_range_search_unsignedlong_unsignedlong_unsignedlong_reserve_range_t': ['addsub_shift', 'pcreladdr', 'ldst_pos', 'compbranch', 'addsub_imm', 'condsel', 'movewide', 'system', 'condcmp_imm', 'condbranch', 'branch_reg', 'ldstpair_off'], 'VmObjectDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'udisplay_set_display_info': ['pcreladdr', 'addsub_imm', 'ldstpair_pre', 'log_shift', 'movewide', 'branch_imm', 'ldstpair_post', 'branch_reg'], 'VmObjectPaged__size__const': ['ldst_pos', 'branch_reg'], 'bitmap__RawBitmapBase__Set_unsignedlong_unsignedlong': ['addsub_shift', 'condbranch', 'ldst_pos', 'addsub_imm', 'bitfield', 'movewide', 'dp_2src', 'log_shift', 'branch_reg', 'condsel', 'ldst_immpost', 'branch_imm'], 'periph_paddr_to_vaddr': ['pcreladdr', 'addsub_imm', 'ldst_pos', 'compbranch', 'addsub_shift', 'condbranch', 'movewide', 'branch_reg'], 'gic_read_gich_hcr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'ARGB8888_to_RGB2220': ['bitfield', 'log_shift', 'log_imm', 'branch_reg'], 'EventPairDispatcher__allowed_user_signals__const': ['movewide', 'branch_reg'], 'sys_syscall_test_7_int_int_int_int_int_int_int': ['addsub_shift', 'branch_reg'], 'gic_write_gich_hcr_unsignedint': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'VmObject__is_contiguous__const': ['movewide', 'branch_reg'], 'bitmap__Bitmap__SetOne_unsignedlong': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'arm64_el2_gicv3_write_gich_lr': ['movewide', 'exception', 'branch_reg'], 'gic_mask_interrupt': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'condbranch', 'bitfield', 'log_imm', 'addsub_imm', 'movewide', 'dp_2src', 'ldst_regoff', 'branch_reg'], 'ResourceDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'JobDispatcher__get_type__const': ['movewide', 'branch_reg'], 'Dispatcher__get_name_char__const': ['log_shift', 'movewide', 'branch_imm'], 'SocketDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'SHA256_Init': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldst_pos', 'log_shift', 'branch_imm', 'ldstpair_off', 'ldstpair_post', 'branch_reg'], 'clSHA256': ['ldstpair_pre', 'pcreladdr', 'addsub_imm', 'movewide', 'ldstpair_off', 'log_shift', 'branch_imm', 'ldst_pos', 'branch_reg', 'ldstpair_post'], 'qrcodegen__QrCode__drawAlignmentPattern_int_int': ['movewide', 'dp_3src', 'addsub_imm', 'condsel', 'addsub_shift', 'log_imm', 'bitfield', 'dp_2src', 'addsub_ext', 'ldst_pos', 'log_shift', 'condbranch', 'branch_reg'], 'arm64_exc_shared_restore_long': ['ldstpair_off', 'ldst_pos', 'system', 'ldstpair_post', 'addsub_imm', 'branch_reg'], 'uart_pputc': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'hypervisor__check_pinned_cpu_invariant_unsignedshort_threadconst': ['log_imm', 'system', 'addsub_imm', 'addsub_shift', 'condbranch', 'movewide', 'branch_reg', 'pcreladdr', 'ldst_pos', 'dp_2src', 'dp_3src', 'log_shift', 'condsel'], 'gicv3_get_lr_from_vector_unsignedint': ['log_shift', 'movewide', 'branch_reg'], 'psci_system_reset': ['addsub_imm', 'condbranch', 'pcreladdr', 'ldst_pos', 'movewide', 'ldstpair_off', 'branch_reg'], 'mutex_init': ['log_shift', 'movewide', 'ldst_immpost', 'ldstpair_off', 'branch_reg'], 'PortObserver__OnCancel_Handleconst': ['ldst_pos', 'movewide', 'addsub_shift', 'condsel', 'branch_reg'], 'default_shutdown_1': ['branch_reg'], 'VmObjectDispatcher__get_type__const': ['movewide', 'branch_reg'], 'Semaphore__Semaphore_long': ['log_shift', 'ldst_pos', 'movewide', 'ldst_immpre', 'addsub_imm', 'ldstpair_off', 'branch_reg'], 'PciStdCapability___PciStdCapability': ['ldst_pos', 'pcreladdr', 'addsub_imm', 'compbranch', 'log_shift', 'branch_reg'], 'InterruptDispatcher__get_type__const': ['movewide', 'branch_reg'], 'bitmap__RawBitmapBase__Clear_unsignedlong_unsignedlong': ['addsub_shift', 'condbranch', 'ldst_pos', 'addsub_imm', 'bitfield', 'movewide', 'dp_2src', 'log_shift', 'branch_reg', 'condsel', 'ldst_immpost', 'branch_imm'], 'tolower': ['addsub_imm', 'condsel', 'branch_reg'], 'sys_syscall_test_5_int_int_int_int_int': ['addsub_shift', 'branch_reg'], 'ArmArchVmAspace__ArmArchVmAspace': ['pcreladdr', 'addsub_imm', 'movewide', 'ldst_pos', 'ldstpair_off', 'branch_reg'], 'VmPageList__IsEmpty': ['ldst_pos', 'addsub_imm', 'condsel', 'branch_reg'], 'removal__on_cancel____RmOnCancel__OnCancel_Handleconst': ['movewide', 'branch_reg'], 'arch_clean_cache_range': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'addsub_imm', 'log_shift', 'system', 'condbranch', 'branch_reg'], 'gic_init_percpu_early': ['pcreladdr', 'movewide', 'ldst_pos', 'addsub_shift', 'ldst_regoff', 'branch_reg'], 'arch_invalidate_cache_range': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'addsub_imm', 'log_shift', 'system', 'condbranch', 'branch_reg'], 'memmove_mexec': ['movewide', 'bitfield', 'addsub_shift', 'condbranch', 'log_shift', 'addsub_imm', 'ldst_regoff', 'branch_reg'], 'strncasecmp': ['compbranch', 'ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'movewide', 'log_shift', 'branch_imm', 'condbranch', 'log_imm', 'addsub_ext', 'addsub_shift', 'ldst_regoff', 'ldstpair_post', 'branch_reg'], 'VcpuDispatcher__get_type__const': ['movewide', 'branch_reg'], 'arm64_el2_gicv3_read_gich_vtr': ['movewide', 'exception', 'branch_reg'], 'bitmap__RawBitmapGeneric_bitmap__FixedStorage_65535ul_____RawBitmapGeneric': ['branch_reg'], 'EventDispatcher__allowed_user_signals__const': ['movewide', 'branch_reg'], 'gfxconsole_putpixel': ['ldst_pos', 'addsub_shift', 'condbranch', 'branch_imm', 'branch_reg', 'pcreladdr', 'log_shift'], 'PeeredDispatcher_ChannelDispatcher___get_lock__const': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'arch_set_fp_regs': ['movewide', 'branch_reg'], 'clSHA256_init': ['movewide', 'pcreladdr', 'addsub_imm', 'ldstpair_off', 'branch_reg'], 'gicv3_get_num_lrs': ['ldstpair_pre', 'addsub_imm', 'branch_imm', 'log_imm', 'ldstpair_post', 'branch_reg'], 'VmObject__SetMappingCachePolicy_unsignedint': ['movewide', 'branch_reg'], 'arm64_el2_tlbi_ipa': ['movewide', 'exception', 'branch_reg'], 'gic_get_gicv_unsignedlong': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'GetSystemPolicyManager': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'copyrect16': ['ldst_pos', 'addsub_shift', 'dp_3src', 'condbranch', 'compbranch', 'addsub_imm', 'bitfield', 'movewide', 'system', 'ldst_regoff', 'branch_reg', 'log_shift'], 'fbl__RefPtr_InterruptDispatcher_DownCastDispatcher_InterruptDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'ThreadDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'default_init_percpu': ['branch_reg'], 'gic_get_interrupt_config_1': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'condbranch', 'compbranch', 'movewide', 'branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___2____FUN_void': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'log_shift', 'branch_reg', 'log_imm', 'ldstpair_post'], 'gicv2_read_gich_hcr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'fbl__RefPtr_VmObjectDispatcher_DownCastDispatcher_VmObjectDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'vmo_lookup_test_____lambda_void__unsignedlong_unsignedlong_unsignedlong__1____FUN_void__unsignedlong_unsignedlong_unsignedlong': ['log_shift', 'movewide', 'ldst_pos', 'addsub_imm', 'branch_reg'], 'arm64_el2_gicv3_read_gich_hcr': ['movewide', 'exception', 'branch_reg'], 'crash_thread_void': ['movewide', 'ldst_pos', 'branch_reg'], 'bitmap__RawBitmapBase__ClearAll': ['ldst_pos', 'compbranch', 'addsub_imm', 'movewide', 'bitfield', 'ldst_regoff', 'addsub_shift', 'condbranch', 'branch_reg'], 'read_cntpct': ['system', 'branch_reg'], 'gic_read_gich_lr_unsignedint': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'mp_set_curr_cpu_active': ['log_imm', 'condbranch', 'ldst_pos', 'movewide', 'addsub_imm', 'pcreladdr', 'dp_2src', 'condsel', 'ldstexcl', 'log_shift', 'compbranch', 'branch_reg'], 'ticks_per_second': ['pcreladdr', 'addsub_imm', 'movewide', 'ldst_pos', 'ldstpair_off', 'dp_3src', 'log_imm', 'bitfield', 'addsub_shift', 'branch_reg'], 'hw_rng_get_entropy': ['movewide', 'branch_reg'], 'arm64_uspace_entry': ['addsub_imm', 'system', 'log_shift', 'branch_reg'], 'gic_remap_interrupt': ['branch_reg'], 'PeeredDispatcher_FifoDispatcher___get_related_koid__const': ['ldst_pos', 'branch_reg'], 'PeeredDispatcher_ChannelDispatcher___get_related_koid__const': ['ldst_pos', 'branch_reg'], 'arch_get_fp_regs': ['movewide', 'branch_reg'], 'y1.init': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldst_pos', 'pcreladdr', 'ldstpair_off', 'branch_imm', 'log_shift', 'ldstpair_post', 'branch_reg'], 'default_handle_irq': ['branch_reg'], 'mymemset_void__int_unsignedlong': ['branch_imm'], 'PinnedMemoryTokenDispatcher__get_type__const': ['movewide', 'branch_reg'], 'strchr': ['ldst_pos', 'log_imm', 'addsub_shift', 'condbranch', 'compbranch', 'ldst_immpre', 'branch_reg', 'movewide'], 'VmObject__DecommitRange_unsignedlong_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'removal__on_initialize____RmOnInitialize__OnInitialize_unsignedint_StateObserver__CountInfoconst': ['movewide', 'branch_reg'], 'VmObject__AllocatedPagesInRange_unsignedlong_unsignedlong_const': ['movewide', 'branch_reg'], 'VmObjectPhysical__is_contiguous__const': ['movewide', 'branch_reg'], 'arch_thread_construct_first': ['system', 'ldst_unscaled', 'ldst_pos', 'addsub_imm', 'branch_reg'], 'PcieRoot__PcieRoot_PcieBusDriver__unsignedint': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'log_shift', 'movewide', 'ldst_pos', 'branch_imm', 'pcreladdr', 'ldstpair_post', 'branch_reg'], 'sys_syscall_test_0': ['movewide', 'branch_reg'], 'el2_hvc_resume': ['system', 'log_shift', 'ldst_pos', 'compbranch', 'movewide', 'addsub_imm', 'ldstpair_off', 'branch_reg'], 'fbl__RefPtr_FifoDispatcher_DownCastDispatcher_FifoDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'VmObject__Pin_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'default_remap': ['movewide', 'branch_reg'], 'arm64_el2_gicv3_write_gich_hcr': ['movewide', 'exception', 'branch_reg'], 'VmEnumerator__OnVmAddressRegion_VmAddressRegionconst__unsignedint': ['movewide', 'branch_reg'], 'VmObject__ReadUser_internal__user_ptr_void__internal__InOutPolicy_2__unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'gic_configure_interrupt': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'condcmp_imm', 'condbranch', 'compbranch', 'bitfield', 'addsub_imm', 'movewide', 'dp_2src', 'ldst_regoff', 'log_shift', 'condsel', 'branch_reg'], 'gic_read_gich_elrsr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'DummyIommu__Map_unsignedlong_fbl__RefPtr_VmObject_const__unsignedlong_unsignedlong_unsignedint_unsignedlong__unsignedlong_____lambda_void__unsignedlong_unsignedlong_unsignedlong__1____FUN_void__unsignedlong_unsignedlong_unsignedlong': ['ldst_pos', 'movewide', 'branch_reg'], 'el2_gicv3_read_lr': ['pcreladdr', 'addsub_shift', 'branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___3____FUN_void': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'log_shift', 'branch_reg', 'log_imm', 'ldstpair_post'], 'VmPageList__VmPageList': ['log_imm', 'ldstpair_off', 'branch_reg'], 'VmAddressRegionDummy__FindRegion_unsignedlong': ['log_shift', 'ldst_pos', 'branch_reg'], 'arch_mp_prep_cpu_unplug': ['movewide', 'branch_reg'], 'gic_unmask_interrupt': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'condbranch', 'bitfield', 'log_imm', 'addsub_imm', 'movewide', 'dp_2src', 'ldst_regoff', 'branch_reg'], 'sys_pci_cfg_pio_rw_unsignedint_unsignedchar_unsignedchar_unsignedchar_unsignedchar_internal__user_ptr_unsignedint__internal__InOutPolicy_3__unsignedlong_bool': ['movewide', 'branch_reg'], 'EventPairDispatcher__get_cookie_jar': ['addsub_imm', 'branch_reg'], 'ChannelDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'arm64_el2_gicv3_read_gich_vmcr': ['movewide', 'exception', 'branch_reg'], 'Dispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], '_anonymousnamespace___TestDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'mmu_flags_to_s1_pte_attr_unsignedint': ['pcreladdr', 'addsub_imm', 'log_imm', 'movewide', 'log_shift', 'ldst_regoff', 'condbranch', 'condsel', 'branch_reg'], 'fbl__RefPtr_VcpuDispatcher_DownCastDispatcher_VcpuDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'PcieBridge__pio_regions': ['addsub_imm', 'branch_reg'], 'arch_smc_call_zx_smc_parametersconst__zx_smc_result': ['log_shift', 'ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'ldst_pos', 'branch_imm', 'movewide', 'ldstpair_post', 'branch_reg'], 'draw_char': ['addsub_imm', 'condbranch', 'ldstpair_pre', 'ldstpair_off', 'log_shift', 'ldst_pos', 'addsub_shift', 'compbranch', 'branch_reg', 'ldstpair_post', 'pcreladdr', 'log_imm', 'dp_3src', 'branch_imm'], 'ResourceDispatcher__get_type__const': ['movewide', 'branch_reg'], 'StateObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['movewide', 'branch_reg'], 'gic_default_gich_vmcr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'target_init': ['branch_reg'], 'arm64_fpu_context_switch': ['system', 'log_imm', 'condbranch', 'branch_reg', 'addsub_imm', 'ldstpair_off', 'ldst_pos'], '_HASH_final': ['ldstpair_pre', 'pcreladdr', 'movewide', 'addsub_imm', 'ldstpair_off', 'log_shift', 'ldst_pos', 'bitfield', 'branch_reg', 'log_imm', 'condbranch', 'dp_2src', 'system', 'ldst_unscaled', 'condsel', 'addsub_shift', 'ldstpair_post'], 'VmObject__CloneCOW_bool_unsignedlong_unsignedlong_bool_fbl__RefPtr_VmObject': ['movewide', 'branch_reg'], 'el2_gicv3_done': ['system', 'branch_reg'], 'gic_is_valid_interrupt': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'condsel', 'branch_reg'], 'is_valid_interrupt': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'VmObject__Lookup_unsignedlong_unsignedlong_unsignedint_int____void__unsignedlong_unsignedlong_unsignedlong__void': ['movewide', 'branch_reg'], '_anonymousnamespace___PciMmioConfig__Write_PciReg32_unsignedint_const': ['ldst_pos', 'log_imm', 'ldst_regoff', 'branch_reg'], '_anonymousnamespace___PciMmioConfig__Read_PciReg32_const': ['ldst_pos', 'log_imm', 'ldst_regoff', 'branch_reg'], 'gicv3_read_gich_elrsr': ['ldstpair_pre', 'addsub_imm', 'branch_imm', 'log_shift', 'ldstpair_post', 'branch_reg'], '_HASH_update': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'log_shift', 'ldst_pos', 'addsub_ext', 'log_imm', 'system', 'addsub_shift', 'condbranch', 'ldst_immpost', 'branch_reg', 'movewide', 'ldstpair_post'], 'PcieDevice__PcieDevice_PcieBusDriver__unsignedint_unsignedint_unsignedint_bool': ['pcreladdr', 'addsub_imm', 'ldstpair_off', 'log_imm', 'movewide', 'ldst_pos', 'ldst_unscaled', 'addsub_shift', 'condbranch', 'condsel', 'branch_reg'], 'arch_prepare_current_cpu_idle_state': ['branch_reg'], 'VirtualInterruptDispatcher__UnmaskInterrupt': ['branch_reg'], 'EventDispatcher__get_cookie_jar': ['addsub_imm', 'branch_reg'], 'Dispatcher__set_name_charconst__unsignedlong': ['movewide', 'branch_reg'], 'ThreadDispatcher__get_type__const': ['movewide', 'branch_reg'], 'write_cntv_cval': ['system', 'branch_reg'], 'event_init': ['log_shift', 'movewide', 'ldst_immpost', 'ldst_pos', 'ldstpair_off', 'branch_reg'], 'mask_interrupt': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'Dispatcher__allowed_user_signals__const': ['movewide', 'branch_reg'], 'removal__on_cancel_by_key____RmOnCancelByKey__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['movewide', 'branch_reg'], 'fbl__RefPtr_VmAddressRegionDispatcher_DownCastDispatcher_VmAddressRegionDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'fbl__AllocChecker__check': ['ldst_pos', 'log_imm', 'bitfield', 'branch_reg'], 'arch_mp_cpu_unplug': ['movewide', 'branch_reg'], 'Dispatcher__on_zero_handles': ['branch_reg'], 'isdigit': ['addsub_imm', 'condsel', 'branch_reg'], 'bitmap__Bitmap__GetOne_unsignedlong_const': ['ldst_pos', 'movewide', 'addsub_imm', 'branch_reg'], 'PcieRoot__mmio_hi_regions': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'current_time': ['addsub_imm', 'log_imm', 'log_shift', 'bitfield', 'ldst_pos', 'dp_3src', 'addsub_ext', 'addsub_shift', 'branch_reg', 'ldstpair_pre', 'pcreladdr', 'ldstpair_post', 'branch_imm'], 'configure_interrupt': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'VmAddressRegionDummy__Protect_unsignedlong_unsignedlong_unsignedint': ['movewide', 'branch_reg'], 'platform_mp_prep_cpu_unplug': ['branch_imm'], 'VmObjectDispatcher__get_cookie_jar': ['addsub_imm', 'branch_reg'], 'JobDispatcher__get_related_koid__const': ['ldst_pos', 'compbranch', 'branch_reg', 'movewide'], 'imx_start_panic': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'hexdump8_very_ex': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'compbranch', 'addsub_shift', 'log_shift', 'log_imm', 'pcreladdr', 'condsel', 'movewide', 'ldst_pos', 'branch_reg', 'ldst_immpost', 'condbranch', 'system', 'branch_imm', 'ldstpair_post'], 'write_cntps_tval': ['bitfield', 'system', 'branch_reg'], 'hypervisor__BlockingPortAllocator__BlockingPortAllocator': ['ldstpair_pre', 'pcreladdr', 'addsub_imm', 'ldst_pos', 'log_shift', 'ldst_immpost', 'movewide', 'branch_imm', 'ldstpair_off', 'ldstpair_post', 'branch_reg'], 'mp_prepare_current_cpu_idle_state': ['branch_imm'], 'default_start_panic': ['branch_reg'], 'ARGB8888_to_Luma': ['bitfield', 'log_imm', 'movewide', 'dp_3src', 'branch_reg'], 'fbl__RefPtr_PcieUpstreamNode____RefPtr': ['ldst_pos', 'compbranch', 'ldstpair_pre', 'addsub_imm', 'log_shift', 'branch_reg', 'log_imm', 'condbranch', 'ldstpair_post'], 'JobEnumerator__OnJob_JobDispatcher': ['movewide', 'branch_reg'], 'arch_mp_init_percpu': ['branch_imm', 'pcreladdr', 'ldst_pos', 'branch_reg'], 'PinnedMemoryTokenDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'removal__RemovableObserver__OnStateChange_unsignedint': ['movewide', 'branch_reg'], 'VmObject__CleanInvalidateCache_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'default_mask': ['movewide', 'branch_reg'], 'putpixel32': ['ldst_pos', 'dp_3src', 'ldst_regoff', 'branch_reg'], 'sys_syscall_test_4_int_int_int_int': ['addsub_shift', 'branch_reg'], 'pci_class_code_to_string_unsignedchar': ['log_imm', 'addsub_imm', 'condbranch', 'pcreladdr', 'condsel', 'branch_reg', 'compbranch'], 'non_virtualthunktoPcieBridge__mmio_lo_regions': ['addsub_imm', 'branch_reg'], 'ProcessDispatcher__get_type__const': ['movewide', 'branch_reg'], 'VmAddressRegionDummy__Activate': ['branch_reg'], 'uart_pgetc': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'pl011_uart_pputc': ['pcreladdr', 'ldst_pos', 'log_imm', 'addsub_imm', 'testbranch', 'movewide', 'branch_reg'], 'gicv2_write_gich_vmcr_unsignedint': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'sys_syscall_test_1_int': ['branch_reg'], 'sys_syscall_test_3_int_int_int': ['addsub_shift', 'branch_reg'], 'rol64': ['addsub_imm', 'ldst_pos', 'addsub_shift', 'dp_2src', 'branch_reg'], 'gicv2_read_gich_vmcr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'IommuDispatcher__get_type__const': ['movewide', 'branch_reg'], 'sys_syscall_test_2_int_int': ['addsub_shift', 'branch_reg'], 'gic_get_lr_from_vector_unsignedint': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'VmObject__Write_voidconst__unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'removal__RemovableObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['movewide', 'branch_reg'], 'gic_init_percpu': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldst_pos', 'branch_imm', 'pcreladdr', 'ldstpair_post', 'branch_reg'], 'VmAspace__vaddr_to_aspace_unsignedlong': ['movewide', 'addsub_shift', 'condbranch', 'pcreladdr', 'ldst_pos', 'branch_reg', 'log_imm', 'system', 'ldst_unscaled'], 'PmmNode__CountTotalBytes__const': ['ldst_pos', 'branch_reg'], 'pl011_uart_pgetc': ['pcreladdr', 'ldst_pos', 'testbranch', 'branch_reg', 'movewide'], '_anonymousnamespace___PciMmioConfig__Write_PciReg8_unsignedchar_const': ['ldst_pos', 'log_imm', 'ldst_regoff', 'branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___1____FUN_void': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'log_shift', 'branch_reg', 'bitfield', 'ldstpair_post'], 'JobDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'uart_getc': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'arch_invalidate_cache_all': ['system', 'log_imm', 'bitfield', 'compbranch', 'movewide', 'addsub_shift', 'dp_2src', 'addsub_imm', 'condbranch', 'dp_1src', 'log_shift', 'branch_reg'], 'VmAddressRegionDummy__AllocatedPages__const': ['movewide', 'branch_reg'], 'PcieRoot__pf_mmio_regions': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'cmd_echo': ['addsub_imm', 'condbranch', 'pcreladdr', 'ldst_pos', 'movewide', 'branch_reg'], 'psci_system_off': ['pcreladdr', 'addsub_imm', 'ldst_pos', 'movewide', 'ldstpair_off', 'branch_reg'], 'null_memcpy_void__voidconst__unsignedlong': ['branch_reg'], 'FifoDispatcher__get_type__const': ['movewide', 'branch_reg'], 'gicv2_read_gich_misr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'fbl__RefPtr_BusTransactionInitiatorDispatcher_DownCastDispatcher_BusTransactionInitiatorDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'jent_have_clock': ['movewide', 'branch_reg'], 'pmm_count_total_bytes': ['pcreladdr', 'addsub_imm', 'branch_imm'], 'strcmp': ['movewide', 'branch_imm', 'compbranch', 'ldst_regoff', 'addsub_imm', 'addsub_shift', 'bitfield', 'log_shift', 'branch_reg'], 'gfx_copyrect': ['ldst_pos', 'addsub_shift', 'condcmp_reg', 'condbranch', 'branch_reg', 'addsub_imm', 'condcmp_imm', 'condsel'], 'removal__RemovableObserver__OnInitialize_unsignedint_StateObserver__CountInfoconst': ['movewide', 'branch_reg'], 'timer_queue_init': ['pcreladdr', 'addsub_imm', 'movewide', 'ldstpair_off', 'addsub_shift', 'condbranch', 'branch_reg'], 'Pci__PioCfgWrite_unsignedint_unsignedint_unsignedlong': ['movewide', 'branch_reg'], 'VmObject__GetMappingCachePolicy_unsignedint': ['movewide', 'branch_reg'], 'gicv2_write_gich_lr_unsignedint_unsignedlong': ['log_shift', 'pcreladdr', 'ldst_pos', 'addsub_imm', 'ldst_regoff', 'branch_reg'], 'VDso__base_address_fbl__RefPtr_VmMapping_const': ['ldst_pos', 'compbranch', 'addsub_imm', 'branch_reg', 'movewide'], 'arch_enter_uspace': ['ldstpair_pre', 'log_shift', 'addsub_imm', 'system', 'ldst_pos', 'movewide', 'branch_imm'], 'VmObject__LookupUser_unsignedlong_unsignedlong_internal__user_ptr_unsignedlong__internal__InOutPolicy_3__unsignedlong': ['movewide', 'branch_reg'], 'psci_smc_call': ['ldstpair_pre', 'movewide', 'addsub_imm', 'branch_imm', 'ldst_pos', 'ldstpair_post', 'branch_reg'], 'shutdown_interrupts': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'gic_remap_interrupt_1': ['branch_reg'], 'isxdigit': ['addsub_imm', 'condbranch', 'log_imm', 'condsel', 'branch_reg', 'movewide'], 'Dispatcher__get_cookie_jar': ['movewide', 'branch_reg'], 'VmObject__is_paged__const': ['movewide', 'branch_reg'], 'hypervisor__guest_lookup_page_void__unsignedlong_unsignedlong_unsignedlong': ['ldst_pos', 'movewide', 'branch_reg'], 'ARGB8888_to_RGB565': ['bitfield', 'log_shift', 'log_imm', 'branch_reg'], 'sys_syscall_test_8_int_int_int_int_int_int_int_int': ['addsub_shift', 'branch_reg'], 'arm64_el2_tlbi_vmid': ['movewide', 'exception', 'branch_reg'], 'PcieRoot__mmio_lo_regions': ['ldst_pos', 'addsub_imm', 'branch_reg'], 'platform_get_ramdisk': ['pcreladdr', 'ldst_pos', 'addsub_imm', 'condsel', 'log_shift', 'branch_reg'], '_anonymousnamespace___PciMmioConfig__Read_PciReg16_const': ['ldst_pos', 'log_imm', 'ldst_regoff', 'branch_reg'], 'zbi_for_each': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'ldst_pos', 'condbranch', 'log_shift', 'movewide', 'branch_imm', 'addsub_shift', 'log_imm', 'addsub_ext', 'branch_reg', 'compbranch', 'ldstpair_post'], 'DummyIommu__minimum_contiguity_unsignedlong': ['movewide', 'branch_reg'], 'fbl__RefPtr_PortDispatcher_DownCastDispatcher_PortDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'sys_syscall_test_wrapper_int_int_int': ['addsub_shift', 'branch_reg'], 'default_get_config': ['movewide', 'branch_reg'], 'wait_queue_remove_thread_thread': ['ldst_pos', 'compbranch', 'branch_imm', 'ldstpair_off', 'branch_reg'], 'VmObject__Read_void__unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'arm64_el2_gicv3_write_gich_vmcr': ['movewide', 'exception', 'branch_reg'], 'write_cntps_cval': ['system', 'branch_reg'], 'non_virtualthunktoPcieBridge__mmio_hi_regions': ['addsub_imm', 'branch_reg'], 'VmAddressRegionDummy__Destroy': ['movewide', 'branch_reg'], 'arch_sync_cache_range': ['pcreladdr', 'ldst_pos', 'addsub_shift', 'addsub_imm', 'log_shift', 'system', 'condbranch', 'branch_reg'], 'ProcessDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 's905_uart_pgetc': ['pcreladdr', 'ldst_pos', 'movewide', 'compbranch', 'testbranch', 'branch_reg'], 'isprint': ['addsub_imm', 'condsel', 'branch_reg'], 'sched_resched_internal': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'log_shift', 'system', 'ldst_pos', 'branch_imm', 'ldstpair_post', 'branch_reg', 'testbranch', 'pcreladdr', 'addsub_shift', 'condbranch', 'ldst_unscaled', 'compbranch', 'movewide', 'dp_3src', 'ldstexcl', 'bitfield', 'condsel', 'dp_2src', 'log_imm'], 'PciDeviceDispatcher__get_type__const': ['movewide', 'branch_reg'], 's905_uart_init': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'pcreladdr', 'ldstpair_off', 'log_shift', 'compbranch', 'movewide', 'branch_imm', 'log_imm', 'ldstpair_post', 'condbranch', 'branch_reg', 'system'], 'ChannelDispatcher__get_type__const': ['movewide', 'branch_reg'], 'arch_spin_trylock': ['ldst_pos', 'addsub_imm', 'ldstexcl', 'compbranch', 'log_shift', 'branch_reg'], '_anonymousnamespace___TestDispatcher__get_type__const': ['movewide', 'branch_reg'], 'el2_gicv3_write_lr': ['pcreladdr', 'addsub_shift', 'branch_reg'], 'wait_queue_init': ['log_shift', 'movewide', 'ldst_immpost', 'ldstpair_off', 'branch_reg'], 'fbl__RefPtr_GuestDispatcher_DownCastDispatcher_GuestDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'BusTransactionInitiatorDispatcher__get_type__const': ['movewide', 'branch_reg'], 'VmMapping__is_mapping__const': ['movewide', 'branch_reg'], 'uart_irq': ['ldstexcl', 'branch_reg', 'ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'log_shift', 'ldst_pos', 'log_imm', 'condbranch', 'pcreladdr', 'branch_imm', 'compbranch', 'testbranch', 'ldstpair_post', 'system', 'movewide'], 'EventPairDispatcher__has_state_tracker__const': ['movewide', 'branch_reg'], 'mp_init': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'pcreladdr', 'log_shift', 'branch_imm', 'ldst_pos', 'addsub_shift', 'condbranch', 'ldstpair_post', 'branch_reg'], 'VmObject__is_resizable__const': ['movewide', 'branch_reg'], 'VmObjectPaged__is_paged__const': ['movewide', 'branch_reg'], 'PeeredDispatcher_SocketDispatcher___get_related_koid__const': ['ldst_pos', 'branch_reg'], 'record_recv_msg_sz_unsignedint': ['ldst_pos', 'pcreladdr', 'addsub_imm', 'log_shift', 'movewide', 'dp_3src', 'addsub_shift', 'ldstexcl', 'compbranch', 'condbranch', 'branch_reg'], 'mp_mbx_interrupt_irq': ['ldst_pos', 'branch_reg'], 'jent_fips_enabled': ['movewide', 'branch_reg'], 'default_send_ipi': ['movewide', 'branch_reg'], 'removal__RemovableObserver__OnCancel_Handleconst': ['movewide', 'branch_reg'], 'write_cntp_ctl': ['log_shift', 'system', 'branch_reg'], 'platform_stop_timer': ['pcreladdr', 'ldst_pos', 'movewide', 'branch_reg'], 'non_virtualthunktoPcieBridge__pf_mmio_regions': ['addsub_imm', 'branch_reg'], 'PciCapMsi___PciCapMsi': ['ldst_pos', 'pcreladdr', 'addsub_imm', 'compbranch', 'log_shift', 'branch_reg'], 'VmAddressRegionDummy__Unmap_unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'gic_write_gich_vmcr_unsignedint': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'VmAddressRegionDispatcher__is_valid_mapping_protection_unsignedint': ['testbranch', 'log_imm', 'condsel', 'branch_reg', 'movewide'], 'read_cntvct': ['system', 'branch_reg'], 'VmObject__WriteUser_internal__user_ptr_voidconst__internal__InOutPolicy_1__unsignedlong_unsignedlong': ['movewide', 'branch_reg'], 'gic_read_gich_misr': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'gic_get_num_lrs': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'fbl__RefPtr_PciDeviceDispatcher_DownCastDispatcher_PciDeviceDispatcher__fbl__RefPtr_Dispatcher': ['ldstpair_pre', 'addsub_imm', 'ldst_pos', 'ldstpair_off', 'log_shift', 'branch_reg', 'condbranch', 'ldstpair_post', 'branch_imm'], 'power_shutdown': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'arch_zero_page': ['pcreladdr', 'ldst_pos', 'addsub_imm', 'system', 'addsub_shift', 'condbranch', 'branch_reg'], 'copyrect32': ['ldst_pos', 'addsub_shift', 'dp_3src', 'condbranch', 'compbranch', 'addsub_imm', 'bitfield', 'movewide', 'system', 'ldst_regoff', 'branch_reg', 'log_shift'], 'arch_thread_get_blocked_fp': ['ldst_pos', 'branch_reg'], 'VmAddressRegionDummy__AllocatedPagesLocked__const': ['movewide', 'branch_reg'], 'ExceptionPort__BuildArchReport_zx_exception_report__unsignedint_arch_exception_contextconst': ['ldst_pos', 'movewide', 'addsub_imm', 'condbranch', 'branch_reg', 'ldstpair_pre', 'ldstpair_off', 'log_shift', 'branch_imm', 'ldstpair_post'], 'arm64_el2_gicv3_read_gich_lr': ['log_shift', 'movewide', 'exception', 'branch_reg'], 'PmmNode__PmmNode': ['log_shift', 'movewide', 'ldst_immpost', 'ldst_pos', 'addsub_imm', 'ldstpair_off', 'log_imm', 'branch_reg'], 'PmmNode__CountFreePages__const': ['ldst_pos', 'branch_reg'], 'crypto__entropy__HwRngCollector__GetInstance_crypto__entropy__Collector': ['ldst_pos', 'movewide', 'branch_reg'], 'current_ticks': ['pcreladdr', 'ldst_pos', 'branch_reg'], 'default_pputc': ['movewide', 'branch_reg'], 'gicv2_get_num_lrs': ['pcreladdr', 'ldst_pos', 'log_imm', 'addsub_imm', 'branch_reg'], 'arm_generic_timer_resume_cpu': ['ldstpair_pre', 'movewide', 'addsub_imm', 'ldst_pos', 'pcreladdr', 'branch_reg', 'ldstpair_post'], 'default_getc': ['movewide', 'branch_reg'], 'arch_system_powerctl_unsignedint_zx_system_powerctl_argconst': ['movewide', 'branch_reg'], 'ChannelDispatcher__TxMessageMax__const': ['movewide', 'branch_reg'], 'default_init_percpu_early': ['branch_reg'], 'arch_mp_send_ipi': ['log_shift', 'addsub_imm', 'condbranch', 'ldst_pos', 'movewide', 'dp_2src', 'log_imm', 'condsel', 'branch_imm', 'pcreladdr', 'branch_reg'], 'gic_configure_interrupt_1': ['addsub_imm', 'condbranch', 'pcreladdr', 'ldst_pos', 'addsub_shift', 'compbranch', 'bitfield', 'movewide', 'dp_2src', 'ldst_regoff', 'log_shift', 'condsel', 'branch_reg'], 'VmAddressRegionDummy__Dump_unsignedint_bool_const': ['branch_reg'], 'gicv3_default_gich_vmcr': ['movewide', 'branch_reg'], 'zbi_create_section': ['ldstpair_pre', 'addsub_imm', 'ldstpair_off', 'movewide', 'testbranch', 'ldst_pos', 'addsub_shift', 'condbranch', 'log_imm', 'ldst_regoff', 'addsub_ext', 'log_shift', 'branch_imm', 'ldstpair_post', 'branch_reg'], 'default_dputs': ['branch_reg']}

fnc_inst_dict = {'PeeredDispatcher_EventPairDispatcher___get_lock__const': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'fbl__RefPtr_ThreadDispatcher_DownCastDispatcher_ThreadDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'PeeredDispatcher_EventPairDispatcher___get_related_koid__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'DummyIommu__Unmap_unsignedlong_unsignedlong_unsignedlong': ['ORR_64_log_shift', 'MOVN_32_movewide', 'ANDS_64S_log_imm', 'CSEL_32_condsel', 'RET_64R_branch_reg'], 'gicv2_read_gich_lr_unsignedint': ['ORR_32_log_shift', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'LDR_32_ldst_regoff', 'RET_64R_branch_reg'], 'write_cntp_cval': ['MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'arm64_get_cache_info': ['MRS_RS_system', 'ADD_64_addsub_imm', 'UBFM_64M_bitfield', 'UBFM_32M_bitfield', 'MOVZ_32_movewide', 'MOVZ_64_movewide', 'STRB_32_ldst_pos', 'LSRV_64_dp_2src', 'AND_32_log_imm', 'ANDS_32S_log_imm', 'B_only_condbranch', 'ADD_32_addsub_imm', 'SUBS_64S_addsub_imm', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'SUBS_32S_addsub_imm', 'TBNZ_only_testbranch', 'LDP_64_ldstpair_post', 'ADD_64_addsub_shift', 'MSR_SR_system', 'ISB_BI_system', 'ORR_64_log_shift', 'BL_only_branch_imm', 'TBZ_only_testbranch', 'ADD_32_addsub_shift', 'ORR_32_log_imm', 'SBFM_64M_bitfield', 'STRB_32_ldst_immpre', 'B_only_branch_imm'], 'GuestDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObjectPaged__is_contiguous__const': ['LDR_32_ldst_pos', 'UBFM_64M_bitfield', 'RET_64R_branch_reg'], '_anonymousnamespace___PciMmioConfig__Write_PciReg16_unsignedshort_const': ['LDR_64_ldst_pos', 'AND_64_log_imm', 'AND_32_log_imm', 'STRH_32_ldst_regoff', 'RET_64R_branch_reg'], 'isspace': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'SUB_32_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg', 'MOVZ_32_movewide'], 'BusTransactionInitiatorDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObjectPhysical__size__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'gic_write_gich_lr_unsignedint_unsignedlong': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'wait_queue_blocked_priority': ['ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'SUBS_64S_addsub_imm', 'CCMP_64_condcmp_reg', 'B_only_condbranch', 'LDUR_32_ldst_unscaled', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'el2_hvc_psci': ['UNALLOCATED_13_exception', 'ERET_64E_branch_reg'], 'arm64_el2_on': ['UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'gicv2_get_lr_from_vector_unsignedint': ['AND_64_log_imm', 'ORR_64_log_imm', 'RET_64R_branch_reg'], 'uart_puts': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'FutexNode__FutexNode': ['ORR_64_log_shift', 'STR_64_ldst_pos', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'ADD_64_addsub_imm', 'STR_64_ldst_immpre', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'fbl__RefPtr_ResourceDispatcher_DownCastDispatcher_ResourceDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'ProfileDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObject__CleanCache_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'mp_set_curr_cpu_online': ['LDR_32_ldst_pos', 'MOVZ_32_movewide', 'SUBS_32S_addsub_imm', 'LSLV_32_dp_2src', 'ORN_32_log_shift', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'CSINV_32_condsel', 'LDAXR_LR32_ldstexcl', 'AND_32_log_shift', 'STLXR_SR32_ldstexcl', 'CBNZ_32_compbranch', 'RET_64R_branch_reg', 'ANDS_32S_log_imm', 'B_only_condbranch', 'CSEL_32_condsel', 'ORR_32_log_shift', 'B_only_branch_imm'], 'qrcodegen__QrCode__QrCode': ['MOVZ_64_movewide', 'STR_32_ldst_pos', 'MOVK_64_movewide', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'gfx_fillrect': ['LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'SUBS_32S_addsub_imm', 'CCMP_32_condcmp_imm', 'LDR_64_ldst_pos', 'ADD_32_addsub_shift', 'SUB_32_addsub_shift', 'CSEL_32_condsel', 'BR_64_branch_reg', 'RET_64R_branch_reg'], 'EventDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'imx_uart_pputc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'AND_32_log_imm', 'MOVN_32_movewide', 'CBZ_64_compbranch', 'ADD_64_addsub_imm', 'LDR_32_ldst_pos', 'TBNZ_only_testbranch', 'MOVZ_32_movewide', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'fbl__RefPtr_ProcessDispatcher_DownCastDispatcher_ProcessDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'DummyIommu__IsValidBusTxnId_unsignedlong_const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'fbl__AllocChecker__AllocChecker': ['STR_32_ldst_pos', 'RET_64R_branch_reg'], 'PeeredDispatcher_FifoDispatcher___get_lock__const': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'VmObject__Resize_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'PcieBridge__mmio_lo_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], '_vsnprintf_output': ['CBZ_64_compbranch', 'ADD_64_addsub_shift', 'LDP_64_ldstpair_off', 'ADD_64_addsub_imm', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'LDR_64_ldst_pos', 'STR_64_ldst_pos', 'LDRB_32_ldst_pos', 'STRB_32BL_ldst_regoff', 'ORR_32_log_shift', 'RET_64R_branch_reg', 'MOVZ_32_movewide'], 'memset': ['ORR_64_log_shift', 'ANDS_32S_log_imm', 'B_only_condbranch', 'ORR_32_log_shift', 'SUBS_64S_addsub_imm', 'ANDS_64S_log_imm', 'ADD_64_addsub_shift', 'SUBS_32S_addsub_imm', 'STP_64_ldstpair_off', 'AND_64_log_imm', 'RET_64R_branch_reg', 'TBZ_only_testbranch', 'STR_64_ldst_immpost', 'STR_32_ldst_immpost', 'STRH_32_ldst_immpost', 'STRB_32_ldst_pos', 'SUB_64_addsub_shift', 'SUB_64_addsub_imm', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'MOVZ_64_movewide', 'MRS_RS_system', 'TBNZ_only_testbranch', 'MOVZ_32_movewide', 'AND_32_log_imm', 'LSLV_32_dp_2src', 'SUBS_64_addsub_shift', 'ANDS_64_log_shift', 'CCMP_64_condcmp_reg', 'SYS_CR_system'], 'PcieBridge__mmio_hi_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'VmObject__size__const': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'operatornew_unsignedlong_void': ['ORR_64_log_shift', 'RET_64R_branch_reg'], 'Pci__PioCfgRead_unsignedint_unsignedint__unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gic_read_gich_vmcr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'parse_ccsid_arm64_cache_desc_t__unsignedlong': ['AND_32_log_imm', 'MOVZ_32_movewide', 'ADD_32_addsub_imm', 'UBFM_32M_bitfield', 'ADD_32_addsub_shift', 'LSLV_32_dp_2src', 'STRB_32_ldst_pos', 'STP_32_ldstpair_off', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'arm64_init_percpu_early': ['MRS_RS_system', 'UBFM_64M_bitfield', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'ADD_64_addsub_ext', 'LDR_32_ldst_regoff', 'ADD_64_addsub_shift', 'RET_64R_branch_reg'], 'od.crypto__entropy._anonymousnamespace___MockCollector___MockCollector': ['RET_64R_branch_reg', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'B_only_branch_imm'], 'arm64_el2_gicv3_read_gich_misr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__CreateSubVmar_unsignedlong_unsignedlong_unsignedchar_unsignedint_charconst__fbl__RefPtr_VmAddressRegion': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gicv2_default_gich_vmcr': ['ORR_32_log_imm', 'RET_64R_branch_reg'], 'sys_syscall_test_6_int_int_int_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'ARGB8888_to_RGB332': ['UBFM_32M_bitfield', 'UBFM_64M_bitfield', 'ORR_32_log_shift', 'AND_32_log_imm', 'RET_64R_branch_reg'], 'arm64_get_secondary_sp': ['MRS_RS_system', 'AND_64_log_imm', 'MOVZ_64_movewide', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'SUBS_64S_addsub_imm', 'ORR_64_log_shift', 'RET_64R_branch_reg'], 'platform_mp_cpu_hotplug': ['MOVN_32_movewide', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'gicv2_read_gich_vtr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'RET_64R_branch_reg'], 'thread_init_early': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MOVZ_64_movewide', 'SUB_64_addsub_imm', 'NOP_HI_system', 'ADD_64_addsub_shift', 'STR_64_ldst_regoff', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'ADDS_64S_addsub_imm', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'LDR_32_ldst_pos', 'CBNZ_32_compbranch', 'BL_only_branch_imm', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'ORR_64_log_shift', 'MOVZ_32_movewide'], 'VmAddressRegionDummy__DestroyLocked': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'boot_alloc_page_phys': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'AND_64_log_imm', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'arm_smccc_hvc': ['STP_64_ldstpair_pre', 'UNALLOCATED_13_exception', 'LDP_64_ldstpair_post', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'hisi_reboot': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'SUBS_32S_addsub_imm', 'LDR_32_ldst_pos', 'CSINC_32_condsel', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'AND_32_log_imm', 'ORR_32_log_shift', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'PcieBusDriver__PcieBusDriver_PciePlatformInterface': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'ADD_64_addsub_imm', 'STR_32_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_imm', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'ORR_64_log_shift', 'STR_64_ldst_pos', 'STRB_32_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'VmAddressRegionDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'EventDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'write_cntv_tval': ['SBFM_64M_bitfield', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'fbl__RefPtr_SocketDispatcher_DownCastDispatcher_SocketDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'PcieRoot__pio_regions': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'gicv2_write_gich_hcr_unsignedint': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'default_handle_fiq': ['RET_64R_branch_reg'], 'EventPairDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'MBufChain__is_empty__const': ['LDR_64_ldst_pos', 'SUBS_64S_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'PortDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'Dispatcher__Dispatcher_unsignedint': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'STR_32_ldst_pos', 'LDXR_LR64_ldstexcl', 'STXR_SR64_ldstexcl', 'CBNZ_32_compbranch', 'ORR_64_log_imm', 'STP_32_ldstpair_off', 'STP_64_ldstpair_off', 'LDR_32_ldst_pos', 'ORR_32_log_shift', 'MOVZ_64_movewide', 'MADD_64A_dp_3src', 'LDR_64_ldst_pos', 'ADD_64_addsub_shift', 'SUB_64_addsub_shift', 'RET_64R_branch_reg'], 'gic_send_ipi': ['ANDS_32S_log_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'UBFM_32M_bitfield', 'ADD_32_addsub_shift', 'AND_32_log_imm', 'SUBS_32S_addsub_imm', 'ORR_32_log_shift', 'ORR_32_log_imm', 'LDR_64_ldst_pos', 'ADD_64_addsub_shift', 'STR_32_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg'], 'imx_uart_pgetc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'CBZ_64_compbranch', 'LDR_32_ldst_pos', 'TBNZ_only_testbranch', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'display_get_info': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'hisi_power_init': ['ADRP_only_pcreladdr', 'STR_64_ldst_pos', 'DMB_BO_system', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'SUBS_32S_addsub_imm', 'ADD_64_addsub_imm', 'ORR_64_log_shift', 'STP_64_ldstpair_off', 'B_only_condbranch', 'LDR_64_ldst_pos', 'CBZ_64_compbranch', 'BL_only_branch_imm', 'SUBS_64S_addsub_imm', 'CCMP_64_condcmp_imm', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'MOVZ_32_movewide'], 'isalpha': ['AND_32_log_imm', 'SUB_32_addsub_imm', 'SUBS_32S_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'LogDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmAddressRegion__is_mapping__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'psci_hvc_call': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'MOVZ_64_movewide', 'ADD_64_addsub_imm', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'arm_gicv2m_get_frame_info': ['CBZ_64_compbranch', 'STP_64_ldstpair_pre', 'MOVZ_64_movewide', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'ORR_32_log_shift', 'MOVZ_32_movewide', 'BL_only_branch_imm', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'CBZ_32_compbranch', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'LDR_64_ldst_regoff', 'AND_32_log_imm', 'UBFM_32M_bitfield', 'SUB_32_addsub_imm', 'ANDS_32S_log_imm', 'CCMP_32_condcmp_imm', 'ADD_32_addsub_shift', 'CCMP_32_condcmp_reg', 'STP_32_ldstpair_off', 'STR_64_ldst_pos', 'STR_32_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'MOVN_32_movewide', 'B_only_branch_imm'], 'el2_hvc_sysreg': ['CBNZ_64_compbranch', 'ADR_only_pcreladdr', 'ADD_64_addsub_shift', 'BR_64_branch_reg'], 'gicv2_read_gich_elrsr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'copyrect8': ['LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'SUB_32_addsub_shift', 'MADD_32A_dp_3src', 'ADD_64_addsub_shift', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'CBZ_32_compbranch', 'SUB_32_addsub_imm', 'ORR_32_log_shift', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'MOVZ_64_movewide', 'LDRB_32BL_ldst_regoff', 'STRB_32BL_ldst_regoff', 'SUBS_32_addsub_shift', 'ADD_32_addsub_imm', 'RET_64R_branch_reg', 'SUB_64_addsub_shift', 'ORN_64_log_shift', 'NOP_HI_system', 'SUB_64_addsub_imm'], 'VmAddressRegionOrMapping__as_vm_mapping': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'ADD_64_addsub_imm', 'LDR_32_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'SUBS_32_addsub_shift', 'STR_64_ldst_pos', 'B_only_condbranch', 'LDR_64_ldst_pos', 'BLR_64_branch_reg', 'ANDS_32S_log_imm', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'STR_32_ldst_pos', 'LDXR_LR32_ldstexcl', 'ADD_32_addsub_imm', 'STXR_SR32_ldstexcl', 'CBNZ_32_compbranch', 'SUBS_32S_addsub_imm', 'ADRP_only_pcreladdr', 'BL_only_branch_imm', 'TBNZ_only_testbranch', 'EOR_64_log_imm', 'ANDS_64S_log_imm', 'UBFM_32M_bitfield', 'CSINC_32_condsel'], 'FutexContext__FutexContext': ['ADD_64_addsub_imm', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_32_ldst_pos', 'STP_64_ldstpair_off', 'STR_64_ldst_pos', 'STR_64_ldst_immpost', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'RET_64R_branch_reg'], 'gic_shutdown_1': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'STR_32_ldst_regoff', 'RET_64R_branch_reg'], 'pl011_start_panic': ['ADRP_only_pcreladdr', 'STRB_32_ldst_pos', 'RET_64R_branch_reg'], 'putpixel8': ['STP_64_ldstpair_pre', 'ORR_64_log_shift', 'ORR_32_log_shift', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'MADD_32A_dp_3src', 'BLR_64_branch_reg', 'STRB_32B_ldst_regoff', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'arm64_el2_resume': ['UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'MBufChain__is_full__const': ['LDR_64_ldst_pos', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'SUBS_64_addsub_shift', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'write_cntps_ctl': ['ORR_32_log_shift', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'FifoDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'el2_hvc_mexec': ['BR_64_branch_reg'], 'arm64_el2_off': ['UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'platform_irq': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'VmObject__InvalidateCache_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'bitmap__RawBitmapGeneric_bitmap__FixedStorage_8ul_____RawBitmapGeneric': ['RET_64R_branch_reg'], 'fbl__RefPtr_LogDispatcher_DownCastDispatcher_LogDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'platform_early_console_enabled': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'timer_init': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'LDP_64_ldstpair_off', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'strlen': ['ORR_64_log_shift', 'LDRB_32_ldst_pos', 'CBZ_32_compbranch', 'MOVZ_64_movewide', 'ADD_64_addsub_imm', 'LDRB_32BL_ldst_regoff', 'CBNZ_32_compbranch', 'RET_64R_branch_reg'], 'cmpct_test': ['RET_64R_branch_reg'], 'VmObject__CommitRange_unsignedlong_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gicv3_get_vector_from_lr_unsignedlong': ['RET_64R_branch_reg'], 'default_configure': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'crypto__entropy__EarlyBootTest': ['RET_64R_branch_reg'], 'arch_thread_initialize': ['STP_64_ldstpair_pre', 'MOVZ_64_movewide', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'MOVZ_32_movewide', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'ADD_64_addsub_shift', 'AND_64_log_imm', 'STR_64_ldst_pos', 'SUB_64_addsub_imm', 'STUR_64_ldst_unscaled', 'MRS_RS_system', 'LDUR_64_ldst_unscaled', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'gic_get_interrupt_config': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'CBZ_64_compbranch', 'STR_32_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'cntpct_to_zx_time': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'B_only_branch_imm'], 'bitmap__Bitmap__ClearOne_unsignedlong': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'BR_64_branch_reg'], 'default_is_valid': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'sys_mmap_device_io_unsignedint_unsignedint_unsignedint': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'PortObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['LDR_64_ldst_pos', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'MOVZ_32_movewide', 'ORR_32_log_shift', 'RET_64R_branch_reg', 'CSEL_32_condsel'], 'mtrace_control_unsignedint_unsignedint_unsignedint_internal__user_ptr_void__internal__InOutPolicy_3__unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'hypervisor__percpu_task_void': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'LDR_32_ldst_pos', 'LDP_64_ldstpair_off', 'ORR_32_log_shift', 'BLR_64_branch_reg', 'CBNZ_32_compbranch', 'SUBS_32S_addsub_imm', 'MOVZ_32_movewide', 'LSLV_32_dp_2src', 'CSEL_32_condsel', 'LDAXR_LR32_ldstexcl', 'STLXR_SR32_ldstexcl', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'page_state_to_string_unsignedint': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'CSEL_64_condsel', 'RET_64R_branch_reg', 'CBZ_32_compbranch'], 'fbl__RefPtr_ChannelDispatcher_DownCastDispatcher_ChannelDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'non_virtualthunktoPcieBridge__pio_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'power_reboot': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'PeeredDispatcher_SocketDispatcher___get_lock__const': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'SocketDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'ArmArchVmAspace__arch_table_phys__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], '_anonymousnamespace___validate_thread_state_input_unsignedint_unsignedlong_unsignedlong___clone.constprop.64': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'MOVZ_64_movewide', 'ORR_64_log_shift', 'SUBS_64_addsub_shift', 'MOVN_32_movewide', 'CSEL_32_condsel', 'STR_64_ldst_pos', 'RET_64R_branch_reg', 'CBZ_32_compbranch', 'B_only_branch_imm'], 'gic_get_vector_from_lr_unsignedlong': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'remove_queue_head_thread': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'CBZ_64_compbranch', 'ORR_64_log_shift', 'STR_64_ldst_immpost', 'STR_64_ldst_pos', 'STP_64_ldstpair_off', 'RET_64R_branch_reg', 'LDP_64_ldstpair_off', 'UNALLOCATED_18_exception'], 'crypto__PRNG__is_thread_safe__const': ['LDR_32_ldst_pos', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'SUBS_32_addsub_shift', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'removal__RmOnStateChange__OnStateChange_unsignedint': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'fbl__RefPtr_TimerDispatcher_DownCastDispatcher_TimerDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'arch_clean_invalidate_cache_range': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'ADD_64_addsub_shift', 'SUB_64_addsub_imm', 'BIC_64_log_shift', 'SYS_CR_system', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'DSB_BO_system', 'RET_64R_branch_reg'], 'FutexNode__AppendList_FutexNode': ['LDR_64_ldst_pos', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'PortDispatcher__DefaultPortAllocator': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'platform_mexec_void____unsignedlong_unsignedlong_unsignedlong_unsignedlong_memmov_ops_t__void___memmov_ops_t__unsignedlong_unsignedlong_unsignedlong': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'LDP_64_ldstpair_off', 'ORR_64_log_shift', 'ORR_64_log_imm', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'MOVZ_64_movewide', 'ADD_64_addsub_shift', 'LDR_32_ldst_regoff', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'SUBS_32_addsub_shift', 'BL_only_branch_imm', 'LDP_64_ldstpair_post', 'BR_64_branch_reg', 'LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'B_only_branch_imm', 'ADRP_only_pcreladdr', 'LDRB_32_ldst_pos', 'CBZ_32_compbranch', 'RET_64R_branch_reg', 'CSINC_32_condsel'], 'counters_init_unsignedint': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'SUB_64_addsub_shift', 'MOVZ_64_movewide', 'ADD_64_addsub_shift', 'NOP_HI_system', 'STR_64_ldst_pos', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'RET_64R_branch_reg'], 'removal__RemovableObserver__OnRemoved': ['LDR_32_ldst_pos', 'ADD_32_addsub_imm', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'TimerDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'DummyIommu__ClearMappingsForBusTxnId_unsignedlong': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'boot_alloc_init': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'interrupt_init_percpu_early': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'mandatory_memset': ['AND_32_log_imm', 'ORR_64_log_shift', 'ADD_64_addsub_shift', 'CBZ_64_compbranch', 'STRB_32_ldst_immpost', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'RET_64R_branch_reg'], 'arm_gic_v2_init': ['CBZ_64_compbranch', 'ADRP_only_pcreladdr', 'STR_64_ldst_pos', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'ORR_64_log_shift', 'MOVZ_32_movewide', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'SUBS_64S_addsub_imm', 'CSINC_32_condsel', 'SUBS_32S_addsub_imm', 'STP_64_ldstpair_off', 'B_only_condbranch', 'LDP_64_ldstpair_off', 'LDR_32_ldst_pos', 'ADD_64_addsub_shift', 'STR_32_ldst_pos', 'CBNZ_32_compbranch', 'MOVZ_64_movewide', 'LDR_32_ldst_regoff', 'UBFM_64M_bitfield', 'MOVN_32_movewide', 'UBFM_32M_bitfield', 'ADD_32_addsub_imm', 'SUBS_32_addsub_shift', 'ANDS_64S_log_imm', 'ORR_32_log_imm', 'B_only_branch_imm', 'ADD_64_addsub_ext', 'STR_32_ldst_regoff', 'ORR_32_log_shift', 'LDP_64_ldstpair_post', 'LDRB_32_ldst_pos', 'CBZ_32_compbranch'], 'PciCapPcie___PciCapPcie': ['LDR_64_ldst_pos', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'CBZ_64_compbranch', 'ORR_64_log_shift', 'BR_64_branch_reg', 'RET_64R_branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___4____FUN_void': ['LDR_64_ldst_pos', 'MOVZ_32_movewide', 'ORR_64_log_shift', 'LDRH_32_ldst_pos', 'BR_64_branch_reg'], 'gicv2_get_vector_from_lr_unsignedlong': ['AND_32_log_imm', 'RET_64R_branch_reg'], 'arm64_get_kernel_ptable': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'fbl__RefPtr_JobDispatcher_DownCastDispatcher_JobDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'pdev_register_interrupts': ['ADRP_only_pcreladdr', 'STR_64_ldst_pos', 'DMB_BO_system', 'RET_64R_branch_reg'], 'hexval': ['AND_32_log_imm', 'SUB_32_addsub_imm', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'CSEL_32_condsel', 'RET_64R_branch_reg', 'ORR_32_log_shift'], 'mp_sync_task_void': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ORR_64_log_shift', 'LDR_64_ldst_pos', 'LDR_64_ldst_immpost', 'BLR_64_branch_reg', 'LDR_32_ldst_pos', 'MOVZ_32_movewide', 'SUBS_32S_addsub_imm', 'LSLV_32_dp_2src', 'ORN_32_log_shift', 'CSINV_32_condsel', 'LDAXR_LR32_ldstexcl', 'AND_32_log_shift', 'STLXR_SR32_ldstexcl', 'CBNZ_32_compbranch', 'SEV_HI_system', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'arm64_get_boot_el': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'UBFM_64M_bitfield', 'RET_64R_branch_reg'], 'VmObject__ResizeLocked_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'putpixel16': ['ORR_64_log_shift', 'STP_64_ldstpair_pre', 'ORR_32_log_shift', 'ADD_64_addsub_imm', 'LDR_32_ldst_pos', 'STP_64_ldstpair_off', 'LDR_64_ldst_pos', 'MADD_32A_dp_3src', 'ADD_64_addsub_shift', 'BLR_64_branch_reg', 'STRH_32_ldst_regoff', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'TimerDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arch_spin_lock': ['LDR_32_ldst_pos', 'ADD_32_addsub_imm', 'SEVL_HI_system', 'WFE_HI_system', 'LDAXR_LR64_ldstexcl', 'CBNZ_64_compbranch', 'STXR_SR64_ldstexcl', 'CBNZ_32_compbranch', 'RET_64R_branch_reg'], 'StateObserver__OnRemoved': ['RET_64R_branch_reg'], 'write_cntp_tval': ['SBFM_64M_bitfield', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'alloc_checker_panic': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'platform_mp_cpu_unplug': ['B_only_branch_imm'], 'mexec_arch_clean_invalidate_cache_all': ['MRS_RS_system', 'AND_32_log_imm', 'UBFM_32M_bitfield', 'CBZ_32_compbranch', 'MOVZ_32_movewide', 'ADD_32_addsub_shift', 'LSRV_32_dp_2src', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'MSR_SR_system', 'ISB_BI_system', 'ADD_32_addsub_imm', 'CLZ_32_dp_1src', 'LSLV_32_dp_2src', 'ORR_32_log_shift', 'SYS_CR_system', 'SUBS_32_addsub_shift', 'SUBS_64_addsub_shift', 'DSB_BO_system', 'RET_64R_branch_reg'], 'crashlog_print_callback___print_callback__charconst__unsignedlong': ['STP_64_ldstpair_pre', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'LDR_64_ldst_pos', 'MOVZ_64_movewide', 'SUB_64_addsub_shift', 'ADD_64_addsub_shift', 'SUBS_64_addsub_shift', 'CSEL_64_condsel', 'ORR_64_log_shift', 'BL_only_branch_imm', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'ProcessDispatcher__get_related_koid__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'f__geterrno': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'mymemcpy_void__voidconst__unsignedlong': ['B_only_branch_imm'], 'PcieBridge__pf_mmio_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'VmObject__SyncCache_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'cbuf_space_avail': ['LDP_32_ldstpair_off', 'MOVN_32_movewide', 'LDR_32_ldst_pos', 'MOVZ_32_movewide', 'SUB_32_addsub_shift', 'LSLV_32_dp_2src', 'ADD_32_addsub_shift', 'BIC_32_log_shift', 'RET_64R_branch_reg'], 'qrcodegen__QrCode__getNumDataCodewords_int_qrcodegen__Eccconst': ['ADD_32_addsub_imm', 'SUBS_32S_addsub_imm', 'MADD_32A_dp_3src', 'UBFM_32M_bitfield', 'B_only_condbranch', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'SMADDL_64WA_dp_3src', 'UBFM_64M_bitfield', 'ADD_32_addsub_shift', 'SBFM_32M_bitfield', 'SUB_32_addsub_shift', 'SUB_32_addsub_imm', 'CSEL_32_condsel', 'LDR_32_ldst_pos', 'MOVZ_64_movewide', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MADD_64A_dp_3src', 'ADD_64_addsub_ext', 'LDRSH_32_ldst_regoff', 'RET_64R_branch_reg'], 's905_uart_pputc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'AND_32_log_imm', 'MOVZ_32_movewide', 'CBZ_64_compbranch', 'ADD_64_addsub_imm', 'LDR_32_ldst_pos', 'TBNZ_only_testbranch', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'get_paddr_void__unsignedlong_unsignedlong_unsignedlong': ['STR_64_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObjectPaged__is_resizable__const': ['LDR_32_ldst_pos', 'AND_32_log_imm', 'RET_64R_branch_reg'], 'default_pgetc': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'Dispatcher__get_related_koid__const': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'gicv3_get_gicv_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'write_cntv_ctl': ['ORR_32_log_shift', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'VmEnumerator__OnVmMapping_VmMappingconst__VmAddressRegionconst__unsignedint': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'ResourceDispatcher__get_cookie_jar': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'ProfileDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'LogDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObject__GetPageLocked_unsignedlong_unsignedint_list_node__vm_page___unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'PcieRootLUTSwizzle__Swizzle_unsignedint_unsignedint_unsignedint_unsignedint': ['SUBS_32S_addsub_imm', 'CCMP_32_condcmp_imm', 'CSINC_32_condsel', 'SUBS_64S_addsub_imm', 'ORR_32_log_shift', 'CBNZ_32_compbranch', 'UBFM_64M_bitfield', 'MOVN_32_movewide', 'ADD_64_addsub_ext', 'ADD_64_addsub_shift', 'LDR_32_ldst_pos', 'STR_32_ldst_pos', 'ADDS_32S_addsub_imm', 'CSEL_32_condsel', 'RET_64R_branch_reg'], 'PmmArena__CountStates_unsignedlong__const': ['LDR_64_ldst_pos', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'MOVZ_64_movewide', 'NOP_HI_system', 'ADD_64_addsub_imm', 'ADD_64_addsub_shift', 'LDRB_32_ldst_pos', 'AND_64_log_imm', 'LDR_64_ldst_regoff', 'STR_64_ldst_regoff', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__EnumerateChildrenLocked_VmEnumerator__unsignedint': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'remap_interrupt': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'target_early_init': ['RET_64R_branch_reg'], 'SoloDispatcher__get_lock__const': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'isupper': ['SUB_32_addsub_imm', 'SUBS_32S_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'DummyIommu__aspace_size_unsignedlong': ['MOVN_64_movewide', 'RET_64R_branch_reg'], 'hypervisor__cpu_of_unsignedshort': ['AND_32_log_imm', 'ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUB_32_addsub_imm', 'UDIV_32_dp_2src', 'MSUB_32A_dp_3src', 'RET_64R_branch_reg'], 's905_uart_start_panic': ['ADRP_only_pcreladdr', 'STRB_32_ldst_pos', 'RET_64R_branch_reg'], 'rand': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'LDAR_LR32_ldstexcl', 'MADD_32A_dp_3src', 'LDXR_LR32_ldstexcl', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'STXR_SR32_ldstexcl', 'CBNZ_32_compbranch', 'RET_64R_branch_reg'], 'gfx_putpixel.part.0': ['LDR_64_ldst_pos', 'BR_64_branch_reg'], 'arm64_el2_gicv3_read_gich_elrsr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'arm64_exc_shared_restore_short': ['LDP_64_ldstpair_off', 'MSR_SR_system', 'LDP_64_ldstpair_post', 'ADD_64_addsub_imm', 'ERET_64E_branch_reg'], 'platform_fiq': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'gic_shutdown': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'STR_32_ldst_regoff', 'RET_64R_branch_reg'], 'boot_reserve_range_search_unsignedlong_unsignedlong_unsignedlong_reserve_range_t': ['SUB_64_addsub_shift', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'ADD_64_addsub_shift', 'CBZ_64_compbranch', 'SUBS_64S_addsub_imm', 'ADD_64_addsub_imm', 'CSINC_32_condsel', 'MOVZ_64_movewide', 'NOP_HI_system', 'CCMP_32_condcmp_imm', 'B_only_condbranch', 'SUBS_64_addsub_shift', 'MOVN_32_movewide', 'RET_64R_branch_reg', 'MOVZ_32_movewide', 'STP_64_ldstpair_off'], 'VmObjectDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'udisplay_set_display_info': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STP_64_ldstpair_pre', 'ORR_64_log_shift', 'MOVZ_64_movewide', 'BL_only_branch_imm', 'MOVZ_32_movewide', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'VmObjectPaged__size__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'bitmap__RawBitmapBase__Set_unsignedlong_unsignedlong': ['SUBS_64_addsub_shift', 'B_only_condbranch', 'LDR_64_ldst_pos', 'SUB_64_addsub_imm', 'UBFM_64M_bitfield', 'MOVN_64_movewide', 'LSLV_64_dp_2src', 'ORR_64_log_shift', 'ADD_64_addsub_shift', 'ADD_64_addsub_imm', 'SUB_32_addsub_shift', 'MOVZ_32_movewide', 'LSRV_64_dp_2src', 'AND_64_log_shift', 'STR_64_ldst_pos', 'RET_64R_branch_reg', 'CSEL_64_condsel', 'STR_64_ldst_immpost', 'B_only_branch_imm', 'MOVN_32_movewide'], 'periph_paddr_to_vaddr': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'CBZ_64_compbranch', 'SUB_64_addsub_shift', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'MOVZ_64_movewide', 'RET_64R_branch_reg', 'ADD_64_addsub_shift'], 'gic_read_gich_hcr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'ARGB8888_to_RGB2220': ['UBFM_32M_bitfield', 'ORR_32_log_shift', 'AND_32_log_imm', 'RET_64R_branch_reg'], 'EventPairDispatcher__allowed_user_signals__const': ['MOVZ_32_movewide', 'MOVK_32_movewide', 'RET_64R_branch_reg'], 'sys_syscall_test_7_int_int_int_int_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'gic_write_gich_hcr_unsignedint': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'VmObject__is_contiguous__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'bitmap__Bitmap__SetOne_unsignedlong': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'BR_64_branch_reg'], 'arm64_el2_gicv3_write_gich_lr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'gic_mask_interrupt': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'UBFM_32M_bitfield', 'AND_32_log_imm', 'LDR_64_ldst_pos', 'UBFM_64M_bitfield', 'ADD_64_addsub_imm', 'MOVZ_64_movewide', 'MOVZ_32_movewide', 'ADD_64_addsub_shift', 'LSLV_64_dp_2src', 'STR_32_ldst_regoff', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'ResourceDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'JobDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'Dispatcher__get_name_char__const': ['ORR_64_log_shift', 'MOVZ_64_movewide', 'MOVZ_32_movewide', 'B_only_branch_imm'], 'SocketDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'SHA256_Init': ['STP_64_ldstpair_pre', 'MOVZ_64_movewide', 'MOVZ_32_movewide', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ORR_64_log_shift', 'BL_only_branch_imm', 'MOVK_64_movewide', 'STP_64_ldstpair_off', 'STR_32_ldst_pos', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'clSHA256': ['STP_64_ldstpair_pre', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'ORR_32_log_shift', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'BLR_64_branch_reg', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'qrcodegen__QrCode__drawAlignmentPattern_int_int': ['MOVZ_32_movewide', 'MOVN_64_movewide', 'MOVN_32_movewide', 'SMADDL_64WA_dp_3src', 'SUBS_32S_addsub_imm', 'CSNEG_32_condsel', 'ADD_32_addsub_shift', 'AND_32_log_imm', 'SBFM_32M_bitfield', 'SUBS_32_addsub_shift', 'CSEL_32_condsel', 'LSLV_32_dp_2src', 'ADD_64_addsub_ext', 'ADD_64_addsub_shift', 'ADD_32_addsub_imm', 'LDRB_32_ldst_pos', 'BIC_32_log_shift', 'ORR_32_log_shift', 'STRB_32_ldst_pos', 'B_only_condbranch', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'arm64_exc_shared_restore_long': ['LDP_64_ldstpair_off', 'LDR_64_ldst_pos', 'MSR_SR_system', 'LDP_64_ldstpair_post', 'ADD_64_addsub_imm', 'ERET_64E_branch_reg'], 'uart_pputc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'hypervisor__check_pinned_cpu_invariant_unsignedshort_threadconst': ['AND_32_log_imm', 'MRS_RS_system', 'SUB_64_addsub_imm', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'MOVZ_32_movewide', 'RET_64R_branch_reg', 'ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUB_32_addsub_imm', 'UDIV_32_dp_2src', 'MSUB_32A_dp_3src', 'SUBS_32S_addsub_imm', 'LSLV_32_dp_2src', 'ANDS_32_log_shift', 'SUBS_32_addsub_shift', 'CSINC_32_condsel'], 'gicv3_get_lr_from_vector_unsignedint': ['ORR_32_log_shift', 'MOVZ_64_movewide', 'ORR_64_log_shift', 'RET_64R_branch_reg'], 'psci_system_reset': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'LDP_64_ldstpair_off', 'BR_64_branch_reg'], 'mutex_init': ['ORR_64_log_shift', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_32_ldst_immpost', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'PortObserver__OnCancel_Handleconst': ['LDR_64_ldst_pos', 'MOVZ_32_movewide', 'SUBS_64_addsub_shift', 'CSEL_32_condsel', 'RET_64R_branch_reg'], 'default_shutdown_1': ['RET_64R_branch_reg'], 'VmObjectDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'Semaphore__Semaphore_long': ['ORR_64_log_shift', 'STR_64_ldst_pos', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_64_ldst_immpre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'PciStdCapability___PciStdCapability': ['LDR_64_ldst_pos', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'CBZ_64_compbranch', 'ORR_64_log_shift', 'BR_64_branch_reg', 'RET_64R_branch_reg'], 'InterruptDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'bitmap__RawBitmapBase__Clear_unsignedlong_unsignedlong': ['SUBS_64_addsub_shift', 'B_only_condbranch', 'LDR_64_ldst_pos', 'SUB_64_addsub_imm', 'UBFM_64M_bitfield', 'MOVN_64_movewide', 'LSLV_64_dp_2src', 'ORR_64_log_shift', 'ADD_64_addsub_shift', 'ADD_64_addsub_imm', 'SUB_32_addsub_shift', 'MOVZ_32_movewide', 'LSRV_64_dp_2src', 'AND_64_log_shift', 'BIC_64_log_shift', 'STR_64_ldst_pos', 'RET_64R_branch_reg', 'CSEL_64_condsel', 'STR_64_ldst_immpost', 'B_only_branch_imm', 'MOVN_32_movewide'], 'tolower': ['SUB_32_addsub_imm', 'ADD_32_addsub_imm', 'SUBS_32S_addsub_imm', 'CSEL_32_condsel', 'RET_64R_branch_reg'], 'sys_syscall_test_5_int_int_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'ArmArchVmAspace__ArmArchVmAspace': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_64_ldst_pos', 'STR_32_ldst_pos', 'STP_64_ldstpair_off', 'STRH_32_ldst_pos', 'RET_64R_branch_reg'], 'VmPageList__IsEmpty': ['LDR_64_ldst_pos', 'SUBS_64S_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'removal__on_cancel____RmOnCancel__OnCancel_Handleconst': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arch_clean_cache_range': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'ADD_64_addsub_shift', 'SUB_64_addsub_imm', 'BIC_64_log_shift', 'SYS_CR_system', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'DSB_BO_system', 'RET_64R_branch_reg'], 'gic_init_percpu_early': ['ADRP_only_pcreladdr', 'MOVZ_32_movewide', 'LDR_64_ldst_pos', 'ADD_64_addsub_shift', 'STR_32_ldst_regoff', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'arch_invalidate_cache_range': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'ADD_64_addsub_shift', 'SUB_64_addsub_imm', 'BIC_64_log_shift', 'SYS_CR_system', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'DSB_BO_system', 'RET_64R_branch_reg'], 'memmove_mexec': ['MOVZ_64_movewide', 'UBFM_64M_bitfield', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'MOVN_64_movewide', 'ORR_64_log_shift', 'SUB_64_addsub_imm', 'LDR_64_ldst_regoff', 'STR_64_ldst_regoff', 'ADD_64_addsub_shift', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'strncasecmp': ['CBZ_64_compbranch', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'MOVZ_64_movewide', 'ORR_64_log_shift', 'B_only_branch_imm', 'CBZ_32_compbranch', 'B_only_condbranch', 'BL_only_branch_imm', 'ORR_32_log_shift', 'AND_32_log_imm', 'SUBS_32S_addsub_ext', 'SUBS_64_addsub_shift', 'LDRB_32BL_ldst_regoff', 'SUBS_32_addsub_shift', 'CBNZ_32_compbranch', 'SUB_32_addsub_shift', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'MOVZ_32_movewide', 'SUB_32_addsub_ext'], 'VcpuDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arm64_el2_gicv3_read_gich_vtr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'bitmap__RawBitmapGeneric_bitmap__FixedStorage_65535ul_____RawBitmapGeneric': ['RET_64R_branch_reg'], 'EventDispatcher__allowed_user_signals__const': ['MOVZ_32_movewide', 'MOVK_32_movewide', 'RET_64R_branch_reg'], 'gfxconsole_putpixel': ['LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'B_only_branch_imm', 'RET_64R_branch_reg', 'ADRP_only_pcreladdr', 'ORR_32_log_shift', 'LDR_64_ldst_pos'], 'PeeredDispatcher_ChannelDispatcher___get_lock__const': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'arch_set_fp_regs': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'clSHA256_init': ['MOVZ_64_movewide', 'MOVK_64_movewide', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'gicv3_get_num_lrs': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'BL_only_branch_imm', 'AND_32_log_imm', 'ADD_32_addsub_imm', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'VmObject__SetMappingCachePolicy_unsignedint': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'arm64_el2_tlbi_ipa': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'gic_get_gicv_unsignedlong': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'GetSystemPolicyManager': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'copyrect16': ['LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'SUB_32_addsub_shift', 'MADD_32A_dp_3src', 'ADD_64_addsub_shift', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'CBZ_32_compbranch', 'SUB_32_addsub_imm', 'UBFM_64M_bitfield', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'NOP_HI_system', 'MOVZ_64_movewide', 'LDRH_32_ldst_regoff', 'STRH_32_ldst_regoff', 'ADD_32_addsub_imm', 'SUBS_32_addsub_shift', 'RET_64R_branch_reg', 'ORN_64_log_shift', 'SUB_64_addsub_shift', 'SUB_64_addsub_imm'], 'fbl__RefPtr_InterruptDispatcher_DownCastDispatcher_InterruptDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'ThreadDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'default_init_percpu': ['RET_64R_branch_reg'], 'gic_get_interrupt_config_1': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'CBZ_64_compbranch', 'STR_32_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___2____FUN_void': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STR_64_ldst_pos', 'ORR_64_log_shift', 'LDRH_32_ldst_pos', 'BLR_64_branch_reg', 'ORR_32_log_imm', 'LDP_64_ldstpair_post', 'BR_64_branch_reg'], 'gicv2_read_gich_hcr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'RET_64R_branch_reg'], 'fbl__RefPtr_VmObjectDispatcher_DownCastDispatcher_VmObjectDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'vmo_lookup_test_____lambda_void__unsignedlong_unsignedlong_unsignedlong__1____FUN_void__unsignedlong_unsignedlong_unsignedlong': ['ORR_64_log_shift', 'MOVZ_32_movewide', 'LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'arm64_el2_gicv3_read_gich_hcr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'crash_thread_void': ['MOVZ_64_movewide', 'MOVZ_32_movewide', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'bitmap__RawBitmapBase__ClearAll': ['LDR_64_ldst_pos', 'CBZ_64_compbranch', 'SUB_64_addsub_imm', 'MOVZ_64_movewide', 'UBFM_64M_bitfield', 'STR_64_ldst_regoff', 'SUBS_64_addsub_shift', 'ADD_64_addsub_imm', 'B_only_condbranch', 'RET_64R_branch_reg'], 'read_cntpct': ['MRS_RS_system', 'RET_64R_branch_reg'], 'gic_read_gich_lr_unsignedint': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'mp_set_curr_cpu_active': ['ANDS_32S_log_imm', 'B_only_condbranch', 'LDR_32_ldst_pos', 'MOVZ_32_movewide', 'SUBS_32S_addsub_imm', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'LSLV_32_dp_2src', 'CSEL_32_condsel', 'LDAXR_LR32_ldstexcl', 'ORR_32_log_shift', 'STLXR_SR32_ldstexcl', 'CBNZ_32_compbranch', 'RET_64R_branch_reg', 'ORN_32_log_shift', 'CSINV_32_condsel', 'AND_32_log_shift'], 'ticks_per_second': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'LDR_32_ldst_pos', 'LDP_32_ldstpair_off', 'UMADDL_64WA_dp_3src', 'AND_64_log_imm', 'UBFM_64M_bitfield', 'ADD_64_addsub_shift', 'UBFM_32M_bitfield', 'RET_64R_branch_reg'], 'hw_rng_get_entropy': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'arm64_uspace_entry': ['ADD_64_addsub_imm', 'MSR_SR_system', 'ORR_64_log_shift', 'ERET_64E_branch_reg'], 'gic_remap_interrupt': ['RET_64R_branch_reg'], 'PeeredDispatcher_FifoDispatcher___get_related_koid__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'PeeredDispatcher_ChannelDispatcher___get_related_koid__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'arch_get_fp_regs': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'y1.init': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ADRP_only_pcreladdr', 'STR_32_ldst_pos', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STP_64_ldstpair_off', 'STRH_32_ldst_pos', 'BL_only_branch_imm', 'ORR_64_log_shift', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'RET_64R_branch_reg'], 'default_handle_irq': ['RET_64R_branch_reg'], 'mymemset_void__int_unsignedlong': ['B_only_branch_imm'], 'PinnedMemoryTokenDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'strchr': ['LDRB_32_ldst_pos', 'AND_32_log_imm', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'CBZ_32_compbranch', 'LDRB_32_ldst_immpre', 'RET_64R_branch_reg', 'MOVZ_64_movewide'], 'VmObject__DecommitRange_unsignedlong_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'removal__on_initialize____RmOnInitialize__OnInitialize_unsignedint_StateObserver__CountInfoconst': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObject__AllocatedPagesInRange_unsignedlong_unsignedlong_const': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'VmObjectPhysical__is_contiguous__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arch_thread_construct_first': ['MRS_RS_system', 'LDUR_64_ldst_unscaled', 'STR_64_ldst_pos', 'ADD_64_addsub_imm', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'PcieRoot__PcieRoot_PcieBusDriver__unsignedint': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'MOVZ_32_movewide', 'STR_64_ldst_pos', 'STP_32_ldstpair_off', 'MOVZ_64_movewide', 'BL_only_branch_imm', 'ADRP_only_pcreladdr', 'MOVK_32_movewide', 'STR_32_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'sys_syscall_test_0': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'el2_hvc_resume': ['MSR_SR_system', 'ISB_BI_system', 'ORR_64_log_shift', 'LDR_64_ldst_pos', 'CBNZ_64_compbranch', 'SYS_CR_system', 'MOVZ_64_movewide', 'STR_64_ldst_pos', 'DSB_BO_system', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'MRS_RS_system', 'LDP_64_ldstpair_off', 'ERET_64E_branch_reg'], 'fbl__RefPtr_FifoDispatcher_DownCastDispatcher_FifoDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'VmObject__Pin_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'default_remap': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arm64_el2_gicv3_write_gich_hcr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'VmEnumerator__OnVmAddressRegion_VmAddressRegionconst__unsignedint': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObject__ReadUser_internal__user_ptr_void__internal__InOutPolicy_2__unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gic_configure_interrupt': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'CCMP_32_condcmp_imm', 'B_only_condbranch', 'CBNZ_32_compbranch', 'UBFM_32M_bitfield', 'LDR_64_ldst_pos', 'UBFM_64M_bitfield', 'ADD_64_addsub_imm', 'ADD_32_addsub_imm', 'MOVZ_32_movewide', 'ADD_64_addsub_shift', 'SUBS_32S_addsub_imm', 'LSLV_32_dp_2src', 'LDR_32_ldst_regoff', 'ORR_32_log_shift', 'BIC_32_log_shift', 'CSEL_32_condsel', 'STR_32_ldst_regoff', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'gic_read_gich_elrsr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'DummyIommu__Map_unsignedlong_fbl__RefPtr_VmObject_const__unsignedlong_unsignedlong_unsignedint_unsignedlong__unsignedlong_____lambda_void__unsignedlong_unsignedlong_unsignedlong__1____FUN_void__unsignedlong_unsignedlong_unsignedlong': ['STR_64_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg'], 'el2_gicv3_read_lr': ['ADR_only_pcreladdr', 'ADD_64_addsub_shift', 'BR_64_branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___3____FUN_void': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'ORR_64_log_shift', 'LDRH_32_ldst_pos', 'BLR_64_branch_reg', 'AND_32_log_imm', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'VmPageList__VmPageList': ['ORR_64_log_imm', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__FindRegion_unsignedlong': ['ORR_64_log_shift', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'arch_mp_prep_cpu_unplug': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gic_unmask_interrupt': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'UBFM_32M_bitfield', 'AND_32_log_imm', 'LDR_64_ldst_pos', 'UBFM_64M_bitfield', 'ADD_64_addsub_imm', 'MOVZ_64_movewide', 'MOVZ_32_movewide', 'ADD_64_addsub_shift', 'LSLV_64_dp_2src', 'STR_32_ldst_regoff', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'sys_pci_cfg_pio_rw_unsignedint_unsignedchar_unsignedchar_unsignedchar_unsignedchar_internal__user_ptr_unsignedint__internal__InOutPolicy_3__unsignedlong_bool': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'EventPairDispatcher__get_cookie_jar': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'ChannelDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arm64_el2_gicv3_read_gich_vmcr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'Dispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], '_anonymousnamespace___TestDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'mmu_flags_to_s1_pte_attr_unsignedint': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'AND_64_log_imm', 'MOVZ_32_movewide', 'AND_32_log_shift', 'SUBS_32S_addsub_imm', 'LDR_64_ldst_regoff', 'B_only_condbranch', 'ORR_64_log_imm', 'CSEL_64_condsel', 'ANDS_64S_log_imm', 'RET_64R_branch_reg'], 'fbl__RefPtr_VcpuDispatcher_DownCastDispatcher_VcpuDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'PcieBridge__pio_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'arch_smc_call_zx_smc_parametersconst__zx_smc_result': ['ORR_64_log_shift', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDP_64_ldstpair_off', 'LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'STR_64_ldst_pos', 'BL_only_branch_imm', 'STP_64_ldstpair_off', 'MOVZ_32_movewide', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'draw_char': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'LDR_32_ldst_pos', 'ORR_32_log_shift', 'SUB_32_addsub_shift', 'SUBS_32_addsub_shift', 'STR_64_ldst_pos', 'LDR_64_ldst_pos', 'CBZ_64_compbranch', 'BLR_64_branch_reg', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'BR_64_branch_reg', 'RET_64R_branch_reg', 'ADRP_only_pcreladdr', 'AND_32_log_imm', 'LDP_32_ldstpair_off', 'MADD_32A_dp_3src', 'B_only_branch_imm'], 'ResourceDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'StateObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'gic_default_gich_vmcr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'target_init': ['RET_64R_branch_reg'], 'arm64_fpu_context_switch': ['MRS_RS_system', 'ANDS_64S_log_imm', 'B_only_condbranch', 'RET_64R_branch_reg', 'ADD_64_addsub_imm', 'STP_Q_ldstpair_off', 'STR_32_ldst_pos', 'AND_64_log_imm', 'MSR_SR_system', 'ISB_BI_system'], '_HASH_final': ['STP_64_ldstpair_pre', 'ADRP_only_pcreladdr', 'MOVZ_32_movewide', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'LDP_64_ldstpair_off', 'ORR_64_log_shift', 'LDR_64_ldst_pos', 'STR_64_ldst_pos', 'UBFM_64M_bitfield', 'BLR_64_branch_reg', 'AND_64_log_imm', 'SUBS_64S_addsub_imm', 'B_only_condbranch', 'LSRV_64_dp_2src', 'STRB_32_ldst_pos', 'SUB_32_addsub_imm', 'ADDS_32S_addsub_imm', 'LDR_32_ldst_pos', 'SUBS_32S_addsub_imm', 'NOP_HI_system', 'ADD_32_addsub_imm', 'UBFM_32M_bitfield', 'STURB_32_ldst_unscaled', 'CSEL_32_condsel', 'SUBS_32_addsub_shift', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'VmObject__CloneCOW_bool_unsignedlong_unsignedlong_bool_fbl__RefPtr_VmObject': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'el2_gicv3_done': ['MSR_SR_system', 'ISB_BI_system', 'ERET_64E_branch_reg'], 'gic_is_valid_interrupt': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'is_valid_interrupt': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'VmObject__Lookup_unsignedlong_unsignedlong_unsignedint_int____void__unsignedlong_unsignedlong_unsignedlong__void': ['MOVN_32_movewide', 'RET_64R_branch_reg'], '_anonymousnamespace___PciMmioConfig__Write_PciReg32_unsignedint_const': ['LDR_64_ldst_pos', 'AND_64_log_imm', 'STR_32_ldst_regoff', 'RET_64R_branch_reg'], '_anonymousnamespace___PciMmioConfig__Read_PciReg32_const': ['LDR_64_ldst_pos', 'AND_64_log_imm', 'LDR_32_ldst_regoff', 'RET_64R_branch_reg'], 'gicv3_read_gich_elrsr': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'BL_only_branch_imm', 'ORR_32_log_shift', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], '_HASH_update': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'STR_64_ldst_pos', 'ADD_64_addsub_ext', 'LDR_64_ldst_pos', 'AND_32_log_imm', 'NOP_HI_system', 'SUBS_64_addsub_shift', 'ADD_32_addsub_imm', 'B_only_condbranch', 'LDRB_32_ldst_immpost', 'SUBS_32S_addsub_imm', 'STRB_32_ldst_pos', 'BLR_64_branch_reg', 'MOVZ_32_movewide', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'PcieDevice__PcieDevice_PcieBusDriver__unsignedint_unsignedint_unsignedint_bool': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'AND_32_log_imm', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_64_ldst_pos', 'STRB_32_ldst_pos', 'STP_32_ldstpair_off', 'STR_32_ldst_pos', 'STRH_32_ldst_pos', 'STUR_64_ldst_unscaled', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'SUBS_32S_addsub_imm', 'CSEL_32_condsel', 'MOVN_32_movewide', 'RET_64R_branch_reg'], 'arch_prepare_current_cpu_idle_state': ['RET_64R_branch_reg'], 'VirtualInterruptDispatcher__UnmaskInterrupt': ['RET_64R_branch_reg'], 'EventDispatcher__get_cookie_jar': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'Dispatcher__set_name_charconst__unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'ThreadDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'write_cntv_cval': ['MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'event_init': ['ORR_64_log_shift', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_32_ldst_immpost', 'STRB_32_ldst_pos', 'STR_32_ldst_pos', 'STP_64_ldstpair_off', 'STR_64_ldst_pos', 'RET_64R_branch_reg'], 'mask_interrupt': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'Dispatcher__allowed_user_signals__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'removal__on_cancel_by_key____RmOnCancelByKey__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'fbl__RefPtr_VmAddressRegionDispatcher_DownCastDispatcher_VmAddressRegionDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'fbl__AllocChecker__check': ['LDR_32_ldst_pos', 'AND_32_log_imm', 'STR_32_ldst_pos', 'UBFM_64M_bitfield', 'RET_64R_branch_reg'], 'arch_mp_cpu_unplug': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'Dispatcher__on_zero_handles': ['RET_64R_branch_reg'], 'isdigit': ['SUB_32_addsub_imm', 'SUBS_32S_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'bitmap__Bitmap__GetOne_unsignedlong_const': ['LDR_64_ldst_pos', 'MOVZ_64_movewide', 'ADD_64_addsub_imm', 'BR_64_branch_reg'], 'PcieRoot__mmio_hi_regions': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'current_time': ['SUB_64_addsub_imm', 'AND_64_log_imm', 'ORR_32_log_shift', 'UBFM_64M_bitfield', 'STR_64_ldst_pos', 'MADD_64A_dp_3src', 'LDR_32_ldst_pos', 'ADD_64_addsub_imm', 'ADD_64_addsub_ext', 'ADD_64_addsub_shift', 'UBFM_32M_bitfield', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BLR_64_branch_reg', 'LDP_64_ldstpair_post', 'B_only_branch_imm'], 'configure_interrupt': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'VmAddressRegionDummy__Protect_unsignedlong_unsignedlong_unsignedint': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'platform_mp_prep_cpu_unplug': ['B_only_branch_imm'], 'VmObjectDispatcher__get_cookie_jar': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'JobDispatcher__get_related_koid__const': ['LDR_64_ldst_pos', 'CBZ_64_compbranch', 'RET_64R_branch_reg', 'MOVZ_64_movewide'], 'imx_start_panic': ['ADRP_only_pcreladdr', 'STRB_32_ldst_pos', 'RET_64R_branch_reg'], 'hexdump8_very_ex': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'CBZ_64_compbranch', 'ADD_64_addsub_shift', 'ORR_64_log_shift', 'ORR_64_log_imm', 'ADRP_only_pcreladdr', 'SUBS_64_addsub_shift', 'CSEL_64_condsel', 'MOVZ_64_movewide', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'SUB_64_addsub_shift', 'LDR_64_ldst_pos', 'BLR_64_branch_reg', 'SUBS_64S_addsub_imm', 'LDRB_32_ldst_immpost', 'B_only_condbranch', 'NOP_HI_system', 'MOVZ_32_movewide', 'ORR_32_log_shift', 'BL_only_branch_imm', 'SUBS_32S_addsub_imm', 'CSEL_32_condsel', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'write_cntps_tval': ['SBFM_64M_bitfield', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'hypervisor__BlockingPortAllocator__BlockingPortAllocator': ['STP_64_ldstpair_pre', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ORR_64_log_shift', 'STR_64_ldst_immpost', 'MOVZ_64_movewide', 'BL_only_branch_imm', 'STP_64_ldstpair_off', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVK_64_movewide', 'STR_32_ldst_pos', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'mp_prepare_current_cpu_idle_state': ['B_only_branch_imm'], 'default_start_panic': ['RET_64R_branch_reg'], 'ARGB8888_to_Luma': ['UBFM_64M_bitfield', 'AND_32_log_imm', 'MOVZ_32_movewide', 'MADD_32A_dp_3src', 'UBFM_32M_bitfield', 'RET_64R_branch_reg'], 'fbl__RefPtr_PcieUpstreamNode____RefPtr': ['LDR_64_ldst_pos', 'CBZ_64_compbranch', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'ANDS_32S_log_imm', 'B_only_condbranch', 'LDP_64_ldstpair_post', 'BR_64_branch_reg', 'RET_64R_branch_reg'], 'JobEnumerator__OnJob_JobDispatcher': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arch_mp_init_percpu': ['B_only_branch_imm', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'PinnedMemoryTokenDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'removal__RemovableObserver__OnStateChange_unsignedint': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObject__CleanInvalidateCache_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'default_mask': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'putpixel32': ['LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'MADD_32A_dp_3src', 'STR_32_ldst_regoff', 'RET_64R_branch_reg'], 'sys_syscall_test_4_int_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'pci_class_code_to_string_unsignedchar': ['AND_32_log_imm', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'CSEL_64_condsel', 'RET_64R_branch_reg', 'CBZ_32_compbranch'], 'non_virtualthunktoPcieBridge__mmio_lo_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'ProcessDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__Activate': ['RET_64R_branch_reg'], 'uart_pgetc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'pl011_uart_pputc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'AND_32_log_imm', 'ADD_64_addsub_imm', 'LDR_32_ldst_pos', 'TBNZ_only_testbranch', 'MOVZ_32_movewide', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'gicv2_write_gich_vmcr_unsignedint': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'STR_32_ldst_pos', 'RET_64R_branch_reg'], 'sys_syscall_test_1_int': ['RET_64R_branch_reg'], 'sys_syscall_test_3_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'rol64': ['SUB_64_addsub_imm', 'STR_64_ldst_pos', 'STR_32_ldst_pos', 'LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'SUB_32_addsub_shift', 'RORV_64_dp_2src', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'gicv2_read_gich_vmcr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'RET_64R_branch_reg'], 'IommuDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'sys_syscall_test_2_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'gic_get_lr_from_vector_unsignedint': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'VmObject__Write_voidconst__unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'removal__RemovableObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'gic_init_percpu': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'BL_only_branch_imm', 'ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'ADD_32_addsub_imm', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'BR_64_branch_reg'], 'VmAspace__vaddr_to_aspace_unsignedlong': ['MOVZ_64_movewide', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'RET_64R_branch_reg', 'ORR_64_log_imm', 'ADD_64_addsub_shift', 'MOVN_32_movewide', 'MOVK_64_movewide', 'MRS_RS_system', 'LDUR_64_ldst_unscaled'], 'PmmNode__CountTotalBytes__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'pl011_uart_pgetc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'TBNZ_only_testbranch', 'RET_64R_branch_reg', 'MOVN_32_movewide'], '_anonymousnamespace___PciMmioConfig__Write_PciReg8_unsignedchar_const': ['LDR_64_ldst_pos', 'AND_64_log_imm', 'AND_32_log_imm', 'STRB_32BL_ldst_regoff', 'RET_64R_branch_reg'], 'PcieDevice__DoFunctionLevelReset_____lambda_void___1____FUN_void': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'ORR_64_log_shift', 'LDRH_32_ldst_pos', 'BLR_64_branch_reg', 'UBFM_32M_bitfield', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'JobDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'uart_getc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'arch_invalidate_cache_all': ['MRS_RS_system', 'AND_32_log_imm', 'UBFM_32M_bitfield', 'CBZ_32_compbranch', 'MOVZ_32_movewide', 'ADD_32_addsub_shift', 'LSRV_32_dp_2src', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'MSR_SR_system', 'ISB_BI_system', 'ADD_32_addsub_imm', 'CLZ_32_dp_1src', 'LSLV_32_dp_2src', 'ORR_32_log_shift', 'SYS_CR_system', 'SUBS_32_addsub_shift', 'SUBS_64_addsub_shift', 'DSB_BO_system', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__AllocatedPages__const': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'PcieRoot__pf_mmio_regions': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'cmd_echo': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'LDRB_32_ldst_pos', 'STRB_32_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg'], 'psci_system_off': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'LDP_64_ldstpair_off', 'BR_64_branch_reg'], 'null_memcpy_void__voidconst__unsignedlong': ['RET_64R_branch_reg'], 'FifoDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'gicv2_read_gich_misr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'RET_64R_branch_reg'], 'fbl__RefPtr_BusTransactionInitiatorDispatcher_DownCastDispatcher_BusTransactionInitiatorDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'jent_have_clock': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'pmm_count_total_bytes': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'B_only_branch_imm'], 'strcmp': ['MOVZ_64_movewide', 'B_only_branch_imm', 'CBZ_32_compbranch', 'LDRB_32BL_ldst_regoff', 'ADD_64_addsub_imm', 'SUB_32_addsub_shift', 'SBFM_32M_bitfield', 'ORR_32_log_shift', 'RET_64R_branch_reg', 'MOVZ_32_movewide'], 'gfx_copyrect': ['LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'CCMP_32_condcmp_reg', 'B_only_condbranch', 'RET_64R_branch_reg', 'SUBS_32S_addsub_imm', 'CCMP_32_condcmp_imm', 'ADD_32_addsub_shift', 'SUB_32_addsub_shift', 'CSEL_32_condsel', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'removal__RemovableObserver__OnInitialize_unsignedint_StateObserver__CountInfoconst': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'timer_queue_init': ['ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'MOVN_64_movewide', 'STP_64_ldstpair_off', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'RET_64R_branch_reg'], 'Pci__PioCfgWrite_unsignedint_unsignedint_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'VmObject__GetMappingCachePolicy_unsignedint': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gicv2_write_gich_lr_unsignedint_unsignedlong': ['ORR_32_log_shift', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'STR_32_ldst_regoff', 'RET_64R_branch_reg'], 'VDso__base_address_fbl__RefPtr_VmMapping_const': ['LDR_64_ldst_pos', 'CBZ_64_compbranch', 'SUB_64_addsub_imm', 'RET_64R_branch_reg', 'MOVZ_64_movewide'], 'arch_enter_uspace': ['STP_64_ldstpair_pre', 'ORR_64_log_shift', 'ADD_64_addsub_imm', 'MRS_RS_system', 'MSR_SI_system', 'LDR_64_ldst_pos', 'MOVZ_32_movewide', 'BL_only_branch_imm'], 'VmObject__LookupUser_unsignedlong_unsignedlong_internal__user_ptr_unsignedlong__internal__InOutPolicy_3__unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'psci_smc_call': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'MOVZ_64_movewide', 'ADD_64_addsub_imm', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'shutdown_interrupts': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'gic_remap_interrupt_1': ['RET_64R_branch_reg'], 'isxdigit': ['SUB_32_addsub_imm', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'AND_32_log_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg', 'MOVZ_32_movewide'], 'Dispatcher__get_cookie_jar': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'VmObject__is_paged__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'hypervisor__guest_lookup_page_void__unsignedlong_unsignedlong_unsignedlong': ['STR_64_ldst_pos', 'MOVZ_32_movewide', 'RET_64R_branch_reg'], 'ARGB8888_to_RGB565': ['UBFM_32M_bitfield', 'UBFM_64M_bitfield', 'ORR_32_log_shift', 'AND_32_log_imm', 'RET_64R_branch_reg'], 'sys_syscall_test_8_int_int_int_int_int_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'arm64_el2_tlbi_vmid': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'PcieRoot__mmio_lo_regions': ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'platform_get_ramdisk': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'SUBS_64S_addsub_imm', 'CSEL_64_condsel', 'STR_64_ldst_pos', 'ORR_64_log_shift', 'RET_64R_branch_reg'], '_anonymousnamespace___PciMmioConfig__Read_PciReg16_const': ['LDR_64_ldst_pos', 'AND_64_log_imm', 'LDRH_32_ldst_regoff', 'RET_64R_branch_reg'], 'zbi_for_each': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'LDR_32_ldst_pos', 'ADD_32_addsub_imm', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'ORR_64_log_shift', 'MOVZ_32_movewide', 'STR_64_ldst_pos', 'ORR_32_log_shift', 'B_only_branch_imm', 'ADD_32_addsub_shift', 'AND_32_log_imm', 'SUBS_64_addsub_shift', 'SUBS_32_addsub_shift', 'ADD_64_addsub_ext', 'BLR_64_branch_reg', 'CBZ_32_compbranch', 'LDP_64_ldstpair_off', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'DummyIommu__minimum_contiguity_unsignedlong': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'fbl__RefPtr_PortDispatcher_DownCastDispatcher_PortDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'sys_syscall_test_wrapper_int_int_int': ['ADD_32_addsub_shift', 'RET_64R_branch_reg'], 'default_get_config': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'wait_queue_remove_thread_thread': ['LDR_64_ldst_pos', 'CBZ_64_compbranch', 'B_only_branch_imm', 'CBNZ_64_compbranch', 'LDP_64_ldstpair_off', 'STR_64_ldst_pos', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'VmObject__Read_void__unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'arm64_el2_gicv3_write_gich_vmcr': ['MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'write_cntps_cval': ['MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'non_virtualthunktoPcieBridge__mmio_hi_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__Destroy': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'arch_sync_cache_range': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'ADD_64_addsub_shift', 'SUB_64_addsub_imm', 'BIC_64_log_shift', 'SYS_CR_system', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'DSB_BO_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'ProcessDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 's905_uart_pgetc': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'MOVZ_32_movewide', 'CBZ_64_compbranch', 'LDR_32_ldst_pos', 'TBNZ_only_testbranch', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'isprint': ['SUB_32_addsub_imm', 'SUBS_32S_addsub_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg'], 'sched_resched_internal': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'DSB_BO_system', 'STR_64_ldst_pos', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'MRS_RS_system', 'MSR_SR_system', 'RET_64R_branch_reg', 'LDR_32_ldst_pos', 'TBZ_only_testbranch', 'ADRP_only_pcreladdr', 'SUB_32_addsub_imm', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'LDUR_32_ldst_unscaled', 'SUB_64_addsub_imm', 'SUBS_32S_addsub_imm', 'CBNZ_32_compbranch', 'MOVZ_32_movewide', 'MOVZ_64_movewide', 'UMADDL_64WA_dp_3src', 'ADD_64_addsub_shift', 'LDXR_LR64_ldstexcl', 'STXR_SR64_ldstexcl', 'ORR_32_log_shift', 'CBZ_64_compbranch', 'STR_32_ldst_pos', 'STRB_32_ldst_pos', 'UBFM_64M_bitfield', 'SUBS_64_addsub_shift', 'LDUR_64_ldst_unscaled', 'SUB_64_addsub_shift', 'CSEL_64_condsel', 'STUR_64_ldst_unscaled', 'MOVN_32_movewide', 'STUR_32_ldst_unscaled', 'STP_32_ldstpair_off', 'LSLV_32_dp_2src', 'CSEL_32_condsel', 'TBNZ_only_testbranch', 'ORN_32_log_shift', 'CSINV_32_condsel', 'AND_32_log_shift', 'MADD_64A_dp_3src', 'MOVK_32_movewide', 'UBFM_32M_bitfield', 'ANDS_32S_log_imm', 'MOVK_64_movewide', 'ISB_BI_system'], 'PciDeviceDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 's905_uart_init': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'CBZ_64_compbranch', 'LDR_32_ldst_pos', 'CBZ_32_compbranch', 'MOVZ_64_movewide', 'BL_only_branch_imm', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'ORR_32_log_imm', 'STR_32_ldst_pos', 'AND_32_log_imm', 'ORR_32_log_shift', 'CBNZ_32_compbranch', 'STRB_32_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'BR_64_branch_reg', 'DMB_BO_system', 'RET_64R_branch_reg'], 'ChannelDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'arch_spin_trylock': ['LDR_32_ldst_pos', 'ADD_32_addsub_imm', 'LDAXR_LR64_ldstexcl', 'CBNZ_64_compbranch', 'STXR_SR64_ldstexcl', 'ORR_32_log_shift', 'RET_64R_branch_reg'], '_anonymousnamespace___TestDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'el2_gicv3_write_lr': ['ADR_only_pcreladdr', 'ADD_64_addsub_shift', 'BR_64_branch_reg'], 'wait_queue_init': ['ORR_64_log_shift', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_64_ldst_immpost', 'STP_64_ldstpair_off', 'RET_64R_branch_reg'], 'fbl__RefPtr_GuestDispatcher_DownCastDispatcher_GuestDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'BusTransactionInitiatorDispatcher__get_type__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmMapping__is_mapping__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'uart_irq': ['STLR_SL64_ldstexcl', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'LDR_32_ldst_pos', 'ANDS_64S_log_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'B_only_branch_imm', 'BL_only_branch_imm', 'CBNZ_64_compbranch', 'LDR_64_ldst_pos', 'TBNZ_only_testbranch', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'MRS_RS_system', 'TBZ_only_testbranch', 'MOVZ_32_movewide'], 'EventPairDispatcher__has_state_tracker__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'mp_init': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ADRP_only_pcreladdr', 'ORR_64_log_shift', 'BL_only_branch_imm', 'STR_64_ldst_pos', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'VmObject__is_resizable__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'VmObjectPaged__is_paged__const': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'PeeredDispatcher_SocketDispatcher___get_related_koid__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'record_recv_msg_sz_unsignedint': ['LDR_32_ldst_pos', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'ORR_32_log_shift', 'MOVZ_64_movewide', 'MADD_64A_dp_3src', 'LDR_64_ldst_pos', 'ADD_64_addsub_shift', 'SUB_64_addsub_shift', 'LDXR_LR64_ldstexcl', 'STXR_SR64_ldstexcl', 'CBNZ_32_compbranch', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'RET_64R_branch_reg'], 'mp_mbx_interrupt_irq': ['LDR_32_ldst_pos', 'RET_64R_branch_reg'], 'jent_fips_enabled': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'default_send_ipi': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'removal__RemovableObserver__OnCancel_Handleconst': ['MOVZ_32_movewide', 'RET_64R_branch_reg'], 'write_cntp_ctl': ['ORR_32_log_shift', 'MSR_SR_system', 'ISB_BI_system', 'RET_64R_branch_reg'], 'platform_stop_timer': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'MOVZ_32_movewide', 'BR_64_branch_reg'], 'non_virtualthunktoPcieBridge__pf_mmio_regions': ['ADD_64_addsub_imm', 'RET_64R_branch_reg'], 'PciCapMsi___PciCapMsi': ['LDR_64_ldst_pos', 'ADRP_only_pcreladdr', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'CBZ_64_compbranch', 'ORR_64_log_shift', 'BR_64_branch_reg', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__Unmap_unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gic_write_gich_vmcr_unsignedint': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'VmAddressRegionDispatcher__is_valid_mapping_protection_unsignedint': ['TBNZ_only_testbranch', 'ANDS_32S_log_imm', 'CSINC_32_condsel', 'RET_64R_branch_reg', 'MOVZ_32_movewide'], 'read_cntvct': ['MRS_RS_system', 'RET_64R_branch_reg'], 'VmObject__WriteUser_internal__user_ptr_voidconst__internal__InOutPolicy_1__unsignedlong_unsignedlong': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gic_read_gich_misr': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'gic_get_num_lrs': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'fbl__RefPtr_PciDeviceDispatcher_DownCastDispatcher_PciDeviceDispatcher__fbl__RefPtr_Dispatcher': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'LDR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg', 'B_only_branch_imm'], 'power_shutdown': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'arch_zero_page': ['ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'ADD_64_addsub_imm', 'NOP_HI_system', 'SYS_CR_system', 'ADD_64_addsub_shift', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'RET_64R_branch_reg'], 'copyrect32': ['LDR_32_ldst_pos', 'LDR_64_ldst_pos', 'SUB_32_addsub_shift', 'MADD_32A_dp_3src', 'ADD_64_addsub_shift', 'SUBS_64_addsub_shift', 'B_only_condbranch', 'CBZ_32_compbranch', 'SUB_32_addsub_imm', 'UBFM_64M_bitfield', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'NOP_HI_system', 'MOVZ_64_movewide', 'LDR_32_ldst_regoff', 'STR_32_ldst_regoff', 'SUBS_32_addsub_shift', 'ADD_32_addsub_imm', 'RET_64R_branch_reg', 'ORN_64_log_shift', 'SUB_64_addsub_shift', 'SUB_64_addsub_imm'], 'arch_thread_get_blocked_fp': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'VmAddressRegionDummy__AllocatedPagesLocked__const': ['MOVZ_64_movewide', 'RET_64R_branch_reg'], 'ExceptionPort__BuildArchReport_zx_exception_report__unsignedint_arch_exception_contextconst': ['LDR_32_ldst_pos', 'MOVZ_64_movewide', 'STR_32_ldst_pos', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'LDR_64_ldst_pos', 'STR_64_ldst_pos', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'ORR_32_log_shift', 'MOVZ_32_movewide', 'BL_only_branch_imm', 'STP_32_ldstpair_off', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'B_only_branch_imm'], 'arm64_el2_gicv3_read_gich_lr': ['ORR_64_log_shift', 'MOVZ_64_movewide', 'UNALLOCATED_13_exception', 'RET_64R_branch_reg'], 'PmmNode__PmmNode': ['ORR_64_log_shift', 'MOVZ_32_movewide', 'MOVK_32_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'STR_32_ldst_immpost', 'STR_32_ldst_pos', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'STP_64_ldstpair_off', 'ORR_64_log_imm', 'RET_64R_branch_reg'], 'PmmNode__CountFreePages__const': ['LDR_64_ldst_pos', 'RET_64R_branch_reg'], 'crypto__entropy__HwRngCollector__GetInstance_crypto__entropy__Collector': ['STR_64_ldst_pos', 'MOVN_32_movewide', 'RET_64R_branch_reg'], 'current_ticks': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'default_pputc': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'gicv2_get_num_lrs': ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'LDR_32_ldst_pos', 'AND_32_log_imm', 'ADD_32_addsub_imm', 'RET_64R_branch_reg'], 'arm_generic_timer_resume_cpu': ['STP_64_ldstpair_pre', 'MOVZ_32_movewide', 'ADD_64_addsub_imm', 'STR_64_ldst_pos', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BLR_64_branch_reg', 'LDP_64_ldstpair_post', 'BR_64_branch_reg'], 'default_getc': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'arch_system_powerctl_unsignedint_zx_system_powerctl_argconst': ['MOVN_32_movewide', 'RET_64R_branch_reg'], 'ChannelDispatcher__TxMessageMax__const': ['MOVN_64_movewide', 'RET_64R_branch_reg'], 'default_init_percpu_early': ['RET_64R_branch_reg'], 'arch_mp_send_ipi': ['ORR_32_log_shift', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'LDR_32_ldst_pos', 'MOVZ_32_movewide', 'LSLV_32_dp_2src', 'EOR_32_log_imm', 'CSEL_32_condsel', 'B_only_branch_imm', 'ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg'], 'gic_configure_interrupt_1': ['SUBS_32S_addsub_imm', 'B_only_condbranch', 'ADRP_only_pcreladdr', 'LDR_32_ldst_pos', 'SUBS_32_addsub_shift', 'CBNZ_32_compbranch', 'UBFM_32M_bitfield', 'LDR_64_ldst_pos', 'UBFM_64M_bitfield', 'ADD_64_addsub_imm', 'MOVZ_32_movewide', 'ADD_64_addsub_shift', 'LSLV_32_dp_2src', 'LDR_32_ldst_regoff', 'ORR_32_log_shift', 'BIC_32_log_shift', 'CSEL_32_condsel', 'STR_32_ldst_regoff', 'RET_64R_branch_reg', 'MOVN_32_movewide'], 'VmAddressRegionDummy__Dump_unsignedint_bool_const': ['RET_64R_branch_reg'], 'gicv3_default_gich_vmcr': ['MOVZ_32_movewide', 'MOVK_32_movewide', 'RET_64R_branch_reg'], 'zbi_create_section': ['STP_64_ldstpair_pre', 'ADD_64_addsub_imm', 'STP_64_ldstpair_off', 'MOVZ_32_movewide', 'TBNZ_only_testbranch', 'LDR_32_ldst_pos', 'MOVK_32_movewide', 'SUBS_32_addsub_shift', 'B_only_condbranch', 'SUB_64_addsub_imm', 'SUBS_64_addsub_shift', 'SUB_64_addsub_shift', 'SUBS_64S_addsub_imm', 'ADD_32_addsub_imm', 'AND_64_log_imm', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'ADD_64_addsub_shift', 'ORR_32_log_imm', 'STR_32_ldst_regoff', 'STP_32_ldstpair_off', 'STR_64_ldst_pos', 'STR_32_ldst_pos', 'ADD_32_addsub_shift', 'ANDS_64S_log_imm', 'AND_32_log_imm', 'SUBS_64S_addsub_ext', 'ORR_64_log_shift', 'ORR_32_log_shift', 'SUB_32_addsub_shift', 'BL_only_branch_imm', 'LDR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'RET_64R_branch_reg'], 'default_dputs': ['RET_64R_branch_reg']}


fnc_inst_cnt_dict = {'PeeredDispatcher_EventPairDispatcher___get_lock__const': 3, 'fbl__RefPtr_ThreadDispatcher_DownCastDispatcher_ThreadDispatcher__fbl__RefPtr_Dispatcher': 21, 'PeeredDispatcher_EventPairDispatcher___get_related_koid__const': 2, 'DummyIommu__Unmap_unsignedlong_unsignedlong_unsignedlong': 5, 'gicv2_read_gich_lr_unsignedint': 7, 'write_cntp_cval': 3, 'arm64_get_cache_info': 76, 'GuestDispatcher__get_type__const': 2, 'VmObjectPaged__is_contiguous__const': 3, '_anonymousnamespace___PciMmioConfig__Write_PciReg16_unsignedshort_const': 5, 'isspace': 8, 'BusTransactionInitiatorDispatcher__has_state_tracker__const': 2, 'VmObjectPhysical__size__const': 2, 'gic_write_gich_lr_unsignedint_unsignedlong': 4, 'wait_queue_blocked_priority': 11, 'el2_hvc_psci': 2, 'arm64_el2_on': 2, 'gicv2_get_lr_from_vector_unsignedint': 3, 'uart_puts': 4, 'FutexNode__FutexNode': 9, 'fbl__RefPtr_ResourceDispatcher_DownCastDispatcher_ResourceDispatcher__fbl__RefPtr_Dispatcher': 21, 'ProfileDispatcher__has_state_tracker__const': 2, 'VmObject__CleanCache_unsignedlong_unsignedlong': 2, 'mp_set_curr_cpu_online': 28, 'qrcodegen__QrCode__QrCode': 6, 'gfx_fillrect': 20, 'EventDispatcher__has_state_tracker__const': 2, 'imx_uart_pputc': 11, 'fbl__RefPtr_ProcessDispatcher_DownCastDispatcher_ProcessDispatcher__fbl__RefPtr_Dispatcher': 21, 'DummyIommu__IsValidBusTxnId_unsignedlong_const': 2, 'fbl__AllocChecker__AllocChecker': 2, 'PeeredDispatcher_FifoDispatcher___get_lock__const': 3, 'VmObject__Resize_unsignedlong': 2, 'PcieBridge__mmio_lo_regions': 2, '_vsnprintf_output': 17, 'memset': 97, 'PcieBridge__mmio_hi_regions': 2, 'VmObject__size__const': 2, 'operatornew_unsignedlong_void': 2, 'Pci__PioCfgRead_unsignedint_unsignedint__unsignedlong': 2, 'gic_read_gich_vmcr': 4, 'parse_ccsid_arm64_cache_desc_t__unsignedlong': 19, 'arm64_init_percpu_early': 11, 'od.crypto__entropy._anonymousnamespace___MockCollector___MockCollector': 6, 'arm64_el2_gicv3_read_gich_misr': 4, 'VmAddressRegionDummy__CreateSubVmar_unsignedlong_unsignedlong_unsignedchar_unsignedint_charconst__fbl__RefPtr_VmAddressRegion': 2, 'gicv2_default_gich_vmcr': 2, 'sys_syscall_test_6_int_int_int_int_int_int': 6, 'ARGB8888_to_RGB332': 8, 'arm64_get_secondary_sp': 17, 'platform_mp_cpu_hotplug': 3, 'gicv2_read_gich_vtr': 4, 'thread_init_early': 43, 'VmAddressRegionDummy__DestroyLocked': 2, 'boot_alloc_page_phys': 7, 'arm_smccc_hvc': 6, 'hisi_reboot': 16, 'PcieBusDriver__PcieBusDriver_PciePlatformInterface': 130, 'VmAddressRegionDispatcher__get_type__const': 2, 'EventDispatcher__get_type__const': 2, 'write_cntv_tval': 4, 'fbl__RefPtr_SocketDispatcher_DownCastDispatcher_SocketDispatcher__fbl__RefPtr_Dispatcher': 21, 'PcieRoot__pio_regions': 3, 'gicv2_write_gich_hcr_unsignedint': 4, 'default_handle_fiq': 1, 'EventPairDispatcher__get_type__const': 2, 'MBufChain__is_empty__const': 4, 'PortDispatcher__get_type__const': 2, 'Dispatcher__Dispatcher_unsignedint': 37, 'gic_send_ipi': 19, 'imx_uart_pgetc': 11, 'display_get_info': 2, 'hisi_power_init': 64, 'isalpha': 5, 'LogDispatcher__has_state_tracker__const': 2, 'VmAddressRegion__is_mapping__const': 2, 'psci_hvc_call': 11, 'arm_gicv2m_get_frame_info': 52, 'el2_hvc_sysreg': 4, 'gicv2_read_gich_elrsr': 4, 'copyrect8': 53, 'VmAddressRegionOrMapping__as_vm_mapping': 88, 'FutexContext__FutexContext': 16, 'gic_shutdown_1': 6, 'pl011_start_panic': 3, 'putpixel8': 14, 'arm64_el2_resume': 2, 'MBufChain__is_full__const': 6, 'write_cntps_ctl': 4, 'FifoDispatcher__has_state_tracker__const': 2, 'el2_hvc_mexec': 1, 'arm64_el2_off': 2, 'platform_irq': 4, 'VmObject__InvalidateCache_unsignedlong_unsignedlong': 2, 'bitmap__RawBitmapGeneric_bitmap__FixedStorage_8ul_____RawBitmapGeneric': 1, 'fbl__RefPtr_LogDispatcher_DownCastDispatcher_LogDispatcher__fbl__RefPtr_Dispatcher': 21, 'platform_early_console_enabled': 2, 'timer_init': 11, 'strlen': 10, 'cmpct_test': 1, 'VmObject__CommitRange_unsignedlong_unsignedlong_unsignedlong': 2, 'gicv3_get_vector_from_lr_unsignedlong': 1, 'default_configure': 2, 'crypto__entropy__EarlyBootTest': 1, 'arch_thread_initialize': 23, 'gic_get_interrupt_config': 12, 'cntpct_to_zx_time': 5, 'bitmap__Bitmap__ClearOne_unsignedlong': 4, 'default_is_valid': 2, 'sys_mmap_device_io_unsignedint_unsignedint_unsignedint': 2, 'PortObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': 16, 'mtrace_control_unsignedint_unsignedint_unsignedint_internal__user_ptr_void__internal__InOutPolicy_3__unsignedlong': 2, 'hypervisor__percpu_task_void': 20, 'page_state_to_string_unsignedint': 33, 'fbl__RefPtr_ChannelDispatcher_DownCastDispatcher_ChannelDispatcher__fbl__RefPtr_Dispatcher': 21, 'non_virtualthunktoPcieBridge__pio_regions': 2, 'power_reboot': 4, 'PeeredDispatcher_SocketDispatcher___get_lock__const': 3, 'SocketDispatcher__get_type__const': 2, 'ArmArchVmAspace__arch_table_phys__const': 2, '_anonymousnamespace___validate_thread_state_input_unsignedint_unsignedlong_unsignedlong___clone.constprop.64': 41, 'gic_get_vector_from_lr_unsignedlong': 4, 'remove_queue_head_thread': 33, 'crypto__PRNG__is_thread_safe__const': 6, 'removal__RmOnStateChange__OnStateChange_unsignedint': 2, 'fbl__RefPtr_TimerDispatcher_DownCastDispatcher_TimerDispatcher__fbl__RefPtr_Dispatcher': 21, 'arch_clean_invalidate_cache_range': 11, 'FutexNode__AppendList_FutexNode': 7, 'PortDispatcher__DefaultPortAllocator': 3, 'platform_mexec_void____unsignedlong_unsignedlong_unsignedlong_unsignedlong_memmov_ops_t__void___memmov_ops_t__unsignedlong_unsignedlong_unsignedlong': 61, 'counters_init_unsignedint': 20, 'removal__RemovableObserver__OnRemoved': 4, 'TimerDispatcher__has_state_tracker__const': 2, 'DummyIommu__ClearMappingsForBusTxnId_unsignedlong': 2, 'boot_alloc_init': 7, 'interrupt_init_percpu_early': 4, 'mandatory_memset': 8, 'arm_gic_v2_init': 274, 'PciCapPcie___PciCapPcie': 10, 'PcieDevice__DoFunctionLevelReset_____lambda_void___4____FUN_void': 8, 'gicv2_get_vector_from_lr_unsignedlong': 2, 'arm64_get_kernel_ptable': 3, 'fbl__RefPtr_JobDispatcher_DownCastDispatcher_JobDispatcher__fbl__RefPtr_Dispatcher': 21, 'pdev_register_interrupts': 4, 'hexval': 19, 'mp_sync_task_void': 21, 'arm64_get_boot_el': 4, 'VmObject__ResizeLocked_unsignedlong': 2, 'putpixel16': 15, 'TimerDispatcher__get_type__const': 2, 'arch_spin_lock': 9, 'StateObserver__OnRemoved': 1, 'write_cntp_tval': 4, 'alloc_checker_panic': 2, 'platform_mp_cpu_unplug': 1, 'mexec_arch_clean_invalidate_cache_all': 38, 'crashlog_print_callback___print_callback__charconst__unsignedlong': 20, 'ProcessDispatcher__get_related_koid__const': 3, 'f__geterrno': 3, 'mymemcpy_void__voidconst__unsignedlong': 1, 'PcieBridge__pf_mmio_regions': 2, 'VmObject__SyncCache_unsignedlong_unsignedlong': 2, 'cbuf_space_avail': 11, 'qrcodegen__QrCode__getNumDataCodewords_int_qrcodegen__Eccconst': 36, 's905_uart_pputc': 11, 'get_paddr_void__unsignedlong_unsignedlong_unsignedlong': 3, 'VmObjectPaged__is_resizable__const': 3, 'default_pgetc': 2, 'Dispatcher__get_related_koid__const': 2, 'gicv3_get_gicv_unsignedlong': 2, 'write_cntv_ctl': 4, 'VmEnumerator__OnVmMapping_VmMappingconst__VmAddressRegionconst__unsignedint': 2, 'ResourceDispatcher__get_cookie_jar': 2, 'ProfileDispatcher__get_type__const': 2, 'LogDispatcher__get_type__const': 2, 'VmObject__GetPageLocked_unsignedlong_unsignedint_list_node__vm_page___unsignedlong': 2, 'PcieRootLUTSwizzle__Swizzle_unsignedint_unsignedint_unsignedint_unsignedint': 21, 'PmmArena__CountStates_unsignedlong__const': 19, 'VmAddressRegionDummy__EnumerateChildrenLocked_VmEnumerator__unsignedint': 2, 'remap_interrupt': 4, 'target_early_init': 1, 'SoloDispatcher__get_lock__const': 2, 'isupper': 4, 'DummyIommu__aspace_size_unsignedlong': 2, 'hypervisor__cpu_of_unsignedshort': 7, 's905_uart_start_panic': 3, 'rand': 15, 'gfx_putpixel.part.0': 2, 'arm64_el2_gicv3_read_gich_elrsr': 4, 'arm64_exc_shared_restore_short': 17, 'platform_fiq': 4, 'gic_shutdown': 6, 'boot_reserve_range_search_unsignedlong_unsignedlong_unsignedlong_reserve_range_t': 37, 'VmObjectDispatcher__has_state_tracker__const': 2, 'udisplay_set_display_info': 11, 'VmObjectPaged__size__const': 2, 'bitmap__RawBitmapBase__Set_unsignedlong_unsignedlong': 40, 'periph_paddr_to_vaddr': 19, 'gic_read_gich_hcr': 4, 'ARGB8888_to_RGB2220': 9, 'EventPairDispatcher__allowed_user_signals__const': 3, 'sys_syscall_test_7_int_int_int_int_int_int_int': 7, 'gic_write_gich_hcr_unsignedint': 4, 'VmObject__is_contiguous__const': 2, 'bitmap__Bitmap__SetOne_unsignedlong': 4, 'arm64_el2_gicv3_write_gich_lr': 4, 'gic_mask_interrupt': 20, 'ResourceDispatcher__has_state_tracker__const': 2, 'JobDispatcher__get_type__const': 2, 'Dispatcher__get_name_char__const': 4, 'SocketDispatcher__has_state_tracker__const': 2, 'SHA256_Init': 31, 'clSHA256': 42, 'qrcodegen__QrCode__drawAlignmentPattern_int_int': 36, 'arm64_exc_shared_restore_long': 24, 'uart_pputc': 4, 'hypervisor__check_pinned_cpu_invariant_unsignedshort_threadconst': 24, 'gicv3_get_lr_from_vector_unsignedint': 4, 'psci_system_reset': 31, 'mutex_init': 9, 'PortObserver__OnCancel_Handleconst': 5, 'default_shutdown_1': 1, 'VmObjectDispatcher__get_type__const': 2, 'Semaphore__Semaphore_long': 8, 'PciStdCapability___PciStdCapability': 10, 'InterruptDispatcher__get_type__const': 2, 'bitmap__RawBitmapBase__Clear_unsignedlong_unsignedlong': 40, 'tolower': 5, 'sys_syscall_test_5_int_int_int_int_int': 5, 'ArmArchVmAspace__ArmArchVmAspace': 20, 'VmPageList__IsEmpty': 4, 'removal__on_cancel____RmOnCancel__OnCancel_Handleconst': 2, 'arch_clean_cache_range': 11, 'gic_init_percpu_early': 10, 'arch_invalidate_cache_range': 11, 'memmove_mexec': 19, 'strncasecmp': 45, 'VcpuDispatcher__get_type__const': 2, 'arm64_el2_gicv3_read_gich_vtr': 4, 'bitmap__RawBitmapGeneric_bitmap__FixedStorage_65535ul_____RawBitmapGeneric': 1, 'EventDispatcher__allowed_user_signals__const': 3, 'gfxconsole_putpixel': 14, 'PeeredDispatcher_ChannelDispatcher___get_lock__const': 3, 'arch_set_fp_regs': 2, 'clSHA256_init': 22, 'gicv3_get_num_lrs': 7, 'VmObject__SetMappingCachePolicy_unsignedint': 2, 'arm64_el2_tlbi_ipa': 3, 'gic_get_gicv_unsignedlong': 4, 'GetSystemPolicyManager': 3, 'copyrect16': 57, 'fbl__RefPtr_InterruptDispatcher_DownCastDispatcher_InterruptDispatcher__fbl__RefPtr_Dispatcher': 21, 'ThreadDispatcher__has_state_tracker__const': 2, 'default_init_percpu': 1, 'gic_get_interrupt_config_1': 12, 'PcieDevice__DoFunctionLevelReset_____lambda_void___2____FUN_void': 21, 'gicv2_read_gich_hcr': 4, 'fbl__RefPtr_VmObjectDispatcher_DownCastDispatcher_VmObjectDispatcher__fbl__RefPtr_Dispatcher': 21, 'vmo_lookup_test_____lambda_void__unsignedlong_unsignedlong_unsignedlong__1____FUN_void__unsignedlong_unsignedlong_unsignedlong': 6, 'arm64_el2_gicv3_read_gich_hcr': 4, 'crash_thread_void': 4, 'bitmap__RawBitmapBase__ClearAll': 11, 'read_cntpct': 2, 'gic_read_gich_lr_unsignedint': 4, 'mp_set_curr_cpu_active': 29, 'ticks_per_second': 16, 'hw_rng_get_entropy': 2, 'arm64_uspace_entry': 35, 'gic_remap_interrupt': 1, 'PeeredDispatcher_FifoDispatcher___get_related_koid__const': 2, 'PeeredDispatcher_ChannelDispatcher___get_related_koid__const': 2, 'arch_get_fp_regs': 2, 'y1.init': 35, 'default_handle_irq': 1, 'mymemset_void__int_unsignedlong': 1, 'PinnedMemoryTokenDispatcher__get_type__const': 2, 'strchr': 11, 'VmObject__DecommitRange_unsignedlong_unsignedlong_unsignedlong': 2, 'removal__on_initialize____RmOnInitialize__OnInitialize_unsignedint_StateObserver__CountInfoconst': 2, 'VmObject__AllocatedPagesInRange_unsignedlong_unsignedlong_const': 2, 'VmObjectPhysical__is_contiguous__const': 2, 'arch_thread_construct_first': 10, 'PcieRoot__PcieRoot_PcieBusDriver__unsignedint': 26, 'sys_syscall_test_0': 2, 'el2_hvc_resume': 145, 'fbl__RefPtr_FifoDispatcher_DownCastDispatcher_FifoDispatcher__fbl__RefPtr_Dispatcher': 21, 'VmObject__Pin_unsignedlong_unsignedlong': 2, 'default_remap': 2, 'arm64_el2_gicv3_write_gich_hcr': 4, 'VmEnumerator__OnVmAddressRegion_VmAddressRegionconst__unsignedint': 2, 'VmObject__ReadUser_internal__user_ptr_void__internal__InOutPolicy_2__unsignedlong_unsignedlong': 2, 'gic_configure_interrupt': 30, 'gic_read_gich_elrsr': 4, 'DummyIommu__Map_unsignedlong_fbl__RefPtr_VmObject_const__unsignedlong_unsignedlong_unsignedint_unsignedlong__unsignedlong_____lambda_void__unsignedlong_unsignedlong_unsignedlong__1____FUN_void__unsignedlong_unsignedlong_unsignedlong': 3, 'el2_gicv3_read_lr': 3, 'PcieDevice__DoFunctionLevelReset_____lambda_void___3____FUN_void': 12, 'VmPageList__VmPageList': 4, 'VmAddressRegionDummy__FindRegion_unsignedlong': 3, 'arch_mp_prep_cpu_unplug': 2, 'gic_unmask_interrupt': 20, 'sys_pci_cfg_pio_rw_unsignedint_unsignedchar_unsignedchar_unsignedchar_unsignedchar_internal__user_ptr_unsignedint__internal__InOutPolicy_3__unsignedlong_bool': 2, 'EventPairDispatcher__get_cookie_jar': 2, 'ChannelDispatcher__has_state_tracker__const': 2, 'arm64_el2_gicv3_read_gich_vmcr': 4, 'Dispatcher__has_state_tracker__const': 2, '_anonymousnamespace___TestDispatcher__has_state_tracker__const': 2, 'mmu_flags_to_s1_pte_attr_unsignedint': 36, 'fbl__RefPtr_VcpuDispatcher_DownCastDispatcher_VcpuDispatcher__fbl__RefPtr_Dispatcher': 21, 'PcieBridge__pio_regions': 2, 'arch_smc_call_zx_smc_parametersconst__zx_smc_result': 21, 'draw_char': 64, 'ResourceDispatcher__get_type__const': 2, 'StateObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': 2, 'gic_default_gich_vmcr': 4, 'target_init': 1, 'arm64_fpu_context_switch': 30, '_HASH_final': 73, 'VmObject__CloneCOW_bool_unsignedlong_unsignedlong_bool_fbl__RefPtr_VmObject': 2, 'el2_gicv3_done': 3, 'gic_is_valid_interrupt': 5, 'is_valid_interrupt': 4, 'VmObject__Lookup_unsignedlong_unsignedlong_unsignedint_int____void__unsignedlong_unsignedlong_unsignedlong__void': 2, '_anonymousnamespace___PciMmioConfig__Write_PciReg32_unsignedint_const': 4, '_anonymousnamespace___PciMmioConfig__Read_PciReg32_const': 4, 'gicv3_read_gich_elrsr': 6, '_HASH_update': 33, 'PcieDevice__PcieDevice_PcieBusDriver__unsignedint_unsignedint_unsignedint_bool': 45, 'arch_prepare_current_cpu_idle_state': 1, 'VirtualInterruptDispatcher__UnmaskInterrupt': 1, 'EventDispatcher__get_cookie_jar': 2, 'Dispatcher__set_name_charconst__unsignedlong': 2, 'ThreadDispatcher__get_type__const': 2, 'write_cntv_cval': 3, 'event_init': 11, 'mask_interrupt': 4, 'Dispatcher__allowed_user_signals__const': 2, 'removal__on_cancel_by_key____RmOnCancelByKey__OnCancelByKey_Handleconst__voidconst__unsignedlong': 2, 'fbl__RefPtr_VmAddressRegionDispatcher_DownCastDispatcher_VmAddressRegionDispatcher__fbl__RefPtr_Dispatcher': 21, 'fbl__AllocChecker__check': 5, 'arch_mp_cpu_unplug': 2, 'Dispatcher__on_zero_handles': 1, 'isdigit': 4, 'bitmap__Bitmap__GetOne_unsignedlong_const': 5, 'PcieRoot__mmio_hi_regions': 3, 'current_time': 38, 'configure_interrupt': 4, 'VmAddressRegionDummy__Protect_unsignedlong_unsignedlong_unsignedint': 2, 'platform_mp_prep_cpu_unplug': 1, 'VmObjectDispatcher__get_cookie_jar': 2, 'JobDispatcher__get_related_koid__const': 6, 'imx_start_panic': 3, 'hexdump8_very_ex': 82, 'write_cntps_tval': 4, 'hypervisor__BlockingPortAllocator__BlockingPortAllocator': 29, 'mp_prepare_current_cpu_idle_state': 1, 'default_start_panic': 1, 'ARGB8888_to_Luma': 11, 'fbl__RefPtr_PcieUpstreamNode____RefPtr': 23, 'JobEnumerator__OnJob_JobDispatcher': 2, 'arch_mp_init_percpu': 5, 'PinnedMemoryTokenDispatcher__has_state_tracker__const': 2, 'removal__RemovableObserver__OnStateChange_unsignedint': 2, 'VmObject__CleanInvalidateCache_unsignedlong_unsignedlong': 2, 'default_mask': 2, 'putpixel32': 5, 'sys_syscall_test_4_int_int_int_int': 4, 'pci_class_code_to_string_unsignedchar': 103, 'non_virtualthunktoPcieBridge__mmio_lo_regions': 2, 'ProcessDispatcher__get_type__const': 2, 'VmAddressRegionDummy__Activate': 1, 'uart_pgetc': 4, 'pl011_uart_pputc': 9, 'gicv2_write_gich_vmcr_unsignedint': 4, 'sys_syscall_test_1_int': 1, 'sys_syscall_test_3_int_int_int': 3, 'rol64': 9, 'gicv2_read_gich_vmcr': 4, 'IommuDispatcher__get_type__const': 2, 'sys_syscall_test_2_int_int': 2, 'gic_get_lr_from_vector_unsignedint': 4, 'VmObject__Write_voidconst__unsignedlong_unsignedlong': 2, 'removal__RemovableObserver__OnCancelByKey_Handleconst__voidconst__unsignedlong': 2, 'gic_init_percpu': 23, 'VmAspace__vaddr_to_aspace_unsignedlong': 17, 'PmmNode__CountTotalBytes__const': 2, 'pl011_uart_pgetc': 8, '_anonymousnamespace___PciMmioConfig__Write_PciReg8_unsignedchar_const': 5, 'PcieDevice__DoFunctionLevelReset_____lambda_void___1____FUN_void': 12, 'JobDispatcher__has_state_tracker__const': 2, 'uart_getc': 4, 'arch_invalidate_cache_all': 36, 'VmAddressRegionDummy__AllocatedPages__const': 2, 'PcieRoot__pf_mmio_regions': 3, 'cmd_echo': 7, 'psci_system_off': 9, 'null_memcpy_void__voidconst__unsignedlong': 1, 'FifoDispatcher__get_type__const': 2, 'gicv2_read_gich_misr': 4, 'fbl__RefPtr_BusTransactionInitiatorDispatcher_DownCastDispatcher_BusTransactionInitiatorDispatcher__fbl__RefPtr_Dispatcher': 21, 'jent_have_clock': 2, 'pmm_count_total_bytes': 3, 'strcmp': 13, 'gfx_copyrect': 30, 'removal__RemovableObserver__OnInitialize_unsignedint_StateObserver__CountInfoconst': 2, 'timer_queue_init': 10, 'Pci__PioCfgWrite_unsignedint_unsignedint_unsignedlong': 2, 'VmObject__GetMappingCachePolicy_unsignedint': 2, 'gicv2_write_gich_lr_unsignedint_unsignedlong': 6, 'VDso__base_address_fbl__RefPtr_VmMapping_const': 7, 'arch_enter_uspace': 15, 'VmObject__LookupUser_unsignedlong_unsignedlong_internal__user_ptr_unsignedlong__internal__InOutPolicy_3__unsignedlong': 2, 'psci_smc_call': 11, 'shutdown_interrupts': 4, 'gic_remap_interrupt_1': 1, 'isxdigit': 10, 'Dispatcher__get_cookie_jar': 2, 'VmObject__is_paged__const': 2, 'hypervisor__guest_lookup_page_void__unsignedlong_unsignedlong_unsignedlong': 3, 'ARGB8888_to_RGB565': 8, 'sys_syscall_test_8_int_int_int_int_int_int_int_int': 8, 'arm64_el2_tlbi_vmid': 3, 'PcieRoot__mmio_lo_regions': 3, 'platform_get_ramdisk': 9, '_anonymousnamespace___PciMmioConfig__Read_PciReg16_const': 4, 'zbi_for_each': 51, 'DummyIommu__minimum_contiguity_unsignedlong': 2, 'fbl__RefPtr_PortDispatcher_DownCastDispatcher_PortDispatcher__fbl__RefPtr_Dispatcher': 21, 'sys_syscall_test_wrapper_int_int_int': 3, 'default_get_config': 2, 'wait_queue_remove_thread_thread': 10, 'VmObject__Read_void__unsignedlong_unsignedlong': 2, 'arm64_el2_gicv3_write_gich_vmcr': 4, 'write_cntps_cval': 3, 'non_virtualthunktoPcieBridge__mmio_hi_regions': 2, 'VmAddressRegionDummy__Destroy': 2, 'arch_sync_cache_range': 22, 'ProcessDispatcher__has_state_tracker__const': 2, 's905_uart_pgetc': 10, 'isprint': 4, 'sched_resched_internal': 297, 'PciDeviceDispatcher__get_type__const': 2, 's905_uart_init': 146, 'ChannelDispatcher__get_type__const': 2, 'arch_spin_trylock': 7, '_anonymousnamespace___TestDispatcher__get_type__const': 2, 'el2_gicv3_write_lr': 3, 'wait_queue_init': 6, 'fbl__RefPtr_GuestDispatcher_DownCastDispatcher_GuestDispatcher__fbl__RefPtr_Dispatcher': 21, 'BusTransactionInitiatorDispatcher__get_type__const': 2, 'VmMapping__is_mapping__const': 2, 'uart_irq': 61, 'EventPairDispatcher__has_state_tracker__const': 2, 'mp_init': 17, 'VmObject__is_resizable__const': 2, 'VmObjectPaged__is_paged__const': 2, 'PeeredDispatcher_SocketDispatcher___get_related_koid__const': 2, 'record_recv_msg_sz_unsignedint': 121, 'mp_mbx_interrupt_irq': 2, 'jent_fips_enabled': 2, 'default_send_ipi': 2, 'removal__RemovableObserver__OnCancel_Handleconst': 2, 'write_cntp_ctl': 4, 'platform_stop_timer': 5, 'non_virtualthunktoPcieBridge__pf_mmio_regions': 2, 'PciCapMsi___PciCapMsi': 10, 'VmAddressRegionDummy__Unmap_unsignedlong_unsignedlong': 2, 'gic_write_gich_vmcr_unsignedint': 4, 'VmAddressRegionDispatcher__is_valid_mapping_protection_unsignedint': 6, 'read_cntvct': 2, 'VmObject__WriteUser_internal__user_ptr_voidconst__internal__InOutPolicy_1__unsignedlong_unsignedlong': 2, 'gic_read_gich_misr': 4, 'gic_get_num_lrs': 4, 'fbl__RefPtr_PciDeviceDispatcher_DownCastDispatcher_PciDeviceDispatcher__fbl__RefPtr_Dispatcher': 21, 'power_shutdown': 4, 'arch_zero_page': 9, 'copyrect32': 57, 'arch_thread_get_blocked_fp': 3, 'VmAddressRegionDummy__AllocatedPagesLocked__const': 2, 'ExceptionPort__BuildArchReport_zx_exception_report__unsignedint_arch_exception_contextconst': 27, 'arm64_el2_gicv3_read_gich_lr': 5, 'PmmNode__PmmNode': 28, 'PmmNode__CountFreePages__const': 2, 'crypto__entropy__HwRngCollector__GetInstance_crypto__entropy__Collector': 3, 'current_ticks': 4, 'default_pputc': 2, 'gicv2_get_num_lrs': 6, 'arm_generic_timer_resume_cpu': 14, 'default_getc': 2, 'arch_system_powerctl_unsignedint_zx_system_powerctl_argconst': 2, 'ChannelDispatcher__TxMessageMax__const': 2, 'default_init_percpu_early': 1, 'arch_mp_send_ipi': 23, 'gic_configure_interrupt_1': 30, 'VmAddressRegionDummy__Dump_unsignedint_bool_const': 1, 'gicv3_default_gich_vmcr': 3, 'zbi_create_section': 80, 'default_dputs': 1}

verified_inst_list_master = ['LDR_64_ldst_pos', 'ADD_64_addsub_imm', 'RET_64R_branch_reg', 'STP_64_ldstpair_pre', 'STP_64_ldstpair_off', 'ORR_64_log_shift', 'BLR_64_branch_reg', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'STR_64_ldst_pos', 'LDP_64_ldstpair_off', 'LDP_64_ldstpair_post', 'B_only_branch_imm', 'ADRP_only_pcreladdr', 'BR_64_branch_reg', 'MOVN_32_movewide', 'ANDS_64S_log_imm', 'CSEL_32_condsel', 'ORR_32_log_shift', 'LDR_32_ldst_regoff', 'MSR_SR_system', 'ISB_BI_system', 'MRS_RS_system', 'UBFM_64M_bitfield', 'UBFM_32M_bitfield', 'MOVZ_32_movewide', 'MOVZ_64_movewide', 'STRB_32_ldst_pos', 'LSRV_64_dp_2src', 'AND_32_log_imm', 'ANDS_32S_log_imm', 'ADD_32_addsub_imm', 'SUBS_64S_addsub_imm', 'TBNZ_only_testbranch', 'ADD_64_addsub_shift', 'BL_only_branch_imm', 'TBZ_only_testbranch', 'ADD_32_addsub_shift', 'ORR_32_log_imm', 'SBFM_64M_bitfield', 'STRB_32_ldst_immpre', 'LDR_32_ldst_pos', 'AND_64_log_imm', 'STRH_32_ldst_regoff', 'SUB_32_addsub_imm', 'CSINC_32_condsel', 'CCMP_64_condcmp_reg', 'LDUR_32_ldst_unscaled', 'UNALLOCATED_13_exception', 'ERET_64E_branch_reg', 'ORR_64_log_imm', 'MOVK_64_movewide', 'STR_64_ldst_immpre', 'LSLV_32_dp_2src', 'ORN_32_log_shift', 'CSINV_32_condsel', 'LDAXR_LR32_ldstexcl', 'AND_32_log_shift', 'STLXR_SR32_ldstexcl', 'CBNZ_32_compbranch', 'SUBS_32_addsub_shift', 'CCMP_32_condcmp_imm', 'SUB_32_addsub_shift', 'CBZ_64_compbranch', 'STR_32_ldst_pos', 'SUBS_64_addsub_shift', 'LDRB_32_ldst_pos', 'STRB_32BL_ldst_regoff', 'STR_64_ldst_immpost', 'STR_32_ldst_immpost', 'STRH_32_ldst_immpost', 'SUB_64_addsub_shift', 'SUB_64_addsub_imm', 'ANDS_64_log_shift', 'SYS_CR_system', 'STP_32_ldstpair_off', 'ADD_64_addsub_ext', 'NOP_HI_system', 'STR_64_ldst_regoff', 'ADDS_64S_addsub_imm', 'MOVK_32_movewide', 'LDXR_LR64_ldstexcl', 'STXR_SR64_ldstexcl', 'MADD_64A_dp_3src', 'DMB_BO_system', 'CCMP_64_condcmp_imm', 'CBZ_32_compbranch', 'LDR_64_ldst_regoff', 'CCMP_32_condcmp_reg', 'CBNZ_64_compbranch', 'MADD_32A_dp_3src', 'LDRB_32BL_ldst_regoff', 'ORN_64_log_shift', 'LDXR_LR32_ldstexcl', 'STXR_SR32_ldstexcl', 'EOR_64_log_imm', 'STR_32_ldst_regoff', 'STRB_32B_ldst_regoff', 'STUR_64_ldst_unscaled', 'LDUR_64_ldst_unscaled', 'UNALLOCATED_18_exception', 'LSLV_64_dp_2src', 'STRB_32_ldst_immpost', 'LDRH_32_ldst_pos', 'LDR_64_ldst_immpost', 'SEV_HI_system', 'SEVL_HI_system', 'WFE_HI_system', 'LDAXR_LR64_ldstexcl', 'LSRV_32_dp_2src', 'CLZ_32_dp_1src', 'DSB_BO_system', 'CSEL_64_condsel', 'LDP_32_ldstpair_off', 'BIC_32_log_shift', 'SMADDL_64WA_dp_3src', 'SBFM_32M_bitfield', 'LDRSH_32_ldst_regoff', 'MOVN_64_movewide', 'UDIV_32_dp_2src', 'MSUB_32A_dp_3src', 'LDAR_LR32_ldstexcl', 'AND_64_log_shift', 'BIC_64_log_shift', 'UMADDL_64WA_dp_3src', 'CSNEG_32_condsel', 'ANDS_32_log_shift', 'STRH_32_ldst_pos', 'SUBS_32S_addsub_ext', 'SUB_32_addsub_ext', 'STUR_32_ldst_unscaled', 'LDRH_32_ldst_regoff', 'LDRB_32_ldst_immpre', 'STP_Q_ldstpair_off', 'LDRB_32_ldst_immpost', 'ADDS_32S_addsub_imm', 'ADR_only_pcreladdr', 'RORV_64_dp_2src', 'MSR_SI_system', 'STURB_32_ldst_unscaled', 'STLR_SL64_ldstexcl', 'EOR_32_log_imm', 'SUBS_64S_addsub_ext']
all_64_inst = ['WFE_HI_system', 'LDAXR_LR64_ldstexcl', 'LSRV_64_dp_2src', 'CCMP_64_condcmp_reg', 'LDP_64_ldstpair_off', 'LDUR_64_ldst_unscaled', 'MSR_SI_system', 'RORV_64_dp_2src', 'LDR_64_ldst_immpost', 'SUB_64_addsub_shift', 'LDP_64_ldstpair_post', 'ISB_BI_system', 'STR_64_ldst_regoff', 'DMB_BO_system', 'ORN_64_log_shift', 'STR_64_ldst_immpost', 'CCMP_64_condcmp_imm', 'ORR_64_log_imm', 'STP_64_ldstpair_off', 'LDXR_LR64_ldstexcl', 'AND_64_log_shift', 'BIC_64_log_shift', 'BLR_64_branch_reg', 'DSB_BO_system', 'STUR_64_ldst_unscaled', 'SEV_HI_system', 'MRS_RS_system', 'SUBS_64S_addsub_imm', 'B_only_branch_imm', 'EOR_64_log_imm', 'NOP_HI_system', 'SUBS_64S_addsub_ext', 'BL_only_branch_imm', 'MSR_SR_system', 'LSLV_64_dp_2src', 'SBFM_64M_bitfield', 'STR_64_ldst_immpre', 'CSEL_64_condsel', 'MOVK_64_movewide', 'SUB_64_addsub_imm', 'SEVL_HI_system', 'MOVN_64_movewide', 'LDR_64_ldst_regoff', 'ADDS_64S_addsub_imm', 'ANDS_64_log_shift', 'SUBS_64_addsub_shift', 'STP_64_ldstpair_pre', 'SMADDL_64WA_dp_3src', 'ANDS_64S_log_imm', 'TBNZ_only_testbranch', 'SYS_CR_system', 'STXR_SR64_ldstexcl', 'STLR_SL64_ldstexcl', 'TBZ_only_testbranch', 'MADD_64A_dp_3src', 'ERET_64E_branch_reg', 'ADD_64_addsub_ext', 'UBFM_64M_bitfield', 'CBNZ_64_compbranch', 'UNALLOCATED_13_exception', 'UMADDL_64WA_dp_3src', 'CBZ_64_compbranch', 'UNALLOCATED_18_exception', 'STP_Q_ldstpair_off', 'AND_64_log_imm']
verified_inst_list_with32 = ['ADRP_only_pcreladdr', 'LDR_64_ldst_pos', 'BR_64_branch_reg', 'ORR_64_log_shift', 'RET_64R_branch_reg', 'ADD_32_addsub_shift', 'LDR_32_ldst_pos', 'STR_32_ldst_pos', 'MOVN_32_movewide', 'SUBS_32S_addsub_imm', 'B_only_condbranch', 'MOVZ_32_movewide', 'ADD_64_addsub_imm', 'ORR_32_log_shift', 'MOVZ_64_movewide', 'STR_64_ldst_pos', 'ADR_only_pcreladdr', 'ADD_64_addsub_shift', 'MOVK_32_movewide']
verified_inst_list = ['ADD_64_addsub_imm', 'ADDS_64S_addsub_imm', 'SUB_64_addsub_imm', 'SUBS_64S_addsub_imm','MOVN_64_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'BR_64_branch_reg', 'RET_64R_branch_reg', 'ERET_64E_branch_reg', 'B_only_branch_imm', 'BL_only_branch_imm', 'STR_64_ldst_pos', 'LDR_64_ldst_pos', 'ADR_only_pcreladdr', 'ADRP_only_pcreladdr', 'ADD_64_addsub_shift', 'ADDS_64_addsub_shift', 'SUB_64_addsub_shift', 'SUBS_64_addsub_shift', 'AND_64_log_shift', 'BIC_64_log_shift', 'ORR_64_log_shift', 'ORN_64_log_shift', 'EOR_64_log_shift', 'EON_64_log_shift', 'ANDS_64_log_shift', 'BICS_64_log_shift', 'B_only_condbranch', 'CBZ_64_compbranch']
verified_inst_list_ext = ['ADD_64_addsub_imm', 'ADDS_64S_addsub_imm', 'SUB_64_addsub_imm', 'SUBS_64S_addsub_imm', 'AND_64_log_imm', 'ORR_64_log_imm', 'EOR_64_log_imm', 'ANDS_64S_log_imm', 'MOVN_64_movewide', 'MOVZ_64_movewide', 'MOVK_64_movewide', 'BR_64_branch_reg', 'RET_64R_branch_reg', 'ERET_64E_branch_reg', 'B_only_branch_imm', 'BL_only_branch_imm', 'STR_64_ldst_pos', 'LDR_64_ldst_pos', 'ADR_only_pcreladdr', 'ADRP_only_pcreladdr', 'ADD_64_addsub_shift', 'ADDS_64_addsub_shift', 'SUB_64_addsub_shift', 'SUBS_64_addsub_shift', 'AND_64_log_shift', 'BIC_64_log_shift', 'ORR_64_log_shift', 'ORN_64_log_shift', 'EOR_64_log_shift', 'EON_64_log_shift', 'ANDS_64_log_shift', 'BICS_64_log_shift', 'B_only_condbranch', 'CBZ_64_compbranch', 'CBNZ_64_compbranch', 'SBFM_64M_bitfield' , 'BFM_64M_bitfield','UBFM_64M_bitfield','STR_64_ldst_regoff','LDR_64_ldst_regoff']
#AND_64_log_imm', 'ORR_64_log_imm', 'EOR_64_log_imm', 'ANDS_64S_log_imm', 'CBNZ_64_compbranch','TBZ_only_testbranch', 'TBNZ_only_testbranch'


def print_matched_fnc( matched_fnc):
	print "\n\nTotal nos of  functions matching for given input classes:" + str(len(matched_fnc))
	for i in matched_fnc:
		print i 
		#+ "\t loc:" + str(fnc_inst_cnt_dict [i])
	
	print "\n\n Total looping functions in the matching set are"
	print set(matched_fnc).intersection(loops)

# prints list of functions that are verified by checking their individual inst against a verified list of inst
def print_formalized_functions():
	bytecnt =0
	print("Printing verified functions list")	
	l=[]
	m={}
	for k,v in fnc_inst_dict.iteritems():
		cnt = 0	
		formalized=0	
		for inst in v:
			cnt+=1	
			if "32"  in inst and k not in l:
				l.append(k)
			if inst not in verified_inst_list:
					formalized = -1
					break
		if formalized == 0 and cnt == len(v):
			formalized = 1
			if m not in loops:
			# m is a dictionary having the formalized fnc names as key and their insts as values 
				m[k] = v
	for i,j in m.iteritems():
		print "sym." + i  #"\t\t\t"+ str(fnc_inst_cnt_dict[i])
		#print j
		bytecnt+= fnc_inst_cnt_dict[i]
	print bytecnt
	print len(m)
	#r=[]
	#for j in m:
	#	 r.append(j)
	#print r


# Prints a list of all instructions that are used by all the functions as a list
def print_all_instructions():
	current_path = os.getcwd().strip() +"/"
	inputfiles_dir = "intermediate_term_files/"
	input_filename = "all_verified_terminals_zircon.term"
	print "All instructions for all the verified zircon functions are"
	list_of_inst = []
	f=open(current_path+inputfiles_dir+input_filename) 	
	for fnc in f:		
		fnc = fnc.strip()
		fnc= fnc.replace("sym.", "")
		if fnc in fnc_inst_dict:
			v = fnc_inst_dict[fnc]			
			for inst in v:
				if inst not in list_of_inst:
					list_of_inst.append(inst)
				else:
					continue
	print list_of_inst


def print_partially_matched_fnc (partially_matched_fnc):
	print "\n\nPartially matched functions  for given input classes:" + str(len(partially_matched_fnc))
	u_list = []

	# u_list provides information on total how many classes are in the n-1 category
	for k,v in partially_matched_fnc.iteritems():
		#print k + ":" + str(v)
		if v not in u_list:
			u_list.append(v)
	print str (u_list)
			

if __name__ == '__main__':
	#print_all_instructions()
	print_formalized_functions()
	i = 999
	while i:
		print "\n\t*** Menu ***"
		print "1> Calculate intersection set"
		print "2> Calculate coverage by entering class names"
		print "3> Exit"
		choice = raw_input ("Enter choice(1 or 2 or 3)::")

		# Calculates the number of ASL classes between any 2 zircon functions
		if choice == "1":
			fn1 = raw_input("Enter first function name:")
			fn2 = raw_input("Enter second function name:")
			cl1 = fnc_inst_class_dict[fn1]
			cl2 = fnc_inst_class_dict[fn2]
			print "\n\n\n\t *** Class analysis ***"
			if cl1 is not None:
				print "\nIntersection set for classes:" + str(set(cl1).intersection(cl2))
				print "Length of intersection set:" + str (len ((set(cl1).intersection(cl2))))
				print "\nDifference set for classes (s1-s2):" + str(set(cl1).difference(cl2))
				print "Length of difference set:" + str (len ((set(cl1).difference(cl2))))
				print "\nDifference set for classes (s2-s1):" + str(set(cl2).difference(cl1))
				print "Length of difference set:" + str (len ((set(cl2).difference(cl1))))
			else:
				print "Invalid class name"
			cl3 = fnc_inst_dict[fn1]
			cl4 = fnc_inst_dict[fn2]
			print "\n\n\n\t*** Instruction analysis ***"
			if cl3 is not None:
				print "\nIntersection set for instructions:" + str(set(cl3).intersection(cl4))
				print "Length of intersection set:" + str (len ((set(cl3).intersection(cl4))))
				print "\nDifference set for instructions (s1-s2):" + str(set(cl3).difference(cl4))
				print "Length of difference set:" + str (len ((set(cl3).difference(cl4))))
				print "\nDifference set for instructions (s2-s1):" + str(set(cl4).difference(cl3))
				print "Length of difference set:" + str (len ((set(cl4).difference(cl3))))
			else:
				print "invalid class name"
		# Logic to find how many fnc can be implemented by entering class names as inputs
		elif choice == "2":
			
			# Data structures for holding the results / inputs
			matched_fnc = []
			partial_matched_fnc = {}	# Dictionary instead of a list to hold the fnc name and the missed class
			classname_list = []
			
			# Print all the ASL classes used by zircon and thir stats for the 499 terminal fnc
			print "Printing class names list"
			for item, val in menu_dict.iteritems():
				print str(item) + "::" + str(val)
			num = raw_input("Enter how many class names:")
			

			# Input class names from the user
			for x in range (int(num)):
				nos = raw_input ("Enter class nos:")
				# Get the correct class name by looking up in the menu_dict
				classname_list.append (menu_dict[nos][0])

			# Loop through all the terminal functions in zircon
			# key is the name of a fnc in zircon, value is the list of ASL classes used by that function
			for key, value in fnc_inst_class_dict.iteritems():
				match_cnt = 0

				# Loop through all the classes input by the user and check if all the class input by the user match with the classes for a function
				for input_class in classname_list:
					if input_class in value:
						match_cnt+=1


				# Fully matched fnc				
				if match_cnt == len (value):
					matched_fnc.append(key)	

				# Partially matched fnc
				if match_cnt == len(value) -1:
					diff = set (value).difference(classname_list)
					partial_matched_fnc[key] = list (diff)

			# Output the results (how many fnc matched totally and paertially for input ASL classes) for analysis
			print_matched_fnc(matched_fnc)			
			print_partially_matched_fnc(partial_matched_fnc)
			
		else:
			print "Exiting program"
			exit(0)
				
			
		again = raw_input("\nEnter again:")
		if again == "y" or again == "Y" or again == "yes":
			i = 999
		else:
			i = -1
		 	
