device top_level:

inputs [("__in0",1)]
outputs [("__out0",1)]
states [("__st0",1),("__st1",1)]

$Pure.dispatch :: W2 -> W1 -> W5
$Pure.dispatch $0 $1 = 5'case {1'$1, 2'$0} of
    {1'@, 1'@, 1'@} -> $LL.Main.sig4

$Pure.start :: W5
$Pure.start  = 5'h17

$LL.Main.incr4 :: W1 -> W1 -> W1
$LL.Main.incr4 $0 $1 = 1'case {1'$0, 1'$1} of
    {2'@} -> $LL.Main.incr

$LL.Main.sig50 :: W1 -> W5 -> W5
$LL.Main.sig50 $0 $1 = 5'case {1'$0, 5'$1} of
    {1'@, 2'h0, 1'@, 1'@, 1'@} -> $LL.Main.sig42

$LL.Main.sig48 :: W1 -> W1 -> W5
$LL.Main.sig48 $0 $1 = 5'case 5'case {1'$0, 1'$0, 1'$1} of
      {3'@} -> $LL.Main.sig37 of
    {5'@} -> $LL.Main.sig25

$LL.Main.sig47 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig47 $0 $1 $2 = 5'case {1'$0, 1'$1, 1'$2} of
    {1'@, 1'@, 1'@} -> $LL.Main.sig24

$LL.Main.sig46 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig46 $0 $1 $2 = {2'h0, 1'$1, 1'$0, 1'$2}

$LL.Main.sig45 :: W1 -> W1 -> W5
$LL.Main.sig45 $0 $1 = {3'h2, 1'$0, 1'$1}

$LL.Main.sig44 :: W1 -> W1 -> W1 -> W1 -> W5
$LL.Main.sig44 $0 $1 $2 $3 = 5'case {1'$0, 1'$1, 1'$2, 1'$3} of
    {1'@, 1'@, 1'@, 1'@} -> $LL.Main.sig8

ReWire.Prelude.not :: W1 -> W1
ReWire.Prelude.not $0 = 1'case {1'$0, 1'$0} of
    {1'@, 1'@} -> $LL.ReWire.Prelude.not

$LL.Main.sig42 :: W1 -> W1 -> W1 -> W1 -> W5
$LL.Main.sig42 $0 $1 $2 $3 = 5'case {1'$0, 1'$1, 1'$2, 1'$3} of
    {1'@, 1'@, 1'@, 1'@} -> $LL.Main.sig

$LL.Main.sig41 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig41 $0 $1 $2 = {2'h2, 1'$0, 1'$1, 1'$2}

$LL.Main.sig37 :: W3 -> W5
$LL.Main.sig37 $0 = 5'case 3'$0 of
    {1'@, 1'@, 1'@} -> $LL.Main.sig27

$LL.Main.sig35 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig35 $0 $1 $2 = 5'case {1'$0, 1'$1, 1'$2} of
    {1'@, 1'@, 1'@} -> $LL.Main.sig41

$LL.Main.sig34 :: W5 -> W5
$LL.Main.sig34 $0 = 5'case 5'$0 of
    {2'h1, 1'_, 1'@, 1'@} -> $LL.Main.sig23

$LL.Main.sig32 :: W1 -> W1 -> W1 -> W1 -> W5
$LL.Main.sig32 $0 $1 $2 $3 = 5'case 5'case {1'$2, 1'case {1'$1, 1'$0} of {1'@, 1'@} -> $LL.Main.incr4} of
      {2'@} -> $LL.Main.sig28 of
    {5'@} -> $LL.Main.sig34

$LL.Main.sig30 :: W1 -> W1 -> W5
$LL.Main.sig30 $0 $1 = 5'case {1'$1, 1'$0} of
    {1'@, 1'@} -> $LL.Main.sig9

$LL.Main.sig28 :: W2 -> W5
$LL.Main.sig28 $0 = 5'case 2'$0 of
    {1'@, 1'@} -> $LL.Main.sig45

$LL.Main.sig27 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig27 $0 $1 $2 = 5'case {1'$1, 1'$0, 1'$2} of
    {1'@, 1'@, 1'@} -> $LL.Main.sig46

$LL.Main.sig26 :: W3 -> W5
$LL.Main.sig26 $0 = 5'case 3'$0 of
    {1'@, 1'@, 1'@} -> $LL.Main.sig7

$LL.Main.sig25 :: W5 -> W5
$LL.Main.sig25 $0 = 5'case 5'$0 of
    {2'h0, 1'@, 1'@, 1'@} -> $LL.Main.sig35

$LL.Main.sig24 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig24 $0 $1 $2 = 5'case {1'$0, 5'case {1'$2, 1'$1, 1'$2} of {3'@} -> $LL.Main.sig26} of
    {1'@, 5'@} -> $LL.Main.sig50

$LL.Main.sig23 :: W1 -> W1 -> W5
$LL.Main.sig23 $0 $1 = 5'case {1'$0, 1'$1} of
    {1'@, 1'@} -> $LL.Main.sig48

$LL.Main.sig22 :: W1 -> W1 -> W5
$LL.Main.sig22 $0 $1 = 5'case 5'case {1'$0, 1'$0, 1'$1} of
      {3'@} -> $LL.Main.sig37 of
    {5'@} -> $LL.Main.sig19

$LL.Main.incr2 :: W1 -> W1 -> W1
$LL.Main.incr2 $0 $1 = 1'case 1'case {1'$0, 1'$1} of
      {1'@, 1'@} -> XOr of
    {1'@} -> MSBit

$LL.Main.sig19 :: W5 -> W5
$LL.Main.sig19 $0 = 5'case 5'$0 of
    {2'h0, 1'@, 1'@, 1'@} -> $LL.Main.sig47

$LL.Main.sig9 :: W1 -> W1 -> W5
$LL.Main.sig9 $0 $1 = 5'case {3'h2, 1'$0, 1'$1} of
    {5'@} -> $LL.Main.sig34

$LL.Main.sig8 :: W1 -> W1 -> W1 -> W1 -> W5
$LL.Main.sig8 $0 $1 $2 $3 = 5'case {1'$1, 1'$0, 1'$2, 1'$3} of
    {1'@, 1'@, 1'@, 1'@} -> $LL.Main.sig32

$LL.Main.sig7 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig7 $0 $1 $2 = {2'h0, 1'$0, 1'$1, 1'$2}

$LL.Main.sig5 :: W1 -> W1 -> W5 -> W5
$LL.Main.sig5 $0 $1 $2 = 5'case {1'$0, 1'$1, 5'$2} of
    {1'@, 1'@, 2'h1, 1'_, 1'@, 1'@} -> $LL.Main.sig44

$LL.Main.sig4 :: W1 -> W1 -> W1 -> W5
$LL.Main.sig4 $0 $1 $2 = 5'case {1'$2, 1'$1, 1'case 1'$0 of {1'@} -> ReWire.Prelude.not} of
    {1'@, 1'@, 1'h1} -> $LL.Main.sig2
    _ -> 5'case {1'$2, 1'$1, 1'case 1'$0 of {1'@} -> ReWire.Prelude.not} of
      {1'@, 1'@, 1'h0} -> $LL.Main.sig30

$LL.Main.sig2 :: W1 -> W1 -> W5
$LL.Main.sig2 $0 $1 = 5'case {1'$1, 1'$0} of
    {1'@, 1'@} -> $LL.Main.sig22

$LL.Main.incr :: W2 -> W1
$LL.Main.incr $0 = 1'case 2'$0 of
    {1'@, 1'@} -> $LL.Main.incr2

$LL.ReWire.Prelude.not :: W1 -> W1 -> W1
$LL.ReWire.Prelude.not $0 $1 = 1'case 1'$1 of
    {1'h1} -> 1'h0
    _ -> 1'h1

$LL.Main.sig :: W1 -> W1 -> W1 -> W1 -> W5
$LL.Main.sig $0 $1 $2 $3 = 5'case {1'$0, 1'$1, 5'case {1'$1, 1'$3} of {2'@} -> $LL.Main.sig28} of
    {1'@, 1'@, 5'@} -> $LL.Main.sig5